<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>EZR32WG_GPIO_BitFields</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">EZR32WG_GPIO_BitFields</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf616736ce9780d2762e52da4a473eb88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf616736ce9780d2762e52da4a473eb88">_GPIO_P_CTRL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf616736ce9780d2762e52da4a473eb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d76a876f21ac5234687c4ec41b482ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3d76a876f21ac5234687c4ec41b482ed">_GPIO_P_CTRL_MASK</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga3d76a876f21ac5234687c4ec41b482ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15659194606e9c0fee88052979b6c86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf15659194606e9c0fee88052979b6c86">_GPIO_P_CTRL_DRIVEMODE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf15659194606e9c0fee88052979b6c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634fae31ba22af888c0b26c9f452a559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga634fae31ba22af888c0b26c9f452a559">_GPIO_P_CTRL_DRIVEMODE_MASK</a>&#160;&#160;&#160;0x3UL</td></tr>
<tr class="separator:ga634fae31ba22af888c0b26c9f452a559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3acf44864bb5d377d20bb71be3d614ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3acf44864bb5d377d20bb71be3d614ef">_GPIO_P_CTRL_DRIVEMODE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3acf44864bb5d377d20bb71be3d614ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc678717e344dffcf516e8cb4f01418a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacc678717e344dffcf516e8cb4f01418a">_GPIO_P_CTRL_DRIVEMODE_STANDARD</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gacc678717e344dffcf516e8cb4f01418a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga373dd68b7b152d21c45de138b341f3c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga373dd68b7b152d21c45de138b341f3c1">_GPIO_P_CTRL_DRIVEMODE_LOWEST</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga373dd68b7b152d21c45de138b341f3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987ea4a9b33bbe5b84594606ab52cae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga987ea4a9b33bbe5b84594606ab52cae4">_GPIO_P_CTRL_DRIVEMODE_HIGH</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga987ea4a9b33bbe5b84594606ab52cae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40826b199e82e2f6edddb6718cec3519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga40826b199e82e2f6edddb6718cec3519">_GPIO_P_CTRL_DRIVEMODE_LOW</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga40826b199e82e2f6edddb6718cec3519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503a1e476a1a739bc9cb14f73c785ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga503a1e476a1a739bc9cb14f73c785ff5">GPIO_P_CTRL_DRIVEMODE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3acf44864bb5d377d20bb71be3d614ef">_GPIO_P_CTRL_DRIVEMODE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga503a1e476a1a739bc9cb14f73c785ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cac1f21956ffa54195ce80f9073325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab7cac1f21956ffa54195ce80f9073325">GPIO_P_CTRL_DRIVEMODE_STANDARD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacc678717e344dffcf516e8cb4f01418a">_GPIO_P_CTRL_DRIVEMODE_STANDARD</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab7cac1f21956ffa54195ce80f9073325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2b1ff2ec9e7c42ed425699d4c6dda0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5c2b1ff2ec9e7c42ed425699d4c6dda0">GPIO_P_CTRL_DRIVEMODE_LOWEST</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga373dd68b7b152d21c45de138b341f3c1">_GPIO_P_CTRL_DRIVEMODE_LOWEST</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5c2b1ff2ec9e7c42ed425699d4c6dda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb1d59e20ac32b580bd717fdb12c6de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6bb1d59e20ac32b580bd717fdb12c6de">GPIO_P_CTRL_DRIVEMODE_HIGH</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga987ea4a9b33bbe5b84594606ab52cae4">_GPIO_P_CTRL_DRIVEMODE_HIGH</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga6bb1d59e20ac32b580bd717fdb12c6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga852a481958bd326da535e7889bf8a960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga852a481958bd326da535e7889bf8a960">GPIO_P_CTRL_DRIVEMODE_LOW</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga40826b199e82e2f6edddb6718cec3519">_GPIO_P_CTRL_DRIVEMODE_LOW</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga852a481958bd326da535e7889bf8a960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga867ecab8562c444a7cdbaf8ef1966d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga867ecab8562c444a7cdbaf8ef1966d9c">_GPIO_P_MODEL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga867ecab8562c444a7cdbaf8ef1966d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b5540db8d88c64f89af5d5766d5b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga51b5540db8d88c64f89af5d5766d5b1b">_GPIO_P_MODEL_MASK</a>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:ga51b5540db8d88c64f89af5d5766d5b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ca06660491f68a8036c4811f927a13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga88ca06660491f68a8036c4811f927a13">_GPIO_P_MODEL_MODE0_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga88ca06660491f68a8036c4811f927a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005ace928e56ea5fc6fa42937d616f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga005ace928e56ea5fc6fa42937d616f6e">_GPIO_P_MODEL_MODE0_MASK</a>&#160;&#160;&#160;0xFUL</td></tr>
<tr class="separator:ga005ace928e56ea5fc6fa42937d616f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43feac9085330e17a2bcfb85ad7a8f21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga43feac9085330e17a2bcfb85ad7a8f21">_GPIO_P_MODEL_MODE0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga43feac9085330e17a2bcfb85ad7a8f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c8a10477eb7923f05deeaeab89436c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa6c8a10477eb7923f05deeaeab89436c">_GPIO_P_MODEL_MODE0_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa6c8a10477eb7923f05deeaeab89436c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37dc60b39ff058b291a06ee627ca6c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga37dc60b39ff058b291a06ee627ca6c6b">_GPIO_P_MODEL_MODE0_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga37dc60b39ff058b291a06ee627ca6c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136ddf845c159b412e2699f137b284dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga136ddf845c159b412e2699f137b284dc">_GPIO_P_MODEL_MODE0_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga136ddf845c159b412e2699f137b284dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3847113bdda2d633e44f6ae0016a015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad3847113bdda2d633e44f6ae0016a015">_GPIO_P_MODEL_MODE0_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gad3847113bdda2d633e44f6ae0016a015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e647ba1930419cbcb07788e7b4bae05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6e647ba1930419cbcb07788e7b4bae05">_GPIO_P_MODEL_MODE0_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga6e647ba1930419cbcb07788e7b4bae05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac658f676c807c7e550c47c05a2400e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac658f676c807c7e550c47c05a2400e4f">_GPIO_P_MODEL_MODE0_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gac658f676c807c7e550c47c05a2400e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0134285db0a27d8922d2fe5fff79e5a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0134285db0a27d8922d2fe5fff79e5a7">_GPIO_P_MODEL_MODE0_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga0134285db0a27d8922d2fe5fff79e5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe5bfd0a5338776a7fbfb6ac70a0a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaebe5bfd0a5338776a7fbfb6ac70a0a18">_GPIO_P_MODEL_MODE0_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:gaebe5bfd0a5338776a7fbfb6ac70a0a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a8f1a8f065e73086d2e11f98199b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga37a8f1a8f065e73086d2e11f98199b75">_GPIO_P_MODEL_MODE0_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga37a8f1a8f065e73086d2e11f98199b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2804add7de5d7ccebe1d04a3dec48671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2804add7de5d7ccebe1d04a3dec48671">_GPIO_P_MODEL_MODE0_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga2804add7de5d7ccebe1d04a3dec48671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa42fa31f3adf22164127ce320fe9ea03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa42fa31f3adf22164127ce320fe9ea03">_GPIO_P_MODEL_MODE0_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:gaa42fa31f3adf22164127ce320fe9ea03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d89551bb5c8eaf069a7b6b4d41b30a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf4d89551bb5c8eaf069a7b6b4d41b30a">_GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:gaf4d89551bb5c8eaf069a7b6b4d41b30a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9301226912b0b3902a6371be103b8722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9301226912b0b3902a6371be103b8722">_GPIO_P_MODEL_MODE0_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga9301226912b0b3902a6371be103b8722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9780362b843280065c164e4a4185822a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9780362b843280065c164e4a4185822a">_GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:ga9780362b843280065c164e4a4185822a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58be084aaf60d2815c904cb8832a6f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga58be084aaf60d2815c904cb8832a6f63">_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:ga58be084aaf60d2815c904cb8832a6f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbd3b7fd066dc694c0c027d55982004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5dbd3b7fd066dc694c0c027d55982004">_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:ga5dbd3b7fd066dc694c0c027d55982004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff88531759aabaf2feb03d8727af1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadff88531759aabaf2feb03d8727af1b8">GPIO_P_MODEL_MODE0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga43feac9085330e17a2bcfb85ad7a8f21">_GPIO_P_MODEL_MODE0_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gadff88531759aabaf2feb03d8727af1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd6aaa093a0a6cada17c352900e49e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaedd6aaa093a0a6cada17c352900e49e1">GPIO_P_MODEL_MODE0_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa6c8a10477eb7923f05deeaeab89436c">_GPIO_P_MODEL_MODE0_DISABLED</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaedd6aaa093a0a6cada17c352900e49e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546f244cd622a2aa2af2bdb34a524648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga546f244cd622a2aa2af2bdb34a524648">GPIO_P_MODEL_MODE0_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga37dc60b39ff058b291a06ee627ca6c6b">_GPIO_P_MODEL_MODE0_INPUT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga546f244cd622a2aa2af2bdb34a524648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad903a31d9b6cf1ab4eb820ad7599de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaad903a31d9b6cf1ab4eb820ad7599de8">GPIO_P_MODEL_MODE0_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga136ddf845c159b412e2699f137b284dc">_GPIO_P_MODEL_MODE0_INPUTPULL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaad903a31d9b6cf1ab4eb820ad7599de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa8ca53b2d2f7a75da474ed02a6c384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5fa8ca53b2d2f7a75da474ed02a6c384">GPIO_P_MODEL_MODE0_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad3847113bdda2d633e44f6ae0016a015">_GPIO_P_MODEL_MODE0_INPUTPULLFILTER</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5fa8ca53b2d2f7a75da474ed02a6c384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0baa695749973a063423f79939a75225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0baa695749973a063423f79939a75225">GPIO_P_MODEL_MODE0_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6e647ba1930419cbcb07788e7b4bae05">_GPIO_P_MODEL_MODE0_PUSHPULL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga0baa695749973a063423f79939a75225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e7354ba4bd687d7e6f3ccf3760152d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf3e7354ba4bd687d7e6f3ccf3760152d">GPIO_P_MODEL_MODE0_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac658f676c807c7e550c47c05a2400e4f">_GPIO_P_MODEL_MODE0_PUSHPULLDRIVE</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaf3e7354ba4bd687d7e6f3ccf3760152d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd118ca736176de6f3626bbaff3beeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaecd118ca736176de6f3626bbaff3beeb">GPIO_P_MODEL_MODE0_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0134285db0a27d8922d2fe5fff79e5a7">_GPIO_P_MODEL_MODE0_WIREDOR</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaecd118ca736176de6f3626bbaff3beeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331f8e0a22487ccce2693c209f949bfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga331f8e0a22487ccce2693c209f949bfb">GPIO_P_MODEL_MODE0_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaebe5bfd0a5338776a7fbfb6ac70a0a18">_GPIO_P_MODEL_MODE0_WIREDORPULLDOWN</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga331f8e0a22487ccce2693c209f949bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90227653b22af5eaddd400f24389088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab90227653b22af5eaddd400f24389088">GPIO_P_MODEL_MODE0_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga37a8f1a8f065e73086d2e11f98199b75">_GPIO_P_MODEL_MODE0_WIREDAND</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab90227653b22af5eaddd400f24389088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ed3212a9a976e8e8f837c3d9eb2edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga05ed3212a9a976e8e8f837c3d9eb2edd">GPIO_P_MODEL_MODE0_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2804add7de5d7ccebe1d04a3dec48671">_GPIO_P_MODEL_MODE0_WIREDANDFILTER</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga05ed3212a9a976e8e8f837c3d9eb2edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff905034aa9b1fbe3af6513b1fdddb3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaff905034aa9b1fbe3af6513b1fdddb3d">GPIO_P_MODEL_MODE0_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa42fa31f3adf22164127ce320fe9ea03">_GPIO_P_MODEL_MODE0_WIREDANDPULLUP</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaff905034aa9b1fbe3af6513b1fdddb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a9f949feedc40e73c5b9ce6cd05315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga81a9f949feedc40e73c5b9ce6cd05315">GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf4d89551bb5c8eaf069a7b6b4d41b30a">_GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga81a9f949feedc40e73c5b9ce6cd05315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b9e3a21b1de0b0d3659a8233c26868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga97b9e3a21b1de0b0d3659a8233c26868">GPIO_P_MODEL_MODE0_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9301226912b0b3902a6371be103b8722">_GPIO_P_MODEL_MODE0_WIREDANDDRIVE</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga97b9e3a21b1de0b0d3659a8233c26868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58f7cab256644fcdf8df5a5b6f13266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa58f7cab256644fcdf8df5a5b6f13266">GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9780362b843280065c164e4a4185822a">_GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaa58f7cab256644fcdf8df5a5b6f13266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf072552934a27708d727360beb74a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1bf072552934a27708d727360beb74a2">GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga58be084aaf60d2815c904cb8832a6f63">_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1bf072552934a27708d727360beb74a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9564ba9ec8329787d85663f306f7159b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9564ba9ec8329787d85663f306f7159b">GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5dbd3b7fd066dc694c0c027d55982004">_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga9564ba9ec8329787d85663f306f7159b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0116018f2936e982671bb9f938d11b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0116018f2936e982671bb9f938d11b53">_GPIO_P_MODEL_MODE1_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga0116018f2936e982671bb9f938d11b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef33e04378f452ffb1e825c7a8e1ce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8ef33e04378f452ffb1e825c7a8e1ce3">_GPIO_P_MODEL_MODE1_MASK</a>&#160;&#160;&#160;0xF0UL</td></tr>
<tr class="separator:ga8ef33e04378f452ffb1e825c7a8e1ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f95ece1a051fb4b31fe67cb6164fd98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f95ece1a051fb4b31fe67cb6164fd98">_GPIO_P_MODEL_MODE1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0f95ece1a051fb4b31fe67cb6164fd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0a83f8f6bce4f71eb0b15e26ede16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadb0a83f8f6bce4f71eb0b15e26ede16d">_GPIO_P_MODEL_MODE1_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gadb0a83f8f6bce4f71eb0b15e26ede16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf660ae51cd19d21db7acab773c078c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf660ae51cd19d21db7acab773c078c30">_GPIO_P_MODEL_MODE1_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaf660ae51cd19d21db7acab773c078c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cb313d5821d3c7f4eb74937201380c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga03cb313d5821d3c7f4eb74937201380c">_GPIO_P_MODEL_MODE1_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga03cb313d5821d3c7f4eb74937201380c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a907db63d6b7fc9051b20107cad9fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga55a907db63d6b7fc9051b20107cad9fa">_GPIO_P_MODEL_MODE1_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga55a907db63d6b7fc9051b20107cad9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c3be139fc28a2e54802e5541908fd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4c3be139fc28a2e54802e5541908fd5d">_GPIO_P_MODEL_MODE1_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga4c3be139fc28a2e54802e5541908fd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d5f86b6b77bfddde42c20ac2067cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga10d5f86b6b77bfddde42c20ac2067cca">_GPIO_P_MODEL_MODE1_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga10d5f86b6b77bfddde42c20ac2067cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d741e91a53062b46a6e54ac02ed54c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2d741e91a53062b46a6e54ac02ed54c0">_GPIO_P_MODEL_MODE1_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga2d741e91a53062b46a6e54ac02ed54c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c95bbd43980b6eced90277c849bf587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7c95bbd43980b6eced90277c849bf587">_GPIO_P_MODEL_MODE1_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga7c95bbd43980b6eced90277c849bf587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5785959d477c68bc5a3c36482596de59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5785959d477c68bc5a3c36482596de59">_GPIO_P_MODEL_MODE1_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga5785959d477c68bc5a3c36482596de59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a673382f6ea4c9e42038a50583b11e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5a673382f6ea4c9e42038a50583b11e9">_GPIO_P_MODEL_MODE1_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga5a673382f6ea4c9e42038a50583b11e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c587384074adb0132883873bfddb3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7c587384074adb0132883873bfddb3a7">_GPIO_P_MODEL_MODE1_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:ga7c587384074adb0132883873bfddb3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9312f50985baef42b998a97498f774b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9312f50985baef42b998a97498f774b5">_GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:ga9312f50985baef42b998a97498f774b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d135172278d662530ba9f4a38702a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab3d135172278d662530ba9f4a38702a3">_GPIO_P_MODEL_MODE1_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:gab3d135172278d662530ba9f4a38702a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d0f76a3db635d99d179c6b39609dbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5d0f76a3db635d99d179c6b39609dbd2">_GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:ga5d0f76a3db635d99d179c6b39609dbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39152adb081a4c8f16de5defd6773df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga39152adb081a4c8f16de5defd6773df2">_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:ga39152adb081a4c8f16de5defd6773df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096c14c9a6cb1c0d5eef027c0970ff44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga096c14c9a6cb1c0d5eef027c0970ff44">_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:ga096c14c9a6cb1c0d5eef027c0970ff44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e131e0c18b1eeb336192f0c4ec6236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa0e131e0c18b1eeb336192f0c4ec6236">GPIO_P_MODEL_MODE1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f95ece1a051fb4b31fe67cb6164fd98">_GPIO_P_MODEL_MODE1_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gaa0e131e0c18b1eeb336192f0c4ec6236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300072b4d407cfb165d3eec94ecdbcef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga300072b4d407cfb165d3eec94ecdbcef">GPIO_P_MODEL_MODE1_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadb0a83f8f6bce4f71eb0b15e26ede16d">_GPIO_P_MODEL_MODE1_DISABLED</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga300072b4d407cfb165d3eec94ecdbcef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e85cb8209af3104cd03c222ff9f4367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1e85cb8209af3104cd03c222ff9f4367">GPIO_P_MODEL_MODE1_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf660ae51cd19d21db7acab773c078c30">_GPIO_P_MODEL_MODE1_INPUT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga1e85cb8209af3104cd03c222ff9f4367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd965ce6d53ccd46d97305f12a0103bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafd965ce6d53ccd46d97305f12a0103bd">GPIO_P_MODEL_MODE1_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga03cb313d5821d3c7f4eb74937201380c">_GPIO_P_MODEL_MODE1_INPUTPULL</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gafd965ce6d53ccd46d97305f12a0103bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga739138231e99296eece7301d2837fea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga739138231e99296eece7301d2837fea4">GPIO_P_MODEL_MODE1_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga55a907db63d6b7fc9051b20107cad9fa">_GPIO_P_MODEL_MODE1_INPUTPULLFILTER</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga739138231e99296eece7301d2837fea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40cf4f948ad8a8a58e2c20ebc6638712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga40cf4f948ad8a8a58e2c20ebc6638712">GPIO_P_MODEL_MODE1_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4c3be139fc28a2e54802e5541908fd5d">_GPIO_P_MODEL_MODE1_PUSHPULL</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga40cf4f948ad8a8a58e2c20ebc6638712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a9983ad271f6b19baa2e11ebedf68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga60a9983ad271f6b19baa2e11ebedf68a">GPIO_P_MODEL_MODE1_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga10d5f86b6b77bfddde42c20ac2067cca">_GPIO_P_MODEL_MODE1_PUSHPULLDRIVE</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga60a9983ad271f6b19baa2e11ebedf68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4382ee0f557b0a39c1b1a9acd676d99f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4382ee0f557b0a39c1b1a9acd676d99f">GPIO_P_MODEL_MODE1_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2d741e91a53062b46a6e54ac02ed54c0">_GPIO_P_MODEL_MODE1_WIREDOR</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga4382ee0f557b0a39c1b1a9acd676d99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79de8ef0b6133a947096079e810dab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad79de8ef0b6133a947096079e810dab8">GPIO_P_MODEL_MODE1_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7c95bbd43980b6eced90277c849bf587">_GPIO_P_MODEL_MODE1_WIREDORPULLDOWN</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gad79de8ef0b6133a947096079e810dab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0324a652464f04f6f9eef113e3b4bcc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0324a652464f04f6f9eef113e3b4bcc3">GPIO_P_MODEL_MODE1_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5785959d477c68bc5a3c36482596de59">_GPIO_P_MODEL_MODE1_WIREDAND</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga0324a652464f04f6f9eef113e3b4bcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32f6fc9c359f82c504514ef1f1ecc25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad32f6fc9c359f82c504514ef1f1ecc25">GPIO_P_MODEL_MODE1_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5a673382f6ea4c9e42038a50583b11e9">_GPIO_P_MODEL_MODE1_WIREDANDFILTER</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gad32f6fc9c359f82c504514ef1f1ecc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aeaf236777e7352e2962f42b81c9b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2aeaf236777e7352e2962f42b81c9b83">GPIO_P_MODEL_MODE1_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7c587384074adb0132883873bfddb3a7">_GPIO_P_MODEL_MODE1_WIREDANDPULLUP</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga2aeaf236777e7352e2962f42b81c9b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8050ca1cd793ef0bcbd4fe2259782a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae8050ca1cd793ef0bcbd4fe2259782a4">GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9312f50985baef42b998a97498f774b5">_GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gae8050ca1cd793ef0bcbd4fe2259782a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fb06d92e0493b4917d47a8bfc9427e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga95fb06d92e0493b4917d47a8bfc9427e">GPIO_P_MODEL_MODE1_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab3d135172278d662530ba9f4a38702a3">_GPIO_P_MODEL_MODE1_WIREDANDDRIVE</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga95fb06d92e0493b4917d47a8bfc9427e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc5f924f08d50857f020e225ff612400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabc5f924f08d50857f020e225ff612400">GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5d0f76a3db635d99d179c6b39609dbd2">_GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gabc5f924f08d50857f020e225ff612400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6a70595c6363b1d0bef677d53643aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacc6a70595c6363b1d0bef677d53643aa">GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga39152adb081a4c8f16de5defd6773df2">_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gacc6a70595c6363b1d0bef677d53643aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga417f876e3bc2dc17dbc02fb42540a4e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga417f876e3bc2dc17dbc02fb42540a4e3">GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga096c14c9a6cb1c0d5eef027c0970ff44">_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga417f876e3bc2dc17dbc02fb42540a4e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48fd262f0652b6da963a3d161a31f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac48fd262f0652b6da963a3d161a31f81">_GPIO_P_MODEL_MODE2_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gac48fd262f0652b6da963a3d161a31f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad423191f79a2459b8f41fdfad630f45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad423191f79a2459b8f41fdfad630f45b">_GPIO_P_MODEL_MODE2_MASK</a>&#160;&#160;&#160;0xF00UL</td></tr>
<tr class="separator:gad423191f79a2459b8f41fdfad630f45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2682c718a532b7c298429719679ad6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2682c718a532b7c298429719679ad6e0">_GPIO_P_MODEL_MODE2_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2682c718a532b7c298429719679ad6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9bf53ce6e06147d11be70702f09351a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf9bf53ce6e06147d11be70702f09351a">_GPIO_P_MODEL_MODE2_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf9bf53ce6e06147d11be70702f09351a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2956a890e77a630e8b7bae684e68d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad2956a890e77a630e8b7bae684e68d16">_GPIO_P_MODEL_MODE2_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gad2956a890e77a630e8b7bae684e68d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3af0f609e9c787ffc0339e4e82216b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae3af0f609e9c787ffc0339e4e82216b5">_GPIO_P_MODEL_MODE2_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gae3af0f609e9c787ffc0339e4e82216b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c86f5fcc919c683f4763d46da0e208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga94c86f5fcc919c683f4763d46da0e208">_GPIO_P_MODEL_MODE2_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga94c86f5fcc919c683f4763d46da0e208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61456b30a39f97d9c182292f86a33d75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga61456b30a39f97d9c182292f86a33d75">_GPIO_P_MODEL_MODE2_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga61456b30a39f97d9c182292f86a33d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334d1cfd0f16634c07e0b5216a1429e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga334d1cfd0f16634c07e0b5216a1429e9">_GPIO_P_MODEL_MODE2_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga334d1cfd0f16634c07e0b5216a1429e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9153e1371e2c89e361e85bef65e2fa46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9153e1371e2c89e361e85bef65e2fa46">_GPIO_P_MODEL_MODE2_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga9153e1371e2c89e361e85bef65e2fa46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07cc8c1afa15c70e7463b439c0e20bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga07cc8c1afa15c70e7463b439c0e20bec">_GPIO_P_MODEL_MODE2_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga07cc8c1afa15c70e7463b439c0e20bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4eaf59e5c74692bc0035bb8e6ba411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacd4eaf59e5c74692bc0035bb8e6ba411">_GPIO_P_MODEL_MODE2_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:gacd4eaf59e5c74692bc0035bb8e6ba411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e68ceac107b36b9cc643727bb0bd3f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4e68ceac107b36b9cc643727bb0bd3f2">_GPIO_P_MODEL_MODE2_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga4e68ceac107b36b9cc643727bb0bd3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec74383896c55045eec21a18dc6dc7ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaec74383896c55045eec21a18dc6dc7ec">_GPIO_P_MODEL_MODE2_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:gaec74383896c55045eec21a18dc6dc7ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dcc6837159843680ebdf916774b93f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6dcc6837159843680ebdf916774b93f1">_GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:ga6dcc6837159843680ebdf916774b93f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9dfa290325a2413aebab0e7c1abc7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab9dfa290325a2413aebab0e7c1abc7bf">_GPIO_P_MODEL_MODE2_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:gab9dfa290325a2413aebab0e7c1abc7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4759e8f3cf87f0705fbc9b6c1ca16a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2f4759e8f3cf87f0705fbc9b6c1ca16a">_GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:ga2f4759e8f3cf87f0705fbc9b6c1ca16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf3b0c93c643db2cf9c71bb2767d1570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacf3b0c93c643db2cf9c71bb2767d1570">_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:gacf3b0c93c643db2cf9c71bb2767d1570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506942119ebb97aa8e861eba213a4518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga506942119ebb97aa8e861eba213a4518">_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:ga506942119ebb97aa8e861eba213a4518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae74aeb49384f095bb3a82b2614652385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae74aeb49384f095bb3a82b2614652385">GPIO_P_MODEL_MODE2_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2682c718a532b7c298429719679ad6e0">_GPIO_P_MODEL_MODE2_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gae74aeb49384f095bb3a82b2614652385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2187d4d7bad5f8400a7d8e09c40d1345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2187d4d7bad5f8400a7d8e09c40d1345">GPIO_P_MODEL_MODE2_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf9bf53ce6e06147d11be70702f09351a">_GPIO_P_MODEL_MODE2_DISABLED</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga2187d4d7bad5f8400a7d8e09c40d1345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae4280bcb061334f1a2fc6873eed82b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0ae4280bcb061334f1a2fc6873eed82b">GPIO_P_MODEL_MODE2_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad2956a890e77a630e8b7bae684e68d16">_GPIO_P_MODEL_MODE2_INPUT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga0ae4280bcb061334f1a2fc6873eed82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea346e531eb8970cfec35df0dceb81bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaea346e531eb8970cfec35df0dceb81bb">GPIO_P_MODEL_MODE2_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae3af0f609e9c787ffc0339e4e82216b5">_GPIO_P_MODEL_MODE2_INPUTPULL</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaea346e531eb8970cfec35df0dceb81bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7432ece2397b1fa5cc9ace804acf01e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7432ece2397b1fa5cc9ace804acf01e1">GPIO_P_MODEL_MODE2_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga94c86f5fcc919c683f4763d46da0e208">_GPIO_P_MODEL_MODE2_INPUTPULLFILTER</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga7432ece2397b1fa5cc9ace804acf01e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ccb966ba4d203b356f6eaf665960bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6ccb966ba4d203b356f6eaf665960bf1">GPIO_P_MODEL_MODE2_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga61456b30a39f97d9c182292f86a33d75">_GPIO_P_MODEL_MODE2_PUSHPULL</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga6ccb966ba4d203b356f6eaf665960bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7f554167d048dbbe85508ea6684ff9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae7f554167d048dbbe85508ea6684ff9d">GPIO_P_MODEL_MODE2_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga334d1cfd0f16634c07e0b5216a1429e9">_GPIO_P_MODEL_MODE2_PUSHPULLDRIVE</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gae7f554167d048dbbe85508ea6684ff9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef893da44958285e76cde8aa91809caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaef893da44958285e76cde8aa91809caa">GPIO_P_MODEL_MODE2_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9153e1371e2c89e361e85bef65e2fa46">_GPIO_P_MODEL_MODE2_WIREDOR</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaef893da44958285e76cde8aa91809caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab71c1edcbcea669cf81bd97d0425bd87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab71c1edcbcea669cf81bd97d0425bd87">GPIO_P_MODEL_MODE2_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga07cc8c1afa15c70e7463b439c0e20bec">_GPIO_P_MODEL_MODE2_WIREDORPULLDOWN</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gab71c1edcbcea669cf81bd97d0425bd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87424d85ce606819711c592bdef51d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac87424d85ce606819711c592bdef51d2">GPIO_P_MODEL_MODE2_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacd4eaf59e5c74692bc0035bb8e6ba411">_GPIO_P_MODEL_MODE2_WIREDAND</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gac87424d85ce606819711c592bdef51d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d38966ed7d834e3cb81ad327f5f55a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1d38966ed7d834e3cb81ad327f5f55a7">GPIO_P_MODEL_MODE2_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4e68ceac107b36b9cc643727bb0bd3f2">_GPIO_P_MODEL_MODE2_WIREDANDFILTER</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga1d38966ed7d834e3cb81ad327f5f55a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74b682ad72e1da1f937ec3c9edfac6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa74b682ad72e1da1f937ec3c9edfac6f">GPIO_P_MODEL_MODE2_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaec74383896c55045eec21a18dc6dc7ec">_GPIO_P_MODEL_MODE2_WIREDANDPULLUP</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaa74b682ad72e1da1f937ec3c9edfac6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa217e052633f7a321600ee493a1cf9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa217e052633f7a321600ee493a1cf9b7">GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6dcc6837159843680ebdf916774b93f1">_GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaa217e052633f7a321600ee493a1cf9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d67704590620f55fa3ae4f0734e4145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8d67704590620f55fa3ae4f0734e4145">GPIO_P_MODEL_MODE2_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab9dfa290325a2413aebab0e7c1abc7bf">_GPIO_P_MODEL_MODE2_WIREDANDDRIVE</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga8d67704590620f55fa3ae4f0734e4145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d5ffcb899823b277956d71465fd13cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9d5ffcb899823b277956d71465fd13cd">GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2f4759e8f3cf87f0705fbc9b6c1ca16a">_GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga9d5ffcb899823b277956d71465fd13cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e93434f44a1a756a0d905fc8d9fd34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6e93434f44a1a756a0d905fc8d9fd34b">GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacf3b0c93c643db2cf9c71bb2767d1570">_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga6e93434f44a1a756a0d905fc8d9fd34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f3c60aa8db37492bb617efb349c1656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4f3c60aa8db37492bb617efb349c1656">GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga506942119ebb97aa8e861eba213a4518">_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga4f3c60aa8db37492bb617efb349c1656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6cdb4ec420475feb5c58b4e999ea200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa6cdb4ec420475feb5c58b4e999ea200">_GPIO_P_MODEL_MODE3_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gaa6cdb4ec420475feb5c58b4e999ea200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6cc8753077eb5e44d7672226d40bf55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae6cc8753077eb5e44d7672226d40bf55">_GPIO_P_MODEL_MODE3_MASK</a>&#160;&#160;&#160;0xF000UL</td></tr>
<tr class="separator:gae6cc8753077eb5e44d7672226d40bf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167e8b4bb9c38d7d55855761425de241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga167e8b4bb9c38d7d55855761425de241">_GPIO_P_MODEL_MODE3_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga167e8b4bb9c38d7d55855761425de241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b8256d9ef86f65f6df9486ff5c5087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga85b8256d9ef86f65f6df9486ff5c5087">_GPIO_P_MODEL_MODE3_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga85b8256d9ef86f65f6df9486ff5c5087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc97fc81a5dd415786ccef0035a60b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7bc97fc81a5dd415786ccef0035a60b4">_GPIO_P_MODEL_MODE3_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga7bc97fc81a5dd415786ccef0035a60b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ac56171a4bc6081299f83adbce957b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga39ac56171a4bc6081299f83adbce957b">_GPIO_P_MODEL_MODE3_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga39ac56171a4bc6081299f83adbce957b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c99fc57e710523447da94e4118504bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1c99fc57e710523447da94e4118504bb">_GPIO_P_MODEL_MODE3_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga1c99fc57e710523447da94e4118504bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecfb543dd226ab665dfee6929e7d1e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaecfb543dd226ab665dfee6929e7d1e5e">_GPIO_P_MODEL_MODE3_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gaecfb543dd226ab665dfee6929e7d1e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b12793f34831ed5e0863305fbf1f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga89b12793f34831ed5e0863305fbf1f1e">_GPIO_P_MODEL_MODE3_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga89b12793f34831ed5e0863305fbf1f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd002fff676569d83d10305e939915a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9fd002fff676569d83d10305e939915a">_GPIO_P_MODEL_MODE3_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga9fd002fff676569d83d10305e939915a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7809419ae2bc3293b11673a3b657f038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7809419ae2bc3293b11673a3b657f038">_GPIO_P_MODEL_MODE3_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga7809419ae2bc3293b11673a3b657f038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff73963568188e45dd7c8be0493f215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3ff73963568188e45dd7c8be0493f215">_GPIO_P_MODEL_MODE3_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga3ff73963568188e45dd7c8be0493f215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfa606cde82b00515337eefa8318b997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabfa606cde82b00515337eefa8318b997">_GPIO_P_MODEL_MODE3_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:gabfa606cde82b00515337eefa8318b997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0868e9f4f7daf92481fcc991da912f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2d0868e9f4f7daf92481fcc991da912f">_GPIO_P_MODEL_MODE3_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:ga2d0868e9f4f7daf92481fcc991da912f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155e64872975800a9aefc051531c3021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga155e64872975800a9aefc051531c3021">_GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:ga155e64872975800a9aefc051531c3021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9497f55459965f692b87de06c8271e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2c9497f55459965f692b87de06c8271e">_GPIO_P_MODEL_MODE3_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga2c9497f55459965f692b87de06c8271e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e44e03066afbb40f76c62b9ef7e591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga05e44e03066afbb40f76c62b9ef7e591">_GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:ga05e44e03066afbb40f76c62b9ef7e591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864aaa708ca172e91e3cc32ec05badb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga864aaa708ca172e91e3cc32ec05badb6">_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:ga864aaa708ca172e91e3cc32ec05badb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b228c70888c47591e0e1e25aa9b3af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9b228c70888c47591e0e1e25aa9b3af9">_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:ga9b228c70888c47591e0e1e25aa9b3af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5ce808db9c003028252a40d2790172e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf5ce808db9c003028252a40d2790172e">GPIO_P_MODEL_MODE3_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga167e8b4bb9c38d7d55855761425de241">_GPIO_P_MODEL_MODE3_DEFAULT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gaf5ce808db9c003028252a40d2790172e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87344055cdb21c333c629ced2482f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae87344055cdb21c333c629ced2482f03">GPIO_P_MODEL_MODE3_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga85b8256d9ef86f65f6df9486ff5c5087">_GPIO_P_MODEL_MODE3_DISABLED</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gae87344055cdb21c333c629ced2482f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc6b617d2e30e8a0e635ad4646a023e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8dc6b617d2e30e8a0e635ad4646a023e">GPIO_P_MODEL_MODE3_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7bc97fc81a5dd415786ccef0035a60b4">_GPIO_P_MODEL_MODE3_INPUT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga8dc6b617d2e30e8a0e635ad4646a023e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b670b573a5069bca39c9c018d858408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3b670b573a5069bca39c9c018d858408">GPIO_P_MODEL_MODE3_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga39ac56171a4bc6081299f83adbce957b">_GPIO_P_MODEL_MODE3_INPUTPULL</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga3b670b573a5069bca39c9c018d858408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6a3d9da452701eb9bbb8d870b1f6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabb6a3d9da452701eb9bbb8d870b1f6c8">GPIO_P_MODEL_MODE3_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1c99fc57e710523447da94e4118504bb">_GPIO_P_MODEL_MODE3_INPUTPULLFILTER</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gabb6a3d9da452701eb9bbb8d870b1f6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cfbff95f206e2e775a67d27c9029f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2cfbff95f206e2e775a67d27c9029f6a">GPIO_P_MODEL_MODE3_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaecfb543dd226ab665dfee6929e7d1e5e">_GPIO_P_MODEL_MODE3_PUSHPULL</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga2cfbff95f206e2e775a67d27c9029f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299649f74c95d65417a659150f373be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga299649f74c95d65417a659150f373be3">GPIO_P_MODEL_MODE3_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga89b12793f34831ed5e0863305fbf1f1e">_GPIO_P_MODEL_MODE3_PUSHPULLDRIVE</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga299649f74c95d65417a659150f373be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec64fd23fbb6eb56f6cb89b8b743a4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaec64fd23fbb6eb56f6cb89b8b743a4b4">GPIO_P_MODEL_MODE3_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9fd002fff676569d83d10305e939915a">_GPIO_P_MODEL_MODE3_WIREDOR</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gaec64fd23fbb6eb56f6cb89b8b743a4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dcde746904499f7f58bb9ad937430d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2dcde746904499f7f58bb9ad937430d4">GPIO_P_MODEL_MODE3_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7809419ae2bc3293b11673a3b657f038">_GPIO_P_MODEL_MODE3_WIREDORPULLDOWN</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga2dcde746904499f7f58bb9ad937430d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2c36f78e6ef656ddf024e348de0934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0e2c36f78e6ef656ddf024e348de0934">GPIO_P_MODEL_MODE3_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3ff73963568188e45dd7c8be0493f215">_GPIO_P_MODEL_MODE3_WIREDAND</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga0e2c36f78e6ef656ddf024e348de0934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6731aab439581acf909e8a0c29ff446f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6731aab439581acf909e8a0c29ff446f">GPIO_P_MODEL_MODE3_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabfa606cde82b00515337eefa8318b997">_GPIO_P_MODEL_MODE3_WIREDANDFILTER</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga6731aab439581acf909e8a0c29ff446f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a2bcdd483eb10698fd2bda328b3c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae4a2bcdd483eb10698fd2bda328b3c38">GPIO_P_MODEL_MODE3_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2d0868e9f4f7daf92481fcc991da912f">_GPIO_P_MODEL_MODE3_WIREDANDPULLUP</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gae4a2bcdd483eb10698fd2bda328b3c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473c287fc728f26af1e0a6f7ea549b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga473c287fc728f26af1e0a6f7ea549b44">GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga155e64872975800a9aefc051531c3021">_GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga473c287fc728f26af1e0a6f7ea549b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b6fdd3d03fd5e4bd9c2a4bc7cbf0f58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4b6fdd3d03fd5e4bd9c2a4bc7cbf0f58">GPIO_P_MODEL_MODE3_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2c9497f55459965f692b87de06c8271e">_GPIO_P_MODEL_MODE3_WIREDANDDRIVE</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga4b6fdd3d03fd5e4bd9c2a4bc7cbf0f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681854e3290b68fef417cebe8a29df49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga681854e3290b68fef417cebe8a29df49">GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga05e44e03066afbb40f76c62b9ef7e591">_GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga681854e3290b68fef417cebe8a29df49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3acc3f13ff1080f527ce9906665c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9b3acc3f13ff1080f527ce9906665c42">GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga864aaa708ca172e91e3cc32ec05badb6">_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga9b3acc3f13ff1080f527ce9906665c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0b9345fdae8cc41fbf95ff25b46ea7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1f0b9345fdae8cc41fbf95ff25b46ea7">GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9b228c70888c47591e0e1e25aa9b3af9">_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga1f0b9345fdae8cc41fbf95ff25b46ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga907b885389b37a4341e70e119ca1dacd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga907b885389b37a4341e70e119ca1dacd">_GPIO_P_MODEL_MODE4_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga907b885389b37a4341e70e119ca1dacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a011ac7b2aed8da51e696467343030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf3a011ac7b2aed8da51e696467343030">_GPIO_P_MODEL_MODE4_MASK</a>&#160;&#160;&#160;0xF0000UL</td></tr>
<tr class="separator:gaf3a011ac7b2aed8da51e696467343030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3cce1af43a38cb84b94dda2ed48e1e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac3cce1af43a38cb84b94dda2ed48e1e3">_GPIO_P_MODEL_MODE4_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac3cce1af43a38cb84b94dda2ed48e1e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974cb77e75489b3898e7cefb06f690a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga974cb77e75489b3898e7cefb06f690a7">_GPIO_P_MODEL_MODE4_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga974cb77e75489b3898e7cefb06f690a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02b8f0634599abd50d9ca83e7c8915a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab02b8f0634599abd50d9ca83e7c8915a">_GPIO_P_MODEL_MODE4_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gab02b8f0634599abd50d9ca83e7c8915a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871d2301c6f98989b3d55715efaa07f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga871d2301c6f98989b3d55715efaa07f1">_GPIO_P_MODEL_MODE4_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga871d2301c6f98989b3d55715efaa07f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f01b4d36a1da99f647f8615478b426b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1f01b4d36a1da99f647f8615478b426b">_GPIO_P_MODEL_MODE4_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga1f01b4d36a1da99f647f8615478b426b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d949cd5c10ed35e6ffbd5e21f3ec942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5d949cd5c10ed35e6ffbd5e21f3ec942">_GPIO_P_MODEL_MODE4_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga5d949cd5c10ed35e6ffbd5e21f3ec942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c362a08647e8226a15d51b7ed417923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6c362a08647e8226a15d51b7ed417923">_GPIO_P_MODEL_MODE4_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga6c362a08647e8226a15d51b7ed417923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db28d5144f835111260685832327dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7db28d5144f835111260685832327dbd">_GPIO_P_MODEL_MODE4_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga7db28d5144f835111260685832327dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953ee51f5678ef772a5a1fa092ba5976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga953ee51f5678ef772a5a1fa092ba5976">_GPIO_P_MODEL_MODE4_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga953ee51f5678ef772a5a1fa092ba5976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cfefbaa6259465755752548209e368c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2cfefbaa6259465755752548209e368c">_GPIO_P_MODEL_MODE4_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga2cfefbaa6259465755752548209e368c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab97835f41b1d4326aeaa59ae4178244f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab97835f41b1d4326aeaa59ae4178244f">_GPIO_P_MODEL_MODE4_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:gab97835f41b1d4326aeaa59ae4178244f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cecb132922e68ff2e3c1f80456c1b36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5cecb132922e68ff2e3c1f80456c1b36">_GPIO_P_MODEL_MODE4_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:ga5cecb132922e68ff2e3c1f80456c1b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga570095c2d98fdaaf50cf7045c1197e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga570095c2d98fdaaf50cf7045c1197e85">_GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:ga570095c2d98fdaaf50cf7045c1197e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc94c48b8b66e6496a057123b97e1f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaddc94c48b8b66e6496a057123b97e1f2">_GPIO_P_MODEL_MODE4_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:gaddc94c48b8b66e6496a057123b97e1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45fdc9a897f09315ba5beb2d95cf8d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae45fdc9a897f09315ba5beb2d95cf8d5">_GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:gae45fdc9a897f09315ba5beb2d95cf8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0d1e7d325c53213374c86aff40f74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacb0d1e7d325c53213374c86aff40f74b">_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:gacb0d1e7d325c53213374c86aff40f74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c8254e0f69634c4652fa402cc63f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga94c8254e0f69634c4652fa402cc63f02">_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:ga94c8254e0f69634c4652fa402cc63f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628fae8b96414c8fef9b2a0824bc71ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga628fae8b96414c8fef9b2a0824bc71ec">GPIO_P_MODEL_MODE4_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac3cce1af43a38cb84b94dda2ed48e1e3">_GPIO_P_MODEL_MODE4_DEFAULT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga628fae8b96414c8fef9b2a0824bc71ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e27212da4ebb414ea649c7fb7afdeb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1e27212da4ebb414ea649c7fb7afdeb3">GPIO_P_MODEL_MODE4_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga974cb77e75489b3898e7cefb06f690a7">_GPIO_P_MODEL_MODE4_DISABLED</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga1e27212da4ebb414ea649c7fb7afdeb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a7338a79f3b6c5e69cebff093a4841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga76a7338a79f3b6c5e69cebff093a4841">GPIO_P_MODEL_MODE4_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab02b8f0634599abd50d9ca83e7c8915a">_GPIO_P_MODEL_MODE4_INPUT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga76a7338a79f3b6c5e69cebff093a4841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03e424646fe450a35fcd73b6b10b0ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa03e424646fe450a35fcd73b6b10b0ae">GPIO_P_MODEL_MODE4_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga871d2301c6f98989b3d55715efaa07f1">_GPIO_P_MODEL_MODE4_INPUTPULL</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaa03e424646fe450a35fcd73b6b10b0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4508918df6c63f0c81db021f9e384d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4508918df6c63f0c81db021f9e384d9b">GPIO_P_MODEL_MODE4_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1f01b4d36a1da99f647f8615478b426b">_GPIO_P_MODEL_MODE4_INPUTPULLFILTER</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga4508918df6c63f0c81db021f9e384d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2937f5177bffeab94353f1157af674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2f2937f5177bffeab94353f1157af674">GPIO_P_MODEL_MODE4_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5d949cd5c10ed35e6ffbd5e21f3ec942">_GPIO_P_MODEL_MODE4_PUSHPULL</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga2f2937f5177bffeab94353f1157af674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d15c5d1e19a66f69721a73d421a82e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8d15c5d1e19a66f69721a73d421a82e4">GPIO_P_MODEL_MODE4_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6c362a08647e8226a15d51b7ed417923">_GPIO_P_MODEL_MODE4_PUSHPULLDRIVE</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga8d15c5d1e19a66f69721a73d421a82e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae544e125a2559869e7b115ab9ee4c0eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae544e125a2559869e7b115ab9ee4c0eb">GPIO_P_MODEL_MODE4_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7db28d5144f835111260685832327dbd">_GPIO_P_MODEL_MODE4_WIREDOR</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gae544e125a2559869e7b115ab9ee4c0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbca416c0fe9a913a6233d40e177d319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafbca416c0fe9a913a6233d40e177d319">GPIO_P_MODEL_MODE4_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga953ee51f5678ef772a5a1fa092ba5976">_GPIO_P_MODEL_MODE4_WIREDORPULLDOWN</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gafbca416c0fe9a913a6233d40e177d319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0acc8764b8bc96b0bed9ecb014d090e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac0acc8764b8bc96b0bed9ecb014d090e">GPIO_P_MODEL_MODE4_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2cfefbaa6259465755752548209e368c">_GPIO_P_MODEL_MODE4_WIREDAND</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gac0acc8764b8bc96b0bed9ecb014d090e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga488895417fc7d51d2bb3b02b8b253e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga488895417fc7d51d2bb3b02b8b253e3d">GPIO_P_MODEL_MODE4_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab97835f41b1d4326aeaa59ae4178244f">_GPIO_P_MODEL_MODE4_WIREDANDFILTER</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga488895417fc7d51d2bb3b02b8b253e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad161370b693cc5f8fe57d626286fe521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad161370b693cc5f8fe57d626286fe521">GPIO_P_MODEL_MODE4_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5cecb132922e68ff2e3c1f80456c1b36">_GPIO_P_MODEL_MODE4_WIREDANDPULLUP</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gad161370b693cc5f8fe57d626286fe521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b49ce3eb156f8004741c7ef6155a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga46b49ce3eb156f8004741c7ef6155a82">GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga570095c2d98fdaaf50cf7045c1197e85">_GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga46b49ce3eb156f8004741c7ef6155a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d55f0abf0b59d877cd967b777e03467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6d55f0abf0b59d877cd967b777e03467">GPIO_P_MODEL_MODE4_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaddc94c48b8b66e6496a057123b97e1f2">_GPIO_P_MODEL_MODE4_WIREDANDDRIVE</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga6d55f0abf0b59d877cd967b777e03467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfeee57997ec19a1c63480734843adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5bfeee57997ec19a1c63480734843adf">GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae45fdc9a897f09315ba5beb2d95cf8d5">_GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga5bfeee57997ec19a1c63480734843adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c61f64b72be74fa40f8b7de71204d84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1c61f64b72be74fa40f8b7de71204d84">GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacb0d1e7d325c53213374c86aff40f74b">_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga1c61f64b72be74fa40f8b7de71204d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed48bda92edb7dbb41e0441a8b4d9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9ed48bda92edb7dbb41e0441a8b4d9f0">GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga94c8254e0f69634c4652fa402cc63f02">_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga9ed48bda92edb7dbb41e0441a8b4d9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea4479d84e582bebb08ec2349c4b32e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9ea4479d84e582bebb08ec2349c4b32e">_GPIO_P_MODEL_MODE5_SHIFT</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga9ea4479d84e582bebb08ec2349c4b32e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0abaf8771ebd12850667506d9ddaa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf0abaf8771ebd12850667506d9ddaa4c">_GPIO_P_MODEL_MODE5_MASK</a>&#160;&#160;&#160;0xF00000UL</td></tr>
<tr class="separator:gaf0abaf8771ebd12850667506d9ddaa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f31a880a25bb4991025bd8c15bb6d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2f31a880a25bb4991025bd8c15bb6d4d">_GPIO_P_MODEL_MODE5_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2f31a880a25bb4991025bd8c15bb6d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543df364a3e5c7df3cdabb8f13d62907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga543df364a3e5c7df3cdabb8f13d62907">_GPIO_P_MODEL_MODE5_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga543df364a3e5c7df3cdabb8f13d62907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f23f915abce45114532b09334b8a4c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f23f915abce45114532b09334b8a4c6">_GPIO_P_MODEL_MODE5_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga0f23f915abce45114532b09334b8a4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c5850e8b19d121ea1ca8fa67a14de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga01c5850e8b19d121ea1ca8fa67a14de7">_GPIO_P_MODEL_MODE5_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga01c5850e8b19d121ea1ca8fa67a14de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4780b220450d082a2f92374ec9a4827d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4780b220450d082a2f92374ec9a4827d">_GPIO_P_MODEL_MODE5_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga4780b220450d082a2f92374ec9a4827d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93088bcb1f0aea6a958972f57b7b931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf93088bcb1f0aea6a958972f57b7b931">_GPIO_P_MODEL_MODE5_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gaf93088bcb1f0aea6a958972f57b7b931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga298a2c0658d20327c7336acf59f6ca94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga298a2c0658d20327c7336acf59f6ca94">_GPIO_P_MODEL_MODE5_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga298a2c0658d20327c7336acf59f6ca94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedca4b3f56c7cd319eff2b35a9dd599e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaedca4b3f56c7cd319eff2b35a9dd599e">_GPIO_P_MODEL_MODE5_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:gaedca4b3f56c7cd319eff2b35a9dd599e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940faf6f629a94a86d19f9f4388ab895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga940faf6f629a94a86d19f9f4388ab895">_GPIO_P_MODEL_MODE5_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga940faf6f629a94a86d19f9f4388ab895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865ac6efa404c2efc795d06996b51bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga865ac6efa404c2efc795d06996b51bca">_GPIO_P_MODEL_MODE5_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga865ac6efa404c2efc795d06996b51bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d4c2ca090f6cc0c0e18705621b96d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga68d4c2ca090f6cc0c0e18705621b96d2">_GPIO_P_MODEL_MODE5_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga68d4c2ca090f6cc0c0e18705621b96d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4136ec6b3daa12ded454c3b0ab3e49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab4136ec6b3daa12ded454c3b0ab3e49c">_GPIO_P_MODEL_MODE5_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:gab4136ec6b3daa12ded454c3b0ab3e49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca523d66c9a6b707aeef3b5f92ad5fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacca523d66c9a6b707aeef3b5f92ad5fa">_GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:gacca523d66c9a6b707aeef3b5f92ad5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b994d50391e2d1c351bc63b2ab081cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4b994d50391e2d1c351bc63b2ab081cc">_GPIO_P_MODEL_MODE5_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga4b994d50391e2d1c351bc63b2ab081cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2572fffa5bd507f1ab80358c3ba7f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f2572fffa5bd507f1ab80358c3ba7f1">_GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:ga0f2572fffa5bd507f1ab80358c3ba7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb051d098bc0454c8a60b300c20970c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1fb051d098bc0454c8a60b300c20970c">_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:ga1fb051d098bc0454c8a60b300c20970c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f3e54c61c7c70ee88a42839ef5ecece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f3e54c61c7c70ee88a42839ef5ecece">_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:ga0f3e54c61c7c70ee88a42839ef5ecece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da4a0817bd589efbc3dc6d4d4897a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7da4a0817bd589efbc3dc6d4d4897a16">GPIO_P_MODEL_MODE5_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2f31a880a25bb4991025bd8c15bb6d4d">_GPIO_P_MODEL_MODE5_DEFAULT</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga7da4a0817bd589efbc3dc6d4d4897a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2cb6cfb2448e90538b19485747ee110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad2cb6cfb2448e90538b19485747ee110">GPIO_P_MODEL_MODE5_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga543df364a3e5c7df3cdabb8f13d62907">_GPIO_P_MODEL_MODE5_DISABLED</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gad2cb6cfb2448e90538b19485747ee110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9558b73fe592527ab2cd0ccb871b264f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9558b73fe592527ab2cd0ccb871b264f">GPIO_P_MODEL_MODE5_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f23f915abce45114532b09334b8a4c6">_GPIO_P_MODEL_MODE5_INPUT</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga9558b73fe592527ab2cd0ccb871b264f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb0215893978dc58b7cc8385b07bd56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1fb0215893978dc58b7cc8385b07bd56">GPIO_P_MODEL_MODE5_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga01c5850e8b19d121ea1ca8fa67a14de7">_GPIO_P_MODEL_MODE5_INPUTPULL</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga1fb0215893978dc58b7cc8385b07bd56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73547021068b34cbf784444dadb42f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga73547021068b34cbf784444dadb42f5a">GPIO_P_MODEL_MODE5_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4780b220450d082a2f92374ec9a4827d">_GPIO_P_MODEL_MODE5_INPUTPULLFILTER</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga73547021068b34cbf784444dadb42f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdd6b070c1a4fd73dc401de849601783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacdd6b070c1a4fd73dc401de849601783">GPIO_P_MODEL_MODE5_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf93088bcb1f0aea6a958972f57b7b931">_GPIO_P_MODEL_MODE5_PUSHPULL</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gacdd6b070c1a4fd73dc401de849601783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826ab977a2e4850e4ec83c6f20798f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga826ab977a2e4850e4ec83c6f20798f98">GPIO_P_MODEL_MODE5_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga298a2c0658d20327c7336acf59f6ca94">_GPIO_P_MODEL_MODE5_PUSHPULLDRIVE</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga826ab977a2e4850e4ec83c6f20798f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684b68c8521ce350c4183a5c2e0e12e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga684b68c8521ce350c4183a5c2e0e12e4">GPIO_P_MODEL_MODE5_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaedca4b3f56c7cd319eff2b35a9dd599e">_GPIO_P_MODEL_MODE5_WIREDOR</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga684b68c8521ce350c4183a5c2e0e12e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbe0f2810639aed334bc9a128de8f02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacdbe0f2810639aed334bc9a128de8f02">GPIO_P_MODEL_MODE5_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga940faf6f629a94a86d19f9f4388ab895">_GPIO_P_MODEL_MODE5_WIREDORPULLDOWN</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gacdbe0f2810639aed334bc9a128de8f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd48a87a74b46a2e42a668255ce161e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9cd48a87a74b46a2e42a668255ce161e">GPIO_P_MODEL_MODE5_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga865ac6efa404c2efc795d06996b51bca">_GPIO_P_MODEL_MODE5_WIREDAND</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga9cd48a87a74b46a2e42a668255ce161e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d4fd5104b2afffb8d49e3b94d2769a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga53d4fd5104b2afffb8d49e3b94d2769a">GPIO_P_MODEL_MODE5_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga68d4c2ca090f6cc0c0e18705621b96d2">_GPIO_P_MODEL_MODE5_WIREDANDFILTER</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga53d4fd5104b2afffb8d49e3b94d2769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb602eb903e12a06b785e5befaa5f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacfb602eb903e12a06b785e5befaa5f5d">GPIO_P_MODEL_MODE5_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab4136ec6b3daa12ded454c3b0ab3e49c">_GPIO_P_MODEL_MODE5_WIREDANDPULLUP</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gacfb602eb903e12a06b785e5befaa5f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393f45464b649ccd659f74321cf9a7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga393f45464b649ccd659f74321cf9a7bf">GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacca523d66c9a6b707aeef3b5f92ad5fa">_GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga393f45464b649ccd659f74321cf9a7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5699e8c364692f1cf9c863d5dbb388b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf5699e8c364692f1cf9c863d5dbb388b">GPIO_P_MODEL_MODE5_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4b994d50391e2d1c351bc63b2ab081cc">_GPIO_P_MODEL_MODE5_WIREDANDDRIVE</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gaf5699e8c364692f1cf9c863d5dbb388b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f58e03555fb793dbd0830871cbffb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad0f58e03555fb793dbd0830871cbffb9">GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f2572fffa5bd507f1ab80358c3ba7f1">_GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gad0f58e03555fb793dbd0830871cbffb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813e79f03680edb7bbe19a3924ab691a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga813e79f03680edb7bbe19a3924ab691a">GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1fb051d098bc0454c8a60b300c20970c">_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga813e79f03680edb7bbe19a3924ab691a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f63b250b9b53a1814c5b4810da5515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga90f63b250b9b53a1814c5b4810da5515">GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f3e54c61c7c70ee88a42839ef5ecece">_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga90f63b250b9b53a1814c5b4810da5515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga375a16c7e45209e19b267de752ee80f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga375a16c7e45209e19b267de752ee80f4">_GPIO_P_MODEL_MODE6_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga375a16c7e45209e19b267de752ee80f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f00c18c6858955ce6d100c4580d1f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8f00c18c6858955ce6d100c4580d1f4e">_GPIO_P_MODEL_MODE6_MASK</a>&#160;&#160;&#160;0xF000000UL</td></tr>
<tr class="separator:ga8f00c18c6858955ce6d100c4580d1f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828db44d3d4cfbd3e6b6eb9e45bd44b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga828db44d3d4cfbd3e6b6eb9e45bd44b7">_GPIO_P_MODEL_MODE6_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga828db44d3d4cfbd3e6b6eb9e45bd44b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127b26f64ea7a68a68bdef04de6c1c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga127b26f64ea7a68a68bdef04de6c1c1d">_GPIO_P_MODEL_MODE6_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga127b26f64ea7a68a68bdef04de6c1c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4098228da27a192c0453def2a5ff138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae4098228da27a192c0453def2a5ff138">_GPIO_P_MODEL_MODE6_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gae4098228da27a192c0453def2a5ff138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae181297b6bc3a3d914ffd719bc4a8035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae181297b6bc3a3d914ffd719bc4a8035">_GPIO_P_MODEL_MODE6_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gae181297b6bc3a3d914ffd719bc4a8035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791e847175ce995571718163380f693c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga791e847175ce995571718163380f693c">_GPIO_P_MODEL_MODE6_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga791e847175ce995571718163380f693c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53fd91e1b8c054dfb8c679dc8bd4563e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga53fd91e1b8c054dfb8c679dc8bd4563e">_GPIO_P_MODEL_MODE6_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga53fd91e1b8c054dfb8c679dc8bd4563e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e231f78755d29249c84de9f4d8354f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae2e231f78755d29249c84de9f4d8354f">_GPIO_P_MODEL_MODE6_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gae2e231f78755d29249c84de9f4d8354f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac034ac4dd63dd261b3ed906fef7f0c8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac034ac4dd63dd261b3ed906fef7f0c8a">_GPIO_P_MODEL_MODE6_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:gac034ac4dd63dd261b3ed906fef7f0c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a51136754c989212411f4e1945cc2f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7a51136754c989212411f4e1945cc2f2">_GPIO_P_MODEL_MODE6_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga7a51136754c989212411f4e1945cc2f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5a09edf0f4085b023fd5ac5ba1b164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8e5a09edf0f4085b023fd5ac5ba1b164">_GPIO_P_MODEL_MODE6_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga8e5a09edf0f4085b023fd5ac5ba1b164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203ee97f0d24e82b977277f8bb2d7569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga203ee97f0d24e82b977277f8bb2d7569">_GPIO_P_MODEL_MODE6_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga203ee97f0d24e82b977277f8bb2d7569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c5fbd4774ac8a620b6402552d603d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga77c5fbd4774ac8a620b6402552d603d8">_GPIO_P_MODEL_MODE6_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:ga77c5fbd4774ac8a620b6402552d603d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb3f06dde598ef6a4bc366508f0bb15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaecb3f06dde598ef6a4bc366508f0bb15">_GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:gaecb3f06dde598ef6a4bc366508f0bb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbc3f75e32af0649d9442e59ac88560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8fbc3f75e32af0649d9442e59ac88560">_GPIO_P_MODEL_MODE6_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga8fbc3f75e32af0649d9442e59ac88560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542ea8e9b5d04271ac7a2938f00c078f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga542ea8e9b5d04271ac7a2938f00c078f">_GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:ga542ea8e9b5d04271ac7a2938f00c078f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4aa9e6b7c5ef544e90612332915a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaca4aa9e6b7c5ef544e90612332915a5e">_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:gaca4aa9e6b7c5ef544e90612332915a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5860421e404f4ac25876902d9de5abd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5860421e404f4ac25876902d9de5abd2">_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:ga5860421e404f4ac25876902d9de5abd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500eeb16af2ee5441efa44b31d9a440a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga500eeb16af2ee5441efa44b31d9a440a">GPIO_P_MODEL_MODE6_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga828db44d3d4cfbd3e6b6eb9e45bd44b7">_GPIO_P_MODEL_MODE6_DEFAULT</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga500eeb16af2ee5441efa44b31d9a440a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e691c836abdbe9a60fb739748b4182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga00e691c836abdbe9a60fb739748b4182">GPIO_P_MODEL_MODE6_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga127b26f64ea7a68a68bdef04de6c1c1d">_GPIO_P_MODEL_MODE6_DISABLED</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga00e691c836abdbe9a60fb739748b4182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410b34a162909b33e45741861efe576f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga410b34a162909b33e45741861efe576f">GPIO_P_MODEL_MODE6_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae4098228da27a192c0453def2a5ff138">_GPIO_P_MODEL_MODE6_INPUT</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga410b34a162909b33e45741861efe576f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2288ff9b38525e426886afa744bd5365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2288ff9b38525e426886afa744bd5365">GPIO_P_MODEL_MODE6_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae181297b6bc3a3d914ffd719bc4a8035">_GPIO_P_MODEL_MODE6_INPUTPULL</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga2288ff9b38525e426886afa744bd5365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f0a7ed47adb3748ad8c484b5c18e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga68f0a7ed47adb3748ad8c484b5c18e6a">GPIO_P_MODEL_MODE6_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga791e847175ce995571718163380f693c">_GPIO_P_MODEL_MODE6_INPUTPULLFILTER</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga68f0a7ed47adb3748ad8c484b5c18e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085953a4129d61ed990dde9b67267809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga085953a4129d61ed990dde9b67267809">GPIO_P_MODEL_MODE6_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga53fd91e1b8c054dfb8c679dc8bd4563e">_GPIO_P_MODEL_MODE6_PUSHPULL</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga085953a4129d61ed990dde9b67267809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8da78d444042b18f8f1336fa0cea5ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8da78d444042b18f8f1336fa0cea5ab6">GPIO_P_MODEL_MODE6_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae2e231f78755d29249c84de9f4d8354f">_GPIO_P_MODEL_MODE6_PUSHPULLDRIVE</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga8da78d444042b18f8f1336fa0cea5ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf629e5d05c1115eadc5ac2e5b466a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadf629e5d05c1115eadc5ac2e5b466a7d">GPIO_P_MODEL_MODE6_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac034ac4dd63dd261b3ed906fef7f0c8a">_GPIO_P_MODEL_MODE6_WIREDOR</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gadf629e5d05c1115eadc5ac2e5b466a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b295c479bf7041000e677af709a3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga66b295c479bf7041000e677af709a3f7">GPIO_P_MODEL_MODE6_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7a51136754c989212411f4e1945cc2f2">_GPIO_P_MODEL_MODE6_WIREDORPULLDOWN</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga66b295c479bf7041000e677af709a3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73e0d8e9d6708528cbffbd03f842ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab73e0d8e9d6708528cbffbd03f842ca4">GPIO_P_MODEL_MODE6_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8e5a09edf0f4085b023fd5ac5ba1b164">_GPIO_P_MODEL_MODE6_WIREDAND</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gab73e0d8e9d6708528cbffbd03f842ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f71ae309641e07d18f4348572255df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab3f71ae309641e07d18f4348572255df">GPIO_P_MODEL_MODE6_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga203ee97f0d24e82b977277f8bb2d7569">_GPIO_P_MODEL_MODE6_WIREDANDFILTER</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gab3f71ae309641e07d18f4348572255df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c6be9abc8193829fbf0fb2bc1b3698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa2c6be9abc8193829fbf0fb2bc1b3698">GPIO_P_MODEL_MODE6_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga77c5fbd4774ac8a620b6402552d603d8">_GPIO_P_MODEL_MODE6_WIREDANDPULLUP</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gaa2c6be9abc8193829fbf0fb2bc1b3698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f67e944e8aec0bb31e7afb8db7b2ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8f67e944e8aec0bb31e7afb8db7b2ae2">GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaecb3f06dde598ef6a4bc366508f0bb15">_GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga8f67e944e8aec0bb31e7afb8db7b2ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad112399aa7735dd03befc162f3359bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad112399aa7735dd03befc162f3359bb4">GPIO_P_MODEL_MODE6_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8fbc3f75e32af0649d9442e59ac88560">_GPIO_P_MODEL_MODE6_WIREDANDDRIVE</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gad112399aa7735dd03befc162f3359bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae470c28dff235cf67d7905d3d1770633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae470c28dff235cf67d7905d3d1770633">GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga542ea8e9b5d04271ac7a2938f00c078f">_GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gae470c28dff235cf67d7905d3d1770633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3fdd663866568dfbd7b9de84b217579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac3fdd663866568dfbd7b9de84b217579">GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaca4aa9e6b7c5ef544e90612332915a5e">_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gac3fdd663866568dfbd7b9de84b217579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4888753ced244a3cc61f009ad1d394aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4888753ced244a3cc61f009ad1d394aa">GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5860421e404f4ac25876902d9de5abd2">_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga4888753ced244a3cc61f009ad1d394aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7c1eb6b07da30729f0fd013648fa5e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae7c1eb6b07da30729f0fd013648fa5e0">_GPIO_P_MODEL_MODE7_SHIFT</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gae7c1eb6b07da30729f0fd013648fa5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0c011ffbd3e09e8a26819a4a3e4f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8d0c011ffbd3e09e8a26819a4a3e4f1a">_GPIO_P_MODEL_MODE7_MASK</a>&#160;&#160;&#160;0xF0000000UL</td></tr>
<tr class="separator:ga8d0c011ffbd3e09e8a26819a4a3e4f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c6c5d9e6a4e1b7a89b907418739985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga08c6c5d9e6a4e1b7a89b907418739985">_GPIO_P_MODEL_MODE7_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga08c6c5d9e6a4e1b7a89b907418739985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f33fffc8146cdbb225d1d2f2e56f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga37f33fffc8146cdbb225d1d2f2e56f13">_GPIO_P_MODEL_MODE7_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga37f33fffc8146cdbb225d1d2f2e56f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3b3d2a902617816ace2567143db5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaab3b3d2a902617816ace2567143db5f7">_GPIO_P_MODEL_MODE7_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaab3b3d2a902617816ace2567143db5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f31cef5233fe4d5aeec4bc28fc8257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga42f31cef5233fe4d5aeec4bc28fc8257">_GPIO_P_MODEL_MODE7_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga42f31cef5233fe4d5aeec4bc28fc8257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9f395912cdd149cd2377b71a962912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadc9f395912cdd149cd2377b71a962912">_GPIO_P_MODEL_MODE7_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gadc9f395912cdd149cd2377b71a962912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92fd585a937fdfea85930ff0edd5f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae92fd585a937fdfea85930ff0edd5f90">_GPIO_P_MODEL_MODE7_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gae92fd585a937fdfea85930ff0edd5f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff81ef3a4edeaea3a9cb678225d5180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaaff81ef3a4edeaea3a9cb678225d5180">_GPIO_P_MODEL_MODE7_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gaaff81ef3a4edeaea3a9cb678225d5180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b14ff137ed2ef2b356a41bec22cf34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga68b14ff137ed2ef2b356a41bec22cf34">_GPIO_P_MODEL_MODE7_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga68b14ff137ed2ef2b356a41bec22cf34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44917cae767475d451654613970f36a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga44917cae767475d451654613970f36a7">_GPIO_P_MODEL_MODE7_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga44917cae767475d451654613970f36a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3accd558d602e71dd391227b422f4c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3accd558d602e71dd391227b422f4c2e">_GPIO_P_MODEL_MODE7_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga3accd558d602e71dd391227b422f4c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7449c2e1cfcd9cbe55ab94075a476201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7449c2e1cfcd9cbe55ab94075a476201">_GPIO_P_MODEL_MODE7_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga7449c2e1cfcd9cbe55ab94075a476201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0de36ec5701287159abd12dedbc2d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaba0de36ec5701287159abd12dedbc2d2">_GPIO_P_MODEL_MODE7_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:gaba0de36ec5701287159abd12dedbc2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28a63f0c473c2fa1edacf7065e76cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa28a63f0c473c2fa1edacf7065e76cb0">_GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:gaa28a63f0c473c2fa1edacf7065e76cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga347ae173576ebc08b699f1c3eb4639b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga347ae173576ebc08b699f1c3eb4639b6">_GPIO_P_MODEL_MODE7_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga347ae173576ebc08b699f1c3eb4639b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8e37571d1b46ec920123997df1b9ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeb8e37571d1b46ec920123997df1b9ec">_GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:gaeb8e37571d1b46ec920123997df1b9ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f14abfa1a3e6e2f2e3ec08324e4c876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f14abfa1a3e6e2f2e3ec08324e4c876">_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:ga0f14abfa1a3e6e2f2e3ec08324e4c876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f5befe7997a8fa1fc4e8aa4c7eb05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga43f5befe7997a8fa1fc4e8aa4c7eb05a">_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:ga43f5befe7997a8fa1fc4e8aa4c7eb05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b2b3ab27f40ae793baf07a187151ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga03b2b3ab27f40ae793baf07a187151ca">GPIO_P_MODEL_MODE7_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga08c6c5d9e6a4e1b7a89b907418739985">_GPIO_P_MODEL_MODE7_DEFAULT</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga03b2b3ab27f40ae793baf07a187151ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f8bcc4fdc59c31adbb4225428e5f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga67f8bcc4fdc59c31adbb4225428e5f5c">GPIO_P_MODEL_MODE7_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga37f33fffc8146cdbb225d1d2f2e56f13">_GPIO_P_MODEL_MODE7_DISABLED</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga67f8bcc4fdc59c31adbb4225428e5f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13053b471cdd14edf92aeda1e9af9b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga13053b471cdd14edf92aeda1e9af9b4f">GPIO_P_MODEL_MODE7_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaab3b3d2a902617816ace2567143db5f7">_GPIO_P_MODEL_MODE7_INPUT</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga13053b471cdd14edf92aeda1e9af9b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c1424e3993c47d6593a6d3cb089d8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga59c1424e3993c47d6593a6d3cb089d8e">GPIO_P_MODEL_MODE7_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga42f31cef5233fe4d5aeec4bc28fc8257">_GPIO_P_MODEL_MODE7_INPUTPULL</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga59c1424e3993c47d6593a6d3cb089d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3428c4f1ec56694946dfb6ec92689c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3428c4f1ec56694946dfb6ec92689c57">GPIO_P_MODEL_MODE7_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadc9f395912cdd149cd2377b71a962912">_GPIO_P_MODEL_MODE7_INPUTPULLFILTER</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga3428c4f1ec56694946dfb6ec92689c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fc348a04971b96b886823062b60a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf9fc348a04971b96b886823062b60a33">GPIO_P_MODEL_MODE7_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae92fd585a937fdfea85930ff0edd5f90">_GPIO_P_MODEL_MODE7_PUSHPULL</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gaf9fc348a04971b96b886823062b60a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dcae8b98b178ca89e40ffbf3a24b54f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7dcae8b98b178ca89e40ffbf3a24b54f">GPIO_P_MODEL_MODE7_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaaff81ef3a4edeaea3a9cb678225d5180">_GPIO_P_MODEL_MODE7_PUSHPULLDRIVE</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga7dcae8b98b178ca89e40ffbf3a24b54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77e188d9481ea0637b77b7bff222dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa77e188d9481ea0637b77b7bff222dc4">GPIO_P_MODEL_MODE7_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga68b14ff137ed2ef2b356a41bec22cf34">_GPIO_P_MODEL_MODE7_WIREDOR</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gaa77e188d9481ea0637b77b7bff222dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47bf88212a62c15a63f7b75f5a2fd809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga47bf88212a62c15a63f7b75f5a2fd809">GPIO_P_MODEL_MODE7_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga44917cae767475d451654613970f36a7">_GPIO_P_MODEL_MODE7_WIREDORPULLDOWN</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga47bf88212a62c15a63f7b75f5a2fd809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f49b866110ac04594ba6e4a54f9097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga92f49b866110ac04594ba6e4a54f9097">GPIO_P_MODEL_MODE7_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3accd558d602e71dd391227b422f4c2e">_GPIO_P_MODEL_MODE7_WIREDAND</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga92f49b866110ac04594ba6e4a54f9097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e147c0f8251af51a9c33d8d15f24e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf8e147c0f8251af51a9c33d8d15f24e0">GPIO_P_MODEL_MODE7_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7449c2e1cfcd9cbe55ab94075a476201">_GPIO_P_MODEL_MODE7_WIREDANDFILTER</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gaf8e147c0f8251af51a9c33d8d15f24e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f6d9c7567ede1d195f892367f16255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga44f6d9c7567ede1d195f892367f16255">GPIO_P_MODEL_MODE7_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaba0de36ec5701287159abd12dedbc2d2">_GPIO_P_MODEL_MODE7_WIREDANDPULLUP</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga44f6d9c7567ede1d195f892367f16255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cd55b3c61a59807eb737e76ec67ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga17cd55b3c61a59807eb737e76ec67ab1">GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa28a63f0c473c2fa1edacf7065e76cb0">_GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga17cd55b3c61a59807eb737e76ec67ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1c4e0284e46e4c32f8d60a1e84cc15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5f1c4e0284e46e4c32f8d60a1e84cc15">GPIO_P_MODEL_MODE7_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga347ae173576ebc08b699f1c3eb4639b6">_GPIO_P_MODEL_MODE7_WIREDANDDRIVE</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga5f1c4e0284e46e4c32f8d60a1e84cc15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe749e819af46b5dd8b99a059dd6a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacfe749e819af46b5dd8b99a059dd6a96">GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeb8e37571d1b46ec920123997df1b9ec">_GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gacfe749e819af46b5dd8b99a059dd6a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c01b79256eb195d69f6be2a3756ded3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8c01b79256eb195d69f6be2a3756ded3">GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f14abfa1a3e6e2f2e3ec08324e4c876">_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga8c01b79256eb195d69f6be2a3756ded3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2816a5819f349a9dae92f2f88d5ca6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac2816a5819f349a9dae92f2f88d5ca6a">GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga43f5befe7997a8fa1fc4e8aa4c7eb05a">_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gac2816a5819f349a9dae92f2f88d5ca6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285666db8b1befb40484fe2089403089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga285666db8b1befb40484fe2089403089">_GPIO_P_MODEH_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga285666db8b1befb40484fe2089403089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603940ddc9dae4d7fdff2dc079b87b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga603940ddc9dae4d7fdff2dc079b87b4e">_GPIO_P_MODEH_MASK</a>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:ga603940ddc9dae4d7fdff2dc079b87b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6418568cffc5e931da4cc2eaf2d67f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad6418568cffc5e931da4cc2eaf2d67f1">_GPIO_P_MODEH_MODE8_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad6418568cffc5e931da4cc2eaf2d67f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7757a7c7327e150db3a415e3ddbc6fac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7757a7c7327e150db3a415e3ddbc6fac">_GPIO_P_MODEH_MODE8_MASK</a>&#160;&#160;&#160;0xFUL</td></tr>
<tr class="separator:ga7757a7c7327e150db3a415e3ddbc6fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa941ecabae98ce86aff0df7026b34a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa941ecabae98ce86aff0df7026b34a76">_GPIO_P_MODEH_MODE8_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa941ecabae98ce86aff0df7026b34a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5f9bfc0cf27ec842cd6a349b8c87f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaed5f9bfc0cf27ec842cd6a349b8c87f4">_GPIO_P_MODEH_MODE8_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaed5f9bfc0cf27ec842cd6a349b8c87f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb757eeb7ea29c1a39b7cdec12e9cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7cb757eeb7ea29c1a39b7cdec12e9cb5">_GPIO_P_MODEH_MODE8_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga7cb757eeb7ea29c1a39b7cdec12e9cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f4ab9266f73aea2cdfa9245f1ef717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga28f4ab9266f73aea2cdfa9245f1ef717">_GPIO_P_MODEH_MODE8_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga28f4ab9266f73aea2cdfa9245f1ef717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b2da72bf03f4f25a9abc83d605831d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga68b2da72bf03f4f25a9abc83d605831d">_GPIO_P_MODEH_MODE8_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga68b2da72bf03f4f25a9abc83d605831d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae56e188fc33386cb496c35e0d53ff050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae56e188fc33386cb496c35e0d53ff050">_GPIO_P_MODEH_MODE8_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gae56e188fc33386cb496c35e0d53ff050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa864392e40eacffac61e458e0be0fb50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa864392e40eacffac61e458e0be0fb50">_GPIO_P_MODEH_MODE8_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gaa864392e40eacffac61e458e0be0fb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf907acdf10ae414cb46904c6ea993c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf907acdf10ae414cb46904c6ea993c5f">_GPIO_P_MODEH_MODE8_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:gaf907acdf10ae414cb46904c6ea993c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6725b239909a3527fbe87023ebf1b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab6725b239909a3527fbe87023ebf1b88">_GPIO_P_MODEH_MODE8_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:gab6725b239909a3527fbe87023ebf1b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec7149074a8755ce424fa9747626fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeec7149074a8755ce424fa9747626fbc">_GPIO_P_MODEH_MODE8_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:gaeec7149074a8755ce424fa9747626fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892a5e1d981daecf6eaf22cd43819aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga892a5e1d981daecf6eaf22cd43819aaa">_GPIO_P_MODEH_MODE8_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga892a5e1d981daecf6eaf22cd43819aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6796b9d0a26b814b60a7bf75f36fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1a6796b9d0a26b814b60a7bf75f36fbc">_GPIO_P_MODEH_MODE8_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:ga1a6796b9d0a26b814b60a7bf75f36fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93edc35a95846dcaef8e11f5a2a6b805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga93edc35a95846dcaef8e11f5a2a6b805">_GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:ga93edc35a95846dcaef8e11f5a2a6b805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5578325c4f94f1113dabb39781cb8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7e5578325c4f94f1113dabb39781cb8f">_GPIO_P_MODEH_MODE8_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga7e5578325c4f94f1113dabb39781cb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5353afedbffc138579e92e617a9f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1b5353afedbffc138579e92e617a9f17">_GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:ga1b5353afedbffc138579e92e617a9f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b9a0ac0e84496b1c408313db5491a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga50b9a0ac0e84496b1c408313db5491a1">_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:ga50b9a0ac0e84496b1c408313db5491a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28e51ed7d8b19f2b9fafb6a743b8dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac28e51ed7d8b19f2b9fafb6a743b8dfc">_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:gac28e51ed7d8b19f2b9fafb6a743b8dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf48802e44e46a70fb34742a8871fe40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf48802e44e46a70fb34742a8871fe40b">GPIO_P_MODEH_MODE8_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa941ecabae98ce86aff0df7026b34a76">_GPIO_P_MODEH_MODE8_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaf48802e44e46a70fb34742a8871fe40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad678a1cf89caf54ecbc31d85685cd90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad678a1cf89caf54ecbc31d85685cd90e">GPIO_P_MODEH_MODE8_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaed5f9bfc0cf27ec842cd6a349b8c87f4">_GPIO_P_MODEH_MODE8_DISABLED</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad678a1cf89caf54ecbc31d85685cd90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2397baf777e76bc886c95bd746ba7f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2397baf777e76bc886c95bd746ba7f53">GPIO_P_MODEH_MODE8_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7cb757eeb7ea29c1a39b7cdec12e9cb5">_GPIO_P_MODEH_MODE8_INPUT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga2397baf777e76bc886c95bd746ba7f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b582b7d6b57e17ba77c315827de13b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3b582b7d6b57e17ba77c315827de13b1">GPIO_P_MODEH_MODE8_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga28f4ab9266f73aea2cdfa9245f1ef717">_GPIO_P_MODEH_MODE8_INPUTPULL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga3b582b7d6b57e17ba77c315827de13b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b2429fbddfbeeb66556964ae183db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab5b2429fbddfbeeb66556964ae183db0">GPIO_P_MODEH_MODE8_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga68b2da72bf03f4f25a9abc83d605831d">_GPIO_P_MODEH_MODE8_INPUTPULLFILTER</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab5b2429fbddfbeeb66556964ae183db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7857c6bb78bad8cbec81ee2894509fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7857c6bb78bad8cbec81ee2894509fc8">GPIO_P_MODEH_MODE8_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae56e188fc33386cb496c35e0d53ff050">_GPIO_P_MODEH_MODE8_PUSHPULL</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga7857c6bb78bad8cbec81ee2894509fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b09361c419467b42b489ec1ce78b543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9b09361c419467b42b489ec1ce78b543">GPIO_P_MODEH_MODE8_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa864392e40eacffac61e458e0be0fb50">_GPIO_P_MODEH_MODE8_PUSHPULLDRIVE</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga9b09361c419467b42b489ec1ce78b543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35eaad5d5b8914824dcafeed6b861642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga35eaad5d5b8914824dcafeed6b861642">GPIO_P_MODEH_MODE8_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf907acdf10ae414cb46904c6ea993c5f">_GPIO_P_MODEH_MODE8_WIREDOR</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga35eaad5d5b8914824dcafeed6b861642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9123ea4f57593fc9d11731881ae387c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9123ea4f57593fc9d11731881ae387c3">GPIO_P_MODEH_MODE8_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab6725b239909a3527fbe87023ebf1b88">_GPIO_P_MODEH_MODE8_WIREDORPULLDOWN</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga9123ea4f57593fc9d11731881ae387c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8be1bb66924ee5a201ff678d654e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5a8be1bb66924ee5a201ff678d654e33">GPIO_P_MODEH_MODE8_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeec7149074a8755ce424fa9747626fbc">_GPIO_P_MODEH_MODE8_WIREDAND</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5a8be1bb66924ee5a201ff678d654e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae227c4cb0d53ffd69248953e4390c4ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae227c4cb0d53ffd69248953e4390c4ff">GPIO_P_MODEH_MODE8_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga892a5e1d981daecf6eaf22cd43819aaa">_GPIO_P_MODEH_MODE8_WIREDANDFILTER</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gae227c4cb0d53ffd69248953e4390c4ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf7d7706ae2cef8f802ccd4997f60a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5cf7d7706ae2cef8f802ccd4997f60a2">GPIO_P_MODEH_MODE8_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1a6796b9d0a26b814b60a7bf75f36fbc">_GPIO_P_MODEH_MODE8_WIREDANDPULLUP</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5cf7d7706ae2cef8f802ccd4997f60a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e88a2d51e0fac58a5df49eda97b6719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6e88a2d51e0fac58a5df49eda97b6719">GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga93edc35a95846dcaef8e11f5a2a6b805">_GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga6e88a2d51e0fac58a5df49eda97b6719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f3ac7a0015674174e7ad9f87ddd16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga37f3ac7a0015674174e7ad9f87ddd16e">GPIO_P_MODEH_MODE8_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7e5578325c4f94f1113dabb39781cb8f">_GPIO_P_MODEH_MODE8_WIREDANDDRIVE</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga37f3ac7a0015674174e7ad9f87ddd16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d57a6feab6033b1f857dcab6d2d2d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0d57a6feab6033b1f857dcab6d2d2d16">GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1b5353afedbffc138579e92e617a9f17">_GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga0d57a6feab6033b1f857dcab6d2d2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1bd7912f30584a667832179982a53b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2c1bd7912f30584a667832179982a53b">GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga50b9a0ac0e84496b1c408313db5491a1">_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga2c1bd7912f30584a667832179982a53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c44ce056c2f2b7325b6f2b6e293497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga65c44ce056c2f2b7325b6f2b6e293497">GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac28e51ed7d8b19f2b9fafb6a743b8dfc">_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga65c44ce056c2f2b7325b6f2b6e293497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f0c1ecd52678ab19a5a86e3962dbfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga01f0c1ecd52678ab19a5a86e3962dbfc">_GPIO_P_MODEH_MODE9_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga01f0c1ecd52678ab19a5a86e3962dbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b5728dc34c630b50f9eed125c7b04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga52b5728dc34c630b50f9eed125c7b04b">_GPIO_P_MODEH_MODE9_MASK</a>&#160;&#160;&#160;0xF0UL</td></tr>
<tr class="separator:ga52b5728dc34c630b50f9eed125c7b04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf327b43ac38d3c75893997b5a05584a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf327b43ac38d3c75893997b5a05584a6">_GPIO_P_MODEH_MODE9_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf327b43ac38d3c75893997b5a05584a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c10422b894ae67d9bb15d6add9aaee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf8c10422b894ae67d9bb15d6add9aaee">_GPIO_P_MODEH_MODE9_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf8c10422b894ae67d9bb15d6add9aaee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e4976b77a5b6378de160ce2fbcef76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac4e4976b77a5b6378de160ce2fbcef76">_GPIO_P_MODEH_MODE9_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gac4e4976b77a5b6378de160ce2fbcef76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a6d1941316fc613b7d6d86703a3442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga32a6d1941316fc613b7d6d86703a3442">_GPIO_P_MODEH_MODE9_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga32a6d1941316fc613b7d6d86703a3442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438f79e9734a0501b02a418854b2adab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga438f79e9734a0501b02a418854b2adab">_GPIO_P_MODEH_MODE9_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga438f79e9734a0501b02a418854b2adab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5219b68d0255ee700f8c5424e0a4436c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5219b68d0255ee700f8c5424e0a4436c">_GPIO_P_MODEH_MODE9_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga5219b68d0255ee700f8c5424e0a4436c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24c7acce90f1686e89bd0dda8e17b5dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga24c7acce90f1686e89bd0dda8e17b5dc">_GPIO_P_MODEH_MODE9_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga24c7acce90f1686e89bd0dda8e17b5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c33bddfcb7d61e398eaba955788fce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2c33bddfcb7d61e398eaba955788fce2">_GPIO_P_MODEH_MODE9_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga2c33bddfcb7d61e398eaba955788fce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadae98c8b944f71e27909f276c6c0e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaadae98c8b944f71e27909f276c6c0e09">_GPIO_P_MODEH_MODE9_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:gaadae98c8b944f71e27909f276c6c0e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96519bdc847a360af5f899acda1a36c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf96519bdc847a360af5f899acda1a36c">_GPIO_P_MODEH_MODE9_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:gaf96519bdc847a360af5f899acda1a36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519745bc06c96ed1ace1765bf1f12b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga519745bc06c96ed1ace1765bf1f12b66">_GPIO_P_MODEH_MODE9_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga519745bc06c96ed1ace1765bf1f12b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe2a5dbd385a9d18104643c2989da81e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafe2a5dbd385a9d18104643c2989da81e">_GPIO_P_MODEH_MODE9_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:gafe2a5dbd385a9d18104643c2989da81e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e52b28d48bbcab3aacd7cb766ddabdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0e52b28d48bbcab3aacd7cb766ddabdf">_GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:ga0e52b28d48bbcab3aacd7cb766ddabdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4dfc3e797a71dd62722695bb30dd426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad4dfc3e797a71dd62722695bb30dd426">_GPIO_P_MODEH_MODE9_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:gad4dfc3e797a71dd62722695bb30dd426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e6b039fe4d71c4d414fd8680403392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga33e6b039fe4d71c4d414fd8680403392">_GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:ga33e6b039fe4d71c4d414fd8680403392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e781205b4bd71d83f117748b29f5795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4e781205b4bd71d83f117748b29f5795">_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:ga4e781205b4bd71d83f117748b29f5795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7128535bfe9540e26fc0f37ac329686d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7128535bfe9540e26fc0f37ac329686d">_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:ga7128535bfe9540e26fc0f37ac329686d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f233012a07a40e573f0e63d79519674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6f233012a07a40e573f0e63d79519674">GPIO_P_MODEH_MODE9_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf327b43ac38d3c75893997b5a05584a6">_GPIO_P_MODEH_MODE9_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga6f233012a07a40e573f0e63d79519674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22efa1b85615d04e6eabc8aa26c3eaf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga22efa1b85615d04e6eabc8aa26c3eaf0">GPIO_P_MODEH_MODE9_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf8c10422b894ae67d9bb15d6add9aaee">_GPIO_P_MODEH_MODE9_DISABLED</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga22efa1b85615d04e6eabc8aa26c3eaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce1b030d9c1bbd4c55d3eb6a7d6fd00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4ce1b030d9c1bbd4c55d3eb6a7d6fd00">GPIO_P_MODEH_MODE9_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac4e4976b77a5b6378de160ce2fbcef76">_GPIO_P_MODEH_MODE9_INPUT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga4ce1b030d9c1bbd4c55d3eb6a7d6fd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1cd555bb7f56ccb8e7d6c144aaaed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadf1cd555bb7f56ccb8e7d6c144aaaed9">GPIO_P_MODEH_MODE9_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga32a6d1941316fc613b7d6d86703a3442">_GPIO_P_MODEH_MODE9_INPUTPULL</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gadf1cd555bb7f56ccb8e7d6c144aaaed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70943051b0a140c1c8f04c1e0a84365c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga70943051b0a140c1c8f04c1e0a84365c">GPIO_P_MODEH_MODE9_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga438f79e9734a0501b02a418854b2adab">_GPIO_P_MODEH_MODE9_INPUTPULLFILTER</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga70943051b0a140c1c8f04c1e0a84365c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9696e58fffed310d4f7ba42bc139f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa9696e58fffed310d4f7ba42bc139f25">GPIO_P_MODEH_MODE9_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5219b68d0255ee700f8c5424e0a4436c">_GPIO_P_MODEH_MODE9_PUSHPULL</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gaa9696e58fffed310d4f7ba42bc139f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0948060c5696b447d3e3ab79da0837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaac0948060c5696b447d3e3ab79da0837">GPIO_P_MODEH_MODE9_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga24c7acce90f1686e89bd0dda8e17b5dc">_GPIO_P_MODEH_MODE9_PUSHPULLDRIVE</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gaac0948060c5696b447d3e3ab79da0837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919bc120fd46d9b07cce4a7ca6d94dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga919bc120fd46d9b07cce4a7ca6d94dd7">GPIO_P_MODEH_MODE9_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2c33bddfcb7d61e398eaba955788fce2">_GPIO_P_MODEH_MODE9_WIREDOR</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga919bc120fd46d9b07cce4a7ca6d94dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2c79fed12cd74a2776d4ea750f35d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gada2c79fed12cd74a2776d4ea750f35d4">GPIO_P_MODEH_MODE9_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaadae98c8b944f71e27909f276c6c0e09">_GPIO_P_MODEH_MODE9_WIREDORPULLDOWN</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gada2c79fed12cd74a2776d4ea750f35d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11b6880ea4fcbe52a6f03acc8ccac0e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga11b6880ea4fcbe52a6f03acc8ccac0e7">GPIO_P_MODEH_MODE9_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf96519bdc847a360af5f899acda1a36c">_GPIO_P_MODEH_MODE9_WIREDAND</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga11b6880ea4fcbe52a6f03acc8ccac0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cabbb996e746cac0b4c51aec151040d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9cabbb996e746cac0b4c51aec151040d">GPIO_P_MODEH_MODE9_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga519745bc06c96ed1ace1765bf1f12b66">_GPIO_P_MODEH_MODE9_WIREDANDFILTER</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga9cabbb996e746cac0b4c51aec151040d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa903471c5b408032f301441f92ed089"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafa903471c5b408032f301441f92ed089">GPIO_P_MODEH_MODE9_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafe2a5dbd385a9d18104643c2989da81e">_GPIO_P_MODEH_MODE9_WIREDANDPULLUP</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gafa903471c5b408032f301441f92ed089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6545e6bbd3f070b670b75d970529435e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6545e6bbd3f070b670b75d970529435e">GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0e52b28d48bbcab3aacd7cb766ddabdf">_GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga6545e6bbd3f070b670b75d970529435e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga103e83086ed48cba89c7de84f60be4fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga103e83086ed48cba89c7de84f60be4fd">GPIO_P_MODEH_MODE9_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad4dfc3e797a71dd62722695bb30dd426">_GPIO_P_MODEH_MODE9_WIREDANDDRIVE</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga103e83086ed48cba89c7de84f60be4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312cbb721468821a29cbb8521becaaef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga312cbb721468821a29cbb8521becaaef">GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga33e6b039fe4d71c4d414fd8680403392">_GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga312cbb721468821a29cbb8521becaaef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43999c4dc5a16e85e497a93d73bbb81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga43999c4dc5a16e85e497a93d73bbb81f">GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4e781205b4bd71d83f117748b29f5795">_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga43999c4dc5a16e85e497a93d73bbb81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3032094f3ee2388ba17a6f0f53a31112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3032094f3ee2388ba17a6f0f53a31112">GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7128535bfe9540e26fc0f37ac329686d">_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga3032094f3ee2388ba17a6f0f53a31112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fde62b9e1cd841206879b74f6be35e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4fde62b9e1cd841206879b74f6be35e1">_GPIO_P_MODEH_MODE10_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4fde62b9e1cd841206879b74f6be35e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9455e36d139457d49d986f10a953be41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9455e36d139457d49d986f10a953be41">_GPIO_P_MODEH_MODE10_MASK</a>&#160;&#160;&#160;0xF00UL</td></tr>
<tr class="separator:ga9455e36d139457d49d986f10a953be41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab966c4af509448d231b36db2bbaa8110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab966c4af509448d231b36db2bbaa8110">_GPIO_P_MODEH_MODE10_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab966c4af509448d231b36db2bbaa8110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97dcca63c7c65e06ada0bce65428054e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga97dcca63c7c65e06ada0bce65428054e">_GPIO_P_MODEH_MODE10_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga97dcca63c7c65e06ada0bce65428054e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00400674a21d9a2c7b3feb43a3f398f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga00400674a21d9a2c7b3feb43a3f398f1">_GPIO_P_MODEH_MODE10_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga00400674a21d9a2c7b3feb43a3f398f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44a470eb7ffb2d93e8548b34dce97006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga44a470eb7ffb2d93e8548b34dce97006">_GPIO_P_MODEH_MODE10_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga44a470eb7ffb2d93e8548b34dce97006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89f4f8cfaea6b3c95fd0adbc59fff00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf89f4f8cfaea6b3c95fd0adbc59fff00">_GPIO_P_MODEH_MODE10_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gaf89f4f8cfaea6b3c95fd0adbc59fff00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19102fe5f42ea71a36ed47e207a9286b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga19102fe5f42ea71a36ed47e207a9286b">_GPIO_P_MODEH_MODE10_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga19102fe5f42ea71a36ed47e207a9286b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9b2ed908609624366330f06deee090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8e9b2ed908609624366330f06deee090">_GPIO_P_MODEH_MODE10_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga8e9b2ed908609624366330f06deee090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc2f092d04671c094584ba5812d6c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6fc2f092d04671c094584ba5812d6c2f">_GPIO_P_MODEH_MODE10_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga6fc2f092d04671c094584ba5812d6c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db83dad815e1e1ae098645162f704c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4db83dad815e1e1ae098645162f704c8">_GPIO_P_MODEH_MODE10_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga4db83dad815e1e1ae098645162f704c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52c18552e09b1751fba05b4e2915858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab52c18552e09b1751fba05b4e2915858">_GPIO_P_MODEH_MODE10_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:gab52c18552e09b1751fba05b4e2915858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b21922e1fda5f0f2b8b7294ce87842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab5b21922e1fda5f0f2b8b7294ce87842">_GPIO_P_MODEH_MODE10_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:gab5b21922e1fda5f0f2b8b7294ce87842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2296803b4d1d632ccc7cc464660d75f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2296803b4d1d632ccc7cc464660d75f3">_GPIO_P_MODEH_MODE10_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:ga2296803b4d1d632ccc7cc464660d75f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97b5a64ec96ab551aba44e289ac5b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa97b5a64ec96ab551aba44e289ac5b60">_GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:gaa97b5a64ec96ab551aba44e289ac5b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162d4861022b112f1d3f93f89173e8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga162d4861022b112f1d3f93f89173e8f8">_GPIO_P_MODEH_MODE10_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga162d4861022b112f1d3f93f89173e8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0795e9e4a1f0dd603c8afaf5b185dd81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0795e9e4a1f0dd603c8afaf5b185dd81">_GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:ga0795e9e4a1f0dd603c8afaf5b185dd81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ebd515d1eb33e6c7d7e585a5324a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga49ebd515d1eb33e6c7d7e585a5324a96">_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:ga49ebd515d1eb33e6c7d7e585a5324a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9c9e7295e7d3bdb65a3a6211119e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabd9c9e7295e7d3bdb65a3a6211119e93">_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:gabd9c9e7295e7d3bdb65a3a6211119e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6a508cddab05ea97221b074f5f6691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1d6a508cddab05ea97221b074f5f6691">GPIO_P_MODEH_MODE10_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab966c4af509448d231b36db2bbaa8110">_GPIO_P_MODEH_MODE10_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga1d6a508cddab05ea97221b074f5f6691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59acea9c09686b550fe957c137d65e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf59acea9c09686b550fe957c137d65e2">GPIO_P_MODEH_MODE10_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga97dcca63c7c65e06ada0bce65428054e">_GPIO_P_MODEH_MODE10_DISABLED</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaf59acea9c09686b550fe957c137d65e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002901e56444341ff081aa5ae33b3895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga002901e56444341ff081aa5ae33b3895">GPIO_P_MODEH_MODE10_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga00400674a21d9a2c7b3feb43a3f398f1">_GPIO_P_MODEH_MODE10_INPUT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga002901e56444341ff081aa5ae33b3895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b85902f0bb241938a8af2e18214e367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5b85902f0bb241938a8af2e18214e367">GPIO_P_MODEH_MODE10_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga44a470eb7ffb2d93e8548b34dce97006">_GPIO_P_MODEH_MODE10_INPUTPULL</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga5b85902f0bb241938a8af2e18214e367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4356bb49a9e049a17d4792c110f8c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7e4356bb49a9e049a17d4792c110f8c6">GPIO_P_MODEH_MODE10_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf89f4f8cfaea6b3c95fd0adbc59fff00">_GPIO_P_MODEH_MODE10_INPUTPULLFILTER</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga7e4356bb49a9e049a17d4792c110f8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24c0d5b0d8ab936d440a20ffbc77ffa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga24c0d5b0d8ab936d440a20ffbc77ffa7">GPIO_P_MODEH_MODE10_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga19102fe5f42ea71a36ed47e207a9286b">_GPIO_P_MODEH_MODE10_PUSHPULL</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga24c0d5b0d8ab936d440a20ffbc77ffa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ff921767f8ca400b05a7036dbbc53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga43ff921767f8ca400b05a7036dbbc53f">GPIO_P_MODEH_MODE10_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8e9b2ed908609624366330f06deee090">_GPIO_P_MODEH_MODE10_PUSHPULLDRIVE</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga43ff921767f8ca400b05a7036dbbc53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53c14bf7f043edb5b2d128d61d73d752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga53c14bf7f043edb5b2d128d61d73d752">GPIO_P_MODEH_MODE10_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6fc2f092d04671c094584ba5812d6c2f">_GPIO_P_MODEH_MODE10_WIREDOR</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga53c14bf7f043edb5b2d128d61d73d752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13635a0b7551605f60963384ce3f5bbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga13635a0b7551605f60963384ce3f5bbb">GPIO_P_MODEH_MODE10_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4db83dad815e1e1ae098645162f704c8">_GPIO_P_MODEH_MODE10_WIREDORPULLDOWN</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga13635a0b7551605f60963384ce3f5bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc420ef318b412a7955dd3740bc42cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaddc420ef318b412a7955dd3740bc42cc">GPIO_P_MODEH_MODE10_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab52c18552e09b1751fba05b4e2915858">_GPIO_P_MODEH_MODE10_WIREDAND</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaddc420ef318b412a7955dd3740bc42cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4c4a5caf5fc6a2397dc6c024cc8cbcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab4c4a5caf5fc6a2397dc6c024cc8cbcd">GPIO_P_MODEH_MODE10_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab5b21922e1fda5f0f2b8b7294ce87842">_GPIO_P_MODEH_MODE10_WIREDANDFILTER</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gab4c4a5caf5fc6a2397dc6c024cc8cbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14740833c7e7e739f4a24007a496c463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga14740833c7e7e739f4a24007a496c463">GPIO_P_MODEH_MODE10_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2296803b4d1d632ccc7cc464660d75f3">_GPIO_P_MODEH_MODE10_WIREDANDPULLUP</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga14740833c7e7e739f4a24007a496c463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf137955842b391e966a45380b890a66b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf137955842b391e966a45380b890a66b">GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa97b5a64ec96ab551aba44e289ac5b60">_GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaf137955842b391e966a45380b890a66b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f337aa2ce2ba4aad5cb8c0393d0e8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad0f337aa2ce2ba4aad5cb8c0393d0e8d">GPIO_P_MODEH_MODE10_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga162d4861022b112f1d3f93f89173e8f8">_GPIO_P_MODEH_MODE10_WIREDANDDRIVE</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gad0f337aa2ce2ba4aad5cb8c0393d0e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5ad37dc98e371a371b36f6a6dda498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6a5ad37dc98e371a371b36f6a6dda498">GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0795e9e4a1f0dd603c8afaf5b185dd81">_GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga6a5ad37dc98e371a371b36f6a6dda498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b79b5865f9ae8d71ee1b8aa56531bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae5b79b5865f9ae8d71ee1b8aa56531bc">GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga49ebd515d1eb33e6c7d7e585a5324a96">_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gae5b79b5865f9ae8d71ee1b8aa56531bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8063b27e471dbc3c15abc27ecd6ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8a8063b27e471dbc3c15abc27ecd6ec3">GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabd9c9e7295e7d3bdb65a3a6211119e93">_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga8a8063b27e471dbc3c15abc27ecd6ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga518245b01f3884421db838636b12caf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga518245b01f3884421db838636b12caf7">_GPIO_P_MODEH_MODE11_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga518245b01f3884421db838636b12caf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79aac0429bd5885ba505ffbee86df608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga79aac0429bd5885ba505ffbee86df608">_GPIO_P_MODEH_MODE11_MASK</a>&#160;&#160;&#160;0xF000UL</td></tr>
<tr class="separator:ga79aac0429bd5885ba505ffbee86df608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa01c5aa51b83829b625619a48d15763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaaa01c5aa51b83829b625619a48d15763">_GPIO_P_MODEH_MODE11_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaaa01c5aa51b83829b625619a48d15763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72ee73b7c8f7894ccb9f4f2472f8224"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae72ee73b7c8f7894ccb9f4f2472f8224">_GPIO_P_MODEH_MODE11_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae72ee73b7c8f7894ccb9f4f2472f8224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e52ed12baa1f1ec6d3ad8aa8d95957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga88e52ed12baa1f1ec6d3ad8aa8d95957">_GPIO_P_MODEH_MODE11_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga88e52ed12baa1f1ec6d3ad8aa8d95957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2799c7e7d32aacdd764c1428d1b8f38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2799c7e7d32aacdd764c1428d1b8f38d">_GPIO_P_MODEH_MODE11_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga2799c7e7d32aacdd764c1428d1b8f38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95606a5c9c553dc7e94b1baef75bb02d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga95606a5c9c553dc7e94b1baef75bb02d">_GPIO_P_MODEH_MODE11_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga95606a5c9c553dc7e94b1baef75bb02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b3d7fc61f100318ecec5c6d1ccc4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga87b3d7fc61f100318ecec5c6d1ccc4a8">_GPIO_P_MODEH_MODE11_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga87b3d7fc61f100318ecec5c6d1ccc4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93eb6a2882404d6ba30e62205c54165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa93eb6a2882404d6ba30e62205c54165">_GPIO_P_MODEH_MODE11_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gaa93eb6a2882404d6ba30e62205c54165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754e2cda6d853191b3b34ac861e019c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga754e2cda6d853191b3b34ac861e019c4">_GPIO_P_MODEH_MODE11_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga754e2cda6d853191b3b34ac861e019c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac51c3f9d90a57888d35b0cc152f5f40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac51c3f9d90a57888d35b0cc152f5f40e">_GPIO_P_MODEH_MODE11_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:gac51c3f9d90a57888d35b0cc152f5f40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2559807e1e32f4e8429c71037117fc2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2559807e1e32f4e8429c71037117fc2a">_GPIO_P_MODEH_MODE11_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga2559807e1e32f4e8429c71037117fc2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a103b5915d8ae1614e7eb97d7abbe23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0a103b5915d8ae1614e7eb97d7abbe23">_GPIO_P_MODEH_MODE11_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga0a103b5915d8ae1614e7eb97d7abbe23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653292ed3cb6603c331348f9cbc29fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga653292ed3cb6603c331348f9cbc29fc5">_GPIO_P_MODEH_MODE11_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:ga653292ed3cb6603c331348f9cbc29fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862ae7421bf76b340e370f69804031f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga862ae7421bf76b340e370f69804031f8">_GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:ga862ae7421bf76b340e370f69804031f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e328606a0d6789ccdf96b059b1ff1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga79e328606a0d6789ccdf96b059b1ff1a">_GPIO_P_MODEH_MODE11_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga79e328606a0d6789ccdf96b059b1ff1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f654a129bdb14c3244d1ef718a1e4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3f654a129bdb14c3244d1ef718a1e4a8">_GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:ga3f654a129bdb14c3244d1ef718a1e4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada4e9eeaae7956aa80c6a35f2d79b0e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gada4e9eeaae7956aa80c6a35f2d79b0e5">_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:gada4e9eeaae7956aa80c6a35f2d79b0e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560af7c2b8efb53217246acb34c30394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga560af7c2b8efb53217246acb34c30394">_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:ga560af7c2b8efb53217246acb34c30394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaba0a95ec90dd817817d9f5a1427e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadaba0a95ec90dd817817d9f5a1427e4c">GPIO_P_MODEH_MODE11_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaaa01c5aa51b83829b625619a48d15763">_GPIO_P_MODEH_MODE11_DEFAULT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gadaba0a95ec90dd817817d9f5a1427e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46100f49d46e61ba77324538b80bfffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga46100f49d46e61ba77324538b80bfffb">GPIO_P_MODEH_MODE11_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae72ee73b7c8f7894ccb9f4f2472f8224">_GPIO_P_MODEH_MODE11_DISABLED</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga46100f49d46e61ba77324538b80bfffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2274dceef0988013764bb136ac1e638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad2274dceef0988013764bb136ac1e638">GPIO_P_MODEH_MODE11_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga88e52ed12baa1f1ec6d3ad8aa8d95957">_GPIO_P_MODEH_MODE11_INPUT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gad2274dceef0988013764bb136ac1e638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c62089e64598b4daa01c04fec8daf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga35c62089e64598b4daa01c04fec8daf1">GPIO_P_MODEH_MODE11_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2799c7e7d32aacdd764c1428d1b8f38d">_GPIO_P_MODEH_MODE11_INPUTPULL</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga35c62089e64598b4daa01c04fec8daf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9044cc7ba44ffda1cfa1c6011b533f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9044cc7ba44ffda1cfa1c6011b533f7f">GPIO_P_MODEH_MODE11_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga95606a5c9c553dc7e94b1baef75bb02d">_GPIO_P_MODEH_MODE11_INPUTPULLFILTER</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga9044cc7ba44ffda1cfa1c6011b533f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2477b2a21d6cf5e0bd3cb468be02e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac2477b2a21d6cf5e0bd3cb468be02e28">GPIO_P_MODEH_MODE11_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga87b3d7fc61f100318ecec5c6d1ccc4a8">_GPIO_P_MODEH_MODE11_PUSHPULL</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gac2477b2a21d6cf5e0bd3cb468be02e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafc952fc456c9ff1bfad9a5bedf9222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacafc952fc456c9ff1bfad9a5bedf9222">GPIO_P_MODEH_MODE11_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa93eb6a2882404d6ba30e62205c54165">_GPIO_P_MODEH_MODE11_PUSHPULLDRIVE</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gacafc952fc456c9ff1bfad9a5bedf9222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba352961a8230e68e8bffa79e22ed2cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaba352961a8230e68e8bffa79e22ed2cb">GPIO_P_MODEH_MODE11_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga754e2cda6d853191b3b34ac861e019c4">_GPIO_P_MODEH_MODE11_WIREDOR</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gaba352961a8230e68e8bffa79e22ed2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae9142c8c5191c3336fe4a27c4c6d67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2ae9142c8c5191c3336fe4a27c4c6d67">GPIO_P_MODEH_MODE11_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac51c3f9d90a57888d35b0cc152f5f40e">_GPIO_P_MODEH_MODE11_WIREDORPULLDOWN</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga2ae9142c8c5191c3336fe4a27c4c6d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0c69db1bacbaa4a38cfcab34289992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2d0c69db1bacbaa4a38cfcab34289992">GPIO_P_MODEH_MODE11_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2559807e1e32f4e8429c71037117fc2a">_GPIO_P_MODEH_MODE11_WIREDAND</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga2d0c69db1bacbaa4a38cfcab34289992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ef9e8686508e3023b06122c8ec5ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf2ef9e8686508e3023b06122c8ec5ef1">GPIO_P_MODEH_MODE11_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0a103b5915d8ae1614e7eb97d7abbe23">_GPIO_P_MODEH_MODE11_WIREDANDFILTER</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gaf2ef9e8686508e3023b06122c8ec5ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c87cbde04ab574665ce866f913c9765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7c87cbde04ab574665ce866f913c9765">GPIO_P_MODEH_MODE11_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga653292ed3cb6603c331348f9cbc29fc5">_GPIO_P_MODEH_MODE11_WIREDANDPULLUP</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga7c87cbde04ab574665ce866f913c9765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5908453a7239c5bf81a98f9008db13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae5908453a7239c5bf81a98f9008db13b">GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga862ae7421bf76b340e370f69804031f8">_GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gae5908453a7239c5bf81a98f9008db13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc690775073227b9bca881ee6ae76e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9fc690775073227b9bca881ee6ae76e8">GPIO_P_MODEH_MODE11_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga79e328606a0d6789ccdf96b059b1ff1a">_GPIO_P_MODEH_MODE11_WIREDANDDRIVE</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga9fc690775073227b9bca881ee6ae76e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga564cf7f441d71c2f594c687bb77d46d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga564cf7f441d71c2f594c687bb77d46d1">GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3f654a129bdb14c3244d1ef718a1e4a8">_GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga564cf7f441d71c2f594c687bb77d46d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d80794273e54ee0865554591bc4c4c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9d80794273e54ee0865554591bc4c4c1">GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gada4e9eeaae7956aa80c6a35f2d79b0e5">_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga9d80794273e54ee0865554591bc4c4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf712218fd1efa11e81d43cf86954804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadf712218fd1efa11e81d43cf86954804">GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga560af7c2b8efb53217246acb34c30394">_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gadf712218fd1efa11e81d43cf86954804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9150068b0bf3916ba762272c7927e231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9150068b0bf3916ba762272c7927e231">_GPIO_P_MODEH_MODE12_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga9150068b0bf3916ba762272c7927e231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4d72a28d0b40a6685dbcb41a5a0daa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7d4d72a28d0b40a6685dbcb41a5a0daa">_GPIO_P_MODEH_MODE12_MASK</a>&#160;&#160;&#160;0xF0000UL</td></tr>
<tr class="separator:ga7d4d72a28d0b40a6685dbcb41a5a0daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2967fe5024db1ac99cd5d34a3b9de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5b2967fe5024db1ac99cd5d34a3b9de4">_GPIO_P_MODEH_MODE12_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5b2967fe5024db1ac99cd5d34a3b9de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89353c2a95c5838242482278f5c2517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab89353c2a95c5838242482278f5c2517">_GPIO_P_MODEH_MODE12_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gab89353c2a95c5838242482278f5c2517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ae9dda4464267b36a01193836383299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9ae9dda4464267b36a01193836383299">_GPIO_P_MODEH_MODE12_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga9ae9dda4464267b36a01193836383299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d71256f80312e431ecba0377c3e477"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga27d71256f80312e431ecba0377c3e477">_GPIO_P_MODEH_MODE12_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga27d71256f80312e431ecba0377c3e477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba78b0afe5830ceeb171ccbdd952f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7ba78b0afe5830ceeb171ccbdd952f9f">_GPIO_P_MODEH_MODE12_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga7ba78b0afe5830ceeb171ccbdd952f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95bd4b773a6560e02643f3cdc00ecdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac95bd4b773a6560e02643f3cdc00ecdd">_GPIO_P_MODEH_MODE12_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gac95bd4b773a6560e02643f3cdc00ecdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b5b74355395e538d761ba9ae88905de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6b5b74355395e538d761ba9ae88905de">_GPIO_P_MODEH_MODE12_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga6b5b74355395e538d761ba9ae88905de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159a95d8f43ce310205512420eadee3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga159a95d8f43ce310205512420eadee3f">_GPIO_P_MODEH_MODE12_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga159a95d8f43ce310205512420eadee3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3addb609f18a1e39f51bcaad4be74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadd3addb609f18a1e39f51bcaad4be74d">_GPIO_P_MODEH_MODE12_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:gadd3addb609f18a1e39f51bcaad4be74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84e2ffa445a367a9c6a617b8009f676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa84e2ffa445a367a9c6a617b8009f676">_GPIO_P_MODEH_MODE12_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:gaa84e2ffa445a367a9c6a617b8009f676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27182d67debafb451c1e5546e090aec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga27182d67debafb451c1e5546e090aec3">_GPIO_P_MODEH_MODE12_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga27182d67debafb451c1e5546e090aec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285f71bb114673d05f127d41805a9532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga285f71bb114673d05f127d41805a9532">_GPIO_P_MODEH_MODE12_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:ga285f71bb114673d05f127d41805a9532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga700926bd10787b33c069d45980a9e0de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga700926bd10787b33c069d45980a9e0de">_GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:ga700926bd10787b33c069d45980a9e0de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ada490fb760bec42588d88637a1f92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8ada490fb760bec42588d88637a1f92a">_GPIO_P_MODEH_MODE12_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga8ada490fb760bec42588d88637a1f92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbc38539e39e48571fff60831f2c299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaadbc38539e39e48571fff60831f2c299">_GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:gaadbc38539e39e48571fff60831f2c299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e7f4854ff0df4d19eb7deadc770570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga74e7f4854ff0df4d19eb7deadc770570">_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:ga74e7f4854ff0df4d19eb7deadc770570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f13a7464755144eca1152a81d5d32a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga34f13a7464755144eca1152a81d5d32a">_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:ga34f13a7464755144eca1152a81d5d32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ba061aef2bab62daa22ecc3674d9d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga66ba061aef2bab62daa22ecc3674d9d6">GPIO_P_MODEH_MODE12_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5b2967fe5024db1ac99cd5d34a3b9de4">_GPIO_P_MODEH_MODE12_DEFAULT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga66ba061aef2bab62daa22ecc3674d9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36eb965db60aaad0e25c79fa6311d5ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga36eb965db60aaad0e25c79fa6311d5ba">GPIO_P_MODEH_MODE12_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab89353c2a95c5838242482278f5c2517">_GPIO_P_MODEH_MODE12_DISABLED</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga36eb965db60aaad0e25c79fa6311d5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed13b44b5e2e33ab1c9f76f70dfc51e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaed13b44b5e2e33ab1c9f76f70dfc51e1">GPIO_P_MODEH_MODE12_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9ae9dda4464267b36a01193836383299">_GPIO_P_MODEH_MODE12_INPUT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaed13b44b5e2e33ab1c9f76f70dfc51e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6972e727913a38925462686751602f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad6972e727913a38925462686751602f0">GPIO_P_MODEH_MODE12_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga27d71256f80312e431ecba0377c3e477">_GPIO_P_MODEH_MODE12_INPUTPULL</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gad6972e727913a38925462686751602f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a29f0e3c8e07721d5b85842638594eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7a29f0e3c8e07721d5b85842638594eb">GPIO_P_MODEH_MODE12_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7ba78b0afe5830ceeb171ccbdd952f9f">_GPIO_P_MODEH_MODE12_INPUTPULLFILTER</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga7a29f0e3c8e07721d5b85842638594eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee8f5584a9e185561638ec44191cf433"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaee8f5584a9e185561638ec44191cf433">GPIO_P_MODEH_MODE12_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac95bd4b773a6560e02643f3cdc00ecdd">_GPIO_P_MODEH_MODE12_PUSHPULL</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaee8f5584a9e185561638ec44191cf433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b815e9ec1ca941ad3bb660d4de5999d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9b815e9ec1ca941ad3bb660d4de5999d">GPIO_P_MODEH_MODE12_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6b5b74355395e538d761ba9ae88905de">_GPIO_P_MODEH_MODE12_PUSHPULLDRIVE</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga9b815e9ec1ca941ad3bb660d4de5999d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24377eee26e43fad1221ea2934e09999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga24377eee26e43fad1221ea2934e09999">GPIO_P_MODEH_MODE12_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga159a95d8f43ce310205512420eadee3f">_GPIO_P_MODEH_MODE12_WIREDOR</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga24377eee26e43fad1221ea2934e09999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f388d54df079b5cc953ae50698d414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad6f388d54df079b5cc953ae50698d414">GPIO_P_MODEH_MODE12_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadd3addb609f18a1e39f51bcaad4be74d">_GPIO_P_MODEH_MODE12_WIREDORPULLDOWN</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gad6f388d54df079b5cc953ae50698d414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238bcca157f45b285921221eeff2d3a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga238bcca157f45b285921221eeff2d3a3">GPIO_P_MODEH_MODE12_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa84e2ffa445a367a9c6a617b8009f676">_GPIO_P_MODEH_MODE12_WIREDAND</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga238bcca157f45b285921221eeff2d3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c8bf0d7426d572168ef8c6668a15ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3c8bf0d7426d572168ef8c6668a15ec0">GPIO_P_MODEH_MODE12_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga27182d67debafb451c1e5546e090aec3">_GPIO_P_MODEH_MODE12_WIREDANDFILTER</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga3c8bf0d7426d572168ef8c6668a15ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7aae8896f0f7e8d783c540cc1a052b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac7aae8896f0f7e8d783c540cc1a052b7">GPIO_P_MODEH_MODE12_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga285f71bb114673d05f127d41805a9532">_GPIO_P_MODEH_MODE12_WIREDANDPULLUP</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gac7aae8896f0f7e8d783c540cc1a052b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269f54a57bdfd814b8c44963151c190e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga269f54a57bdfd814b8c44963151c190e">GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga700926bd10787b33c069d45980a9e0de">_GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga269f54a57bdfd814b8c44963151c190e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb08b4361880d8cc7764d055c4413705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafb08b4361880d8cc7764d055c4413705">GPIO_P_MODEH_MODE12_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8ada490fb760bec42588d88637a1f92a">_GPIO_P_MODEH_MODE12_WIREDANDDRIVE</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gafb08b4361880d8cc7764d055c4413705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10810305787564788b83a6ffabdfffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad10810305787564788b83a6ffabdfffb">GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaadbc38539e39e48571fff60831f2c299">_GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gad10810305787564788b83a6ffabdfffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b44d0dfaeb9d7cd14746a11494e27d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf6b44d0dfaeb9d7cd14746a11494e27d">GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga74e7f4854ff0df4d19eb7deadc770570">_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaf6b44d0dfaeb9d7cd14746a11494e27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc806cf9236da0bedfa1c9d8fd6baf83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadc806cf9236da0bedfa1c9d8fd6baf83">GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga34f13a7464755144eca1152a81d5d32a">_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gadc806cf9236da0bedfa1c9d8fd6baf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa846e304f30ecd764fdf481939cae9ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa846e304f30ecd764fdf481939cae9ca">_GPIO_P_MODEH_MODE13_SHIFT</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gaa846e304f30ecd764fdf481939cae9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237285aa086ea6a216dead15f24b9bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga237285aa086ea6a216dead15f24b9bee">_GPIO_P_MODEH_MODE13_MASK</a>&#160;&#160;&#160;0xF00000UL</td></tr>
<tr class="separator:ga237285aa086ea6a216dead15f24b9bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bed743d3e11a66c6c9b7188b80f4823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6bed743d3e11a66c6c9b7188b80f4823">_GPIO_P_MODEH_MODE13_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6bed743d3e11a66c6c9b7188b80f4823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca6ee56e4818146d6f740997fb0bec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7ca6ee56e4818146d6f740997fb0bec0">_GPIO_P_MODEH_MODE13_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7ca6ee56e4818146d6f740997fb0bec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833016eb8cad1f44fe6d82a558ed2673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga833016eb8cad1f44fe6d82a558ed2673">_GPIO_P_MODEH_MODE13_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga833016eb8cad1f44fe6d82a558ed2673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6c8202ece40cd4d3f33df98fd8e6084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab6c8202ece40cd4d3f33df98fd8e6084">_GPIO_P_MODEH_MODE13_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gab6c8202ece40cd4d3f33df98fd8e6084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512f595d0d27f26ce73a689d00ca279f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga512f595d0d27f26ce73a689d00ca279f">_GPIO_P_MODEH_MODE13_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga512f595d0d27f26ce73a689d00ca279f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a2a784de04bb4af1aa846562d90e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa3a2a784de04bb4af1aa846562d90e68">_GPIO_P_MODEH_MODE13_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gaa3a2a784de04bb4af1aa846562d90e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9ed816ec9e7a6af8eee29ad8e0dba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabd9ed816ec9e7a6af8eee29ad8e0dba1">_GPIO_P_MODEH_MODE13_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gabd9ed816ec9e7a6af8eee29ad8e0dba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa57a9854c2b8c1b64c74a5a74418e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaaa57a9854c2b8c1b64c74a5a74418e52">_GPIO_P_MODEH_MODE13_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:gaaa57a9854c2b8c1b64c74a5a74418e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e312aebd93d6ad4fda3cf3c814afe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga54e312aebd93d6ad4fda3cf3c814afe3">_GPIO_P_MODEH_MODE13_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga54e312aebd93d6ad4fda3cf3c814afe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45699178512b7263399e82a8191139a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga45699178512b7263399e82a8191139a4">_GPIO_P_MODEH_MODE13_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga45699178512b7263399e82a8191139a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed413f5ecb1bd54c880a28c4a39e4d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaed413f5ecb1bd54c880a28c4a39e4d7c">_GPIO_P_MODEH_MODE13_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:gaed413f5ecb1bd54c880a28c4a39e4d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f58157f5917f810ca45a38eeb2d937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab3f58157f5917f810ca45a38eeb2d937">_GPIO_P_MODEH_MODE13_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:gab3f58157f5917f810ca45a38eeb2d937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08cd573ac46e83f8647bdbb892447ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga08cd573ac46e83f8647bdbb892447ef4">_GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:ga08cd573ac46e83f8647bdbb892447ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa57cc740dc3ec28c2bbbcccd1e22ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8aa57cc740dc3ec28c2bbbcccd1e22ff">_GPIO_P_MODEH_MODE13_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga8aa57cc740dc3ec28c2bbbcccd1e22ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cdb1a2564dcb35dd821eb7f1692c59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6cdb1a2564dcb35dd821eb7f1692c59c">_GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:ga6cdb1a2564dcb35dd821eb7f1692c59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10d3146e8e64df49a1391024433cf9e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga10d3146e8e64df49a1391024433cf9e5">_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:ga10d3146e8e64df49a1391024433cf9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cc7dd28fd72fb6de9209a530d56eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa3cc7dd28fd72fb6de9209a530d56eb0">_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:gaa3cc7dd28fd72fb6de9209a530d56eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2aad181a10632c0f48eb7395b14ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5c2aad181a10632c0f48eb7395b14ecc">GPIO_P_MODEH_MODE13_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6bed743d3e11a66c6c9b7188b80f4823">_GPIO_P_MODEH_MODE13_DEFAULT</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga5c2aad181a10632c0f48eb7395b14ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f56f3188c61b28a9bfef109c620652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga23f56f3188c61b28a9bfef109c620652">GPIO_P_MODEH_MODE13_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7ca6ee56e4818146d6f740997fb0bec0">_GPIO_P_MODEH_MODE13_DISABLED</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga23f56f3188c61b28a9bfef109c620652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70a60f582906c2bc5831d7bcaf1ad1ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga70a60f582906c2bc5831d7bcaf1ad1ff">GPIO_P_MODEH_MODE13_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga833016eb8cad1f44fe6d82a558ed2673">_GPIO_P_MODEH_MODE13_INPUT</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga70a60f582906c2bc5831d7bcaf1ad1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f301f406f50d9e3bf4775966814292a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3f301f406f50d9e3bf4775966814292a">GPIO_P_MODEH_MODE13_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab6c8202ece40cd4d3f33df98fd8e6084">_GPIO_P_MODEH_MODE13_INPUTPULL</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga3f301f406f50d9e3bf4775966814292a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga211d2d03bc9ce4770cd5c42ec35df50c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga211d2d03bc9ce4770cd5c42ec35df50c">GPIO_P_MODEH_MODE13_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga512f595d0d27f26ce73a689d00ca279f">_GPIO_P_MODEH_MODE13_INPUTPULLFILTER</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga211d2d03bc9ce4770cd5c42ec35df50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbbe36eaf2abe48d261e0893b34346fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabbbe36eaf2abe48d261e0893b34346fe">GPIO_P_MODEH_MODE13_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa3a2a784de04bb4af1aa846562d90e68">_GPIO_P_MODEH_MODE13_PUSHPULL</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gabbbe36eaf2abe48d261e0893b34346fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d0a9a968fb7d02a6f7e9d581ad03f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa6d0a9a968fb7d02a6f7e9d581ad03f5">GPIO_P_MODEH_MODE13_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabd9ed816ec9e7a6af8eee29ad8e0dba1">_GPIO_P_MODEH_MODE13_PUSHPULLDRIVE</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gaa6d0a9a968fb7d02a6f7e9d581ad03f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4954ee15d51a4ccbab97820ae18e9209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4954ee15d51a4ccbab97820ae18e9209">GPIO_P_MODEH_MODE13_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaaa57a9854c2b8c1b64c74a5a74418e52">_GPIO_P_MODEH_MODE13_WIREDOR</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga4954ee15d51a4ccbab97820ae18e9209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064320ce148f7cfc7af231db164359b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga064320ce148f7cfc7af231db164359b5">GPIO_P_MODEH_MODE13_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga54e312aebd93d6ad4fda3cf3c814afe3">_GPIO_P_MODEH_MODE13_WIREDORPULLDOWN</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga064320ce148f7cfc7af231db164359b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf72d86854f24e52f78a0eb6469c76813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf72d86854f24e52f78a0eb6469c76813">GPIO_P_MODEH_MODE13_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga45699178512b7263399e82a8191139a4">_GPIO_P_MODEH_MODE13_WIREDAND</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gaf72d86854f24e52f78a0eb6469c76813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df043c650b1a8eaf6ae14c51b7a1e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6df043c650b1a8eaf6ae14c51b7a1e7d">GPIO_P_MODEH_MODE13_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaed413f5ecb1bd54c880a28c4a39e4d7c">_GPIO_P_MODEH_MODE13_WIREDANDFILTER</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga6df043c650b1a8eaf6ae14c51b7a1e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44f78c4a6e35eec4a38a6acecd9c6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae44f78c4a6e35eec4a38a6acecd9c6f5">GPIO_P_MODEH_MODE13_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab3f58157f5917f810ca45a38eeb2d937">_GPIO_P_MODEH_MODE13_WIREDANDPULLUP</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gae44f78c4a6e35eec4a38a6acecd9c6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0867a4e3b69ff54cbef23cf26a884b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0867a4e3b69ff54cbef23cf26a884b53">GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga08cd573ac46e83f8647bdbb892447ef4">_GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga0867a4e3b69ff54cbef23cf26a884b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf7b615075d3b9d9246ce64ed1c6a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0cf7b615075d3b9d9246ce64ed1c6a2c">GPIO_P_MODEH_MODE13_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8aa57cc740dc3ec28c2bbbcccd1e22ff">_GPIO_P_MODEH_MODE13_WIREDANDDRIVE</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga0cf7b615075d3b9d9246ce64ed1c6a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5836b33e6cede65eede42ec0832adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacf5836b33e6cede65eede42ec0832adb">GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6cdb1a2564dcb35dd821eb7f1692c59c">_GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gacf5836b33e6cede65eede42ec0832adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96eb89d76b646e3783a00645a16027f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga96eb89d76b646e3783a00645a16027f7">GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga10d3146e8e64df49a1391024433cf9e5">_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga96eb89d76b646e3783a00645a16027f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6930e5227b7f3e653e414be5b004f24a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6930e5227b7f3e653e414be5b004f24a">GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa3cc7dd28fd72fb6de9209a530d56eb0">_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga6930e5227b7f3e653e414be5b004f24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2bf1993caec78d163df6bc5bc1bb640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab2bf1993caec78d163df6bc5bc1bb640">_GPIO_P_MODEH_MODE14_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gab2bf1993caec78d163df6bc5bc1bb640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41576f207050029e3d07b627d61fc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae41576f207050029e3d07b627d61fc71">_GPIO_P_MODEH_MODE14_MASK</a>&#160;&#160;&#160;0xF000000UL</td></tr>
<tr class="separator:gae41576f207050029e3d07b627d61fc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf530d5798eb74f9e340ea400d37c4c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaaf530d5798eb74f9e340ea400d37c4c5">_GPIO_P_MODEH_MODE14_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaaf530d5798eb74f9e340ea400d37c4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec09de3335b1143e3c23c8260ba34f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaec09de3335b1143e3c23c8260ba34f2b">_GPIO_P_MODEH_MODE14_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaec09de3335b1143e3c23c8260ba34f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d46cf568ad55bb0198df212ab51b2ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4d46cf568ad55bb0198df212ab51b2ad">_GPIO_P_MODEH_MODE14_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga4d46cf568ad55bb0198df212ab51b2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga039f0f6f5bc49f0374b9953066f2935a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga039f0f6f5bc49f0374b9953066f2935a">_GPIO_P_MODEH_MODE14_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga039f0f6f5bc49f0374b9953066f2935a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d7dc83713e3d8e96eded2d75945103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf0d7dc83713e3d8e96eded2d75945103">_GPIO_P_MODEH_MODE14_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gaf0d7dc83713e3d8e96eded2d75945103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ae68ecd4feab15b9910ca05340fc07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad2ae68ecd4feab15b9910ca05340fc07">_GPIO_P_MODEH_MODE14_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gad2ae68ecd4feab15b9910ca05340fc07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82758106519b42233fa74669abf0b9f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga82758106519b42233fa74669abf0b9f7">_GPIO_P_MODEH_MODE14_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga82758106519b42233fa74669abf0b9f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb4a2b1aae7e07560bfa20352c00ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2bb4a2b1aae7e07560bfa20352c00ed1">_GPIO_P_MODEH_MODE14_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga2bb4a2b1aae7e07560bfa20352c00ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c33339f66cb76651948d38cdcaeb0b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1c33339f66cb76651948d38cdcaeb0b8">_GPIO_P_MODEH_MODE14_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:ga1c33339f66cb76651948d38cdcaeb0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72323b657df2c8b16a690aef2c25d970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga72323b657df2c8b16a690aef2c25d970">_GPIO_P_MODEH_MODE14_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga72323b657df2c8b16a690aef2c25d970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d3ca8db8c7dda4761ed47292d5a8fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga95d3ca8db8c7dda4761ed47292d5a8fb">_GPIO_P_MODEH_MODE14_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga95d3ca8db8c7dda4761ed47292d5a8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f62d7b6a007282b3cb80efe98165df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2f62d7b6a007282b3cb80efe98165df3">_GPIO_P_MODEH_MODE14_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:ga2f62d7b6a007282b3cb80efe98165df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb9dfbe6a2d10d86aac45bcd9482e0b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeb9dfbe6a2d10d86aac45bcd9482e0b9">_GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:gaeb9dfbe6a2d10d86aac45bcd9482e0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3469c00a867efc4c3841aab4e9bf84b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3469c00a867efc4c3841aab4e9bf84b0">_GPIO_P_MODEH_MODE14_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:ga3469c00a867efc4c3841aab4e9bf84b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bac21d9a762a2d294959edf590ffdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga39bac21d9a762a2d294959edf590ffdc">_GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:ga39bac21d9a762a2d294959edf590ffdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0bef09ca35f1dff5e2a5ad1e06c4e49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad0bef09ca35f1dff5e2a5ad1e06c4e49">_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:gad0bef09ca35f1dff5e2a5ad1e06c4e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga428235abf2947acd48926eec790bcfd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga428235abf2947acd48926eec790bcfd9">_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:ga428235abf2947acd48926eec790bcfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64aff8312f53439f3f6c95e0f35224f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad64aff8312f53439f3f6c95e0f35224f">GPIO_P_MODEH_MODE14_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaaf530d5798eb74f9e340ea400d37c4c5">_GPIO_P_MODEH_MODE14_DEFAULT</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gad64aff8312f53439f3f6c95e0f35224f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga069134a82e98b51ecc145085d7d957fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga069134a82e98b51ecc145085d7d957fc">GPIO_P_MODEH_MODE14_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaec09de3335b1143e3c23c8260ba34f2b">_GPIO_P_MODEH_MODE14_DISABLED</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga069134a82e98b51ecc145085d7d957fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e88256821746736f289545b96737ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3e88256821746736f289545b96737ca6">GPIO_P_MODEH_MODE14_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4d46cf568ad55bb0198df212ab51b2ad">_GPIO_P_MODEH_MODE14_INPUT</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga3e88256821746736f289545b96737ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ffa3ded8dc7df1b79723f310014431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab8ffa3ded8dc7df1b79723f310014431">GPIO_P_MODEH_MODE14_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga039f0f6f5bc49f0374b9953066f2935a">_GPIO_P_MODEH_MODE14_INPUTPULL</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gab8ffa3ded8dc7df1b79723f310014431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d7614a2e7e8d07adcb5acbb33767f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab9d7614a2e7e8d07adcb5acbb33767f1">GPIO_P_MODEH_MODE14_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf0d7dc83713e3d8e96eded2d75945103">_GPIO_P_MODEH_MODE14_INPUTPULLFILTER</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gab9d7614a2e7e8d07adcb5acbb33767f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f7e5afed695fda0d8da0e745fb2679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga26f7e5afed695fda0d8da0e745fb2679">GPIO_P_MODEH_MODE14_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad2ae68ecd4feab15b9910ca05340fc07">_GPIO_P_MODEH_MODE14_PUSHPULL</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga26f7e5afed695fda0d8da0e745fb2679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba27dab2db1932f71e76a009e0384700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaba27dab2db1932f71e76a009e0384700">GPIO_P_MODEH_MODE14_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga82758106519b42233fa74669abf0b9f7">_GPIO_P_MODEH_MODE14_PUSHPULLDRIVE</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gaba27dab2db1932f71e76a009e0384700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e149ac22d4435781e780916e339f4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7e149ac22d4435781e780916e339f4f8">GPIO_P_MODEH_MODE14_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2bb4a2b1aae7e07560bfa20352c00ed1">_GPIO_P_MODEH_MODE14_WIREDOR</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga7e149ac22d4435781e780916e339f4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99a803e1022a7d45fd6bf401ab3df2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac99a803e1022a7d45fd6bf401ab3df2c">GPIO_P_MODEH_MODE14_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1c33339f66cb76651948d38cdcaeb0b8">_GPIO_P_MODEH_MODE14_WIREDORPULLDOWN</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gac99a803e1022a7d45fd6bf401ab3df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90c842d2994cdcd2133dc2c2658d2c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga90c842d2994cdcd2133dc2c2658d2c07">GPIO_P_MODEH_MODE14_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga72323b657df2c8b16a690aef2c25d970">_GPIO_P_MODEH_MODE14_WIREDAND</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga90c842d2994cdcd2133dc2c2658d2c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57598e0297f96d7664b0f3e4a80aefa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga57598e0297f96d7664b0f3e4a80aefa5">GPIO_P_MODEH_MODE14_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga95d3ca8db8c7dda4761ed47292d5a8fb">_GPIO_P_MODEH_MODE14_WIREDANDFILTER</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga57598e0297f96d7664b0f3e4a80aefa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7cfe3be243e6db9e4a4ab4db6fe0fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4c7cfe3be243e6db9e4a4ab4db6fe0fc">GPIO_P_MODEH_MODE14_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2f62d7b6a007282b3cb80efe98165df3">_GPIO_P_MODEH_MODE14_WIREDANDPULLUP</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga4c7cfe3be243e6db9e4a4ab4db6fe0fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae247a4b989a19f554ae40765c363e58a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae247a4b989a19f554ae40765c363e58a">GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeb9dfbe6a2d10d86aac45bcd9482e0b9">_GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gae247a4b989a19f554ae40765c363e58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565d9cac6b26224fa616e0f5d3cabbaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga565d9cac6b26224fa616e0f5d3cabbaf">GPIO_P_MODEH_MODE14_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3469c00a867efc4c3841aab4e9bf84b0">_GPIO_P_MODEH_MODE14_WIREDANDDRIVE</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga565d9cac6b26224fa616e0f5d3cabbaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eeb73aa2384e3b7fe9855aeee1fa2ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0eeb73aa2384e3b7fe9855aeee1fa2ab">GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga39bac21d9a762a2d294959edf590ffdc">_GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga0eeb73aa2384e3b7fe9855aeee1fa2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3329b513a37ec1372c7a2ee71df457f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3329b513a37ec1372c7a2ee71df457f2">GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad0bef09ca35f1dff5e2a5ad1e06c4e49">_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga3329b513a37ec1372c7a2ee71df457f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a07088859ab2b5df6d81b8149356d9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7a07088859ab2b5df6d81b8149356d9e">GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga428235abf2947acd48926eec790bcfd9">_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga7a07088859ab2b5df6d81b8149356d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b8eb9fd92fb2010c88911918fced1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga46b8eb9fd92fb2010c88911918fced1c">_GPIO_P_MODEH_MODE15_SHIFT</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga46b8eb9fd92fb2010c88911918fced1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8d2b433d7435fdf1442928958a119e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeb8d2b433d7435fdf1442928958a119e">_GPIO_P_MODEH_MODE15_MASK</a>&#160;&#160;&#160;0xF0000000UL</td></tr>
<tr class="separator:gaeb8d2b433d7435fdf1442928958a119e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d94bd18b1ebe6b344bb9f6e5e80cc8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6d94bd18b1ebe6b344bb9f6e5e80cc8f">_GPIO_P_MODEH_MODE15_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6d94bd18b1ebe6b344bb9f6e5e80cc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173edc75a8aa8e57d29b5847e7f9f620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga173edc75a8aa8e57d29b5847e7f9f620">_GPIO_P_MODEH_MODE15_DISABLED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga173edc75a8aa8e57d29b5847e7f9f620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b71e43781b7089e3a56eda444b7dbb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1b71e43781b7089e3a56eda444b7dbb3">_GPIO_P_MODEH_MODE15_INPUT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga1b71e43781b7089e3a56eda444b7dbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a3c8f8d97c52a9df9a18d881f3d494f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1a3c8f8d97c52a9df9a18d881f3d494f">_GPIO_P_MODEH_MODE15_INPUTPULL</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga1a3c8f8d97c52a9df9a18d881f3d494f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a553787786e8ece75746347adc40b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6a553787786e8ece75746347adc40b44">_GPIO_P_MODEH_MODE15_INPUTPULLFILTER</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga6a553787786e8ece75746347adc40b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec2771e35fc19ced2416b8169150c290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaec2771e35fc19ced2416b8169150c290">_GPIO_P_MODEH_MODE15_PUSHPULL</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gaec2771e35fc19ced2416b8169150c290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa879acfb5058a9c715497138d189ebe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa879acfb5058a9c715497138d189ebe0">_GPIO_P_MODEH_MODE15_PUSHPULLDRIVE</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gaa879acfb5058a9c715497138d189ebe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc195e4b8823602dfcc6ef69d614f0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9bc195e4b8823602dfcc6ef69d614f0f">_GPIO_P_MODEH_MODE15_WIREDOR</a>&#160;&#160;&#160;0x00000006UL</td></tr>
<tr class="separator:ga9bc195e4b8823602dfcc6ef69d614f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f79dad8822ea59687ff01f83b9d030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab8f79dad8822ea59687ff01f83b9d030">_GPIO_P_MODEH_MODE15_WIREDORPULLDOWN</a>&#160;&#160;&#160;0x00000007UL</td></tr>
<tr class="separator:gab8f79dad8822ea59687ff01f83b9d030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc108b06c790ce092f800814aa3899a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaddc108b06c790ce092f800814aa3899a">_GPIO_P_MODEH_MODE15_WIREDAND</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:gaddc108b06c790ce092f800814aa3899a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2444b7319f7a878404ede466e2ae6c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2444b7319f7a878404ede466e2ae6c04">_GPIO_P_MODEH_MODE15_WIREDANDFILTER</a>&#160;&#160;&#160;0x00000009UL</td></tr>
<tr class="separator:ga2444b7319f7a878404ede466e2ae6c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3fe989ee68a0cea63fac0ccfac57a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac3fe989ee68a0cea63fac0ccfac57a4b">_GPIO_P_MODEH_MODE15_WIREDANDPULLUP</a>&#160;&#160;&#160;0x0000000AUL</td></tr>
<tr class="separator:gac3fe989ee68a0cea63fac0ccfac57a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5fc6a40838bd1a420b3e0a6b27b300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3e5fc6a40838bd1a420b3e0a6b27b300">_GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;0x0000000BUL</td></tr>
<tr class="separator:ga3e5fc6a40838bd1a420b3e0a6b27b300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8a89734fa31ba5ba779f07bcc9a543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafd8a89734fa31ba5ba779f07bcc9a543">_GPIO_P_MODEH_MODE15_WIREDANDDRIVE</a>&#160;&#160;&#160;0x0000000CUL</td></tr>
<tr class="separator:gafd8a89734fa31ba5ba779f07bcc9a543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b7dbef03d30c5179f86eb98aae08dcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5b7dbef03d30c5179f86eb98aae08dcb">_GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;0x0000000DUL</td></tr>
<tr class="separator:ga5b7dbef03d30c5179f86eb98aae08dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c4cfb845abfb53b5889c881567500b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa2c4cfb845abfb53b5889c881567500b">_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;0x0000000EUL</td></tr>
<tr class="separator:gaa2c4cfb845abfb53b5889c881567500b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ef217ca32f4963505a4c235f24d1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac1ef217ca32f4963505a4c235f24d1e8">_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;0x0000000FUL</td></tr>
<tr class="separator:gac1ef217ca32f4963505a4c235f24d1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cb14320f07db9f520907f2d1b583c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf2cb14320f07db9f520907f2d1b583c0">GPIO_P_MODEH_MODE15_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6d94bd18b1ebe6b344bb9f6e5e80cc8f">_GPIO_P_MODEH_MODE15_DEFAULT</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gaf2cb14320f07db9f520907f2d1b583c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ee93a527ef4ce79761e002b8bec6f74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5ee93a527ef4ce79761e002b8bec6f74">GPIO_P_MODEH_MODE15_DISABLED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga173edc75a8aa8e57d29b5847e7f9f620">_GPIO_P_MODEH_MODE15_DISABLED</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga5ee93a527ef4ce79761e002b8bec6f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ead9529f05bd12f6a5aaa51ce1027c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7ead9529f05bd12f6a5aaa51ce1027c2">GPIO_P_MODEH_MODE15_INPUT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1b71e43781b7089e3a56eda444b7dbb3">_GPIO_P_MODEH_MODE15_INPUT</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga7ead9529f05bd12f6a5aaa51ce1027c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8853f0a0bf842a84eac881306f0d00ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8853f0a0bf842a84eac881306f0d00ef">GPIO_P_MODEH_MODE15_INPUTPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1a3c8f8d97c52a9df9a18d881f3d494f">_GPIO_P_MODEH_MODE15_INPUTPULL</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga8853f0a0bf842a84eac881306f0d00ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692f276c2568ff63abda407df5ee7af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga692f276c2568ff63abda407df5ee7af9">GPIO_P_MODEH_MODE15_INPUTPULLFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6a553787786e8ece75746347adc40b44">_GPIO_P_MODEH_MODE15_INPUTPULLFILTER</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga692f276c2568ff63abda407df5ee7af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb281dc05813a7497935c392cc225be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadb281dc05813a7497935c392cc225be1">GPIO_P_MODEH_MODE15_PUSHPULL</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaec2771e35fc19ced2416b8169150c290">_GPIO_P_MODEH_MODE15_PUSHPULL</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gadb281dc05813a7497935c392cc225be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee316dea6654ccf9978c2b8bb6e7eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacee316dea6654ccf9978c2b8bb6e7eff">GPIO_P_MODEH_MODE15_PUSHPULLDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa879acfb5058a9c715497138d189ebe0">_GPIO_P_MODEH_MODE15_PUSHPULLDRIVE</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gacee316dea6654ccf9978c2b8bb6e7eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f995d132feb3d030042f9cc5613067b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5f995d132feb3d030042f9cc5613067b">GPIO_P_MODEH_MODE15_WIREDOR</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9bc195e4b8823602dfcc6ef69d614f0f">_GPIO_P_MODEH_MODE15_WIREDOR</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga5f995d132feb3d030042f9cc5613067b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bdb1058d1e37df8dab678f922783d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7bdb1058d1e37df8dab678f922783d88">GPIO_P_MODEH_MODE15_WIREDORPULLDOWN</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab8f79dad8822ea59687ff01f83b9d030">_GPIO_P_MODEH_MODE15_WIREDORPULLDOWN</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga7bdb1058d1e37df8dab678f922783d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a59ae95b541a5096f9cb66ea65edb80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9a59ae95b541a5096f9cb66ea65edb80">GPIO_P_MODEH_MODE15_WIREDAND</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaddc108b06c790ce092f800814aa3899a">_GPIO_P_MODEH_MODE15_WIREDAND</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga9a59ae95b541a5096f9cb66ea65edb80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc063416547959d2511647974c8b9b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6fc063416547959d2511647974c8b9b0">GPIO_P_MODEH_MODE15_WIREDANDFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2444b7319f7a878404ede466e2ae6c04">_GPIO_P_MODEH_MODE15_WIREDANDFILTER</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga6fc063416547959d2511647974c8b9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga097b90d38fa50ec3b77784ef98daaa09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga097b90d38fa50ec3b77784ef98daaa09">GPIO_P_MODEH_MODE15_WIREDANDPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac3fe989ee68a0cea63fac0ccfac57a4b">_GPIO_P_MODEH_MODE15_WIREDANDPULLUP</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga097b90d38fa50ec3b77784ef98daaa09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1c112de646c962d4a161f6fba0d5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0a1c112de646c962d4a161f6fba0d5b0">GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3e5fc6a40838bd1a420b3e0a6b27b300">_GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga0a1c112de646c962d4a161f6fba0d5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5dc66c26adc161b7d5c3b07b1d58fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0e5dc66c26adc161b7d5c3b07b1d58fa">GPIO_P_MODEH_MODE15_WIREDANDDRIVE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafd8a89734fa31ba5ba779f07bcc9a543">_GPIO_P_MODEH_MODE15_WIREDANDDRIVE</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga0e5dc66c26adc161b7d5c3b07b1d58fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8650d8d73c108432473488b0201ca11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa8650d8d73c108432473488b0201ca11">GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5b7dbef03d30c5179f86eb98aae08dcb">_GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gaa8650d8d73c108432473488b0201ca11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b09a93dc93aa8510622f1aaeba99f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga87b09a93dc93aa8510622f1aaeba99f0">GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa2c4cfb845abfb53b5889c881567500b">_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga87b09a93dc93aa8510622f1aaeba99f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23af8e05a98f919366234050e7bd186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf23af8e05a98f919366234050e7bd186">GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac1ef217ca32f4963505a4c235f24d1e8">_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gaf23af8e05a98f919366234050e7bd186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadde9a5965dfc3193f57b7f26c3c24ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadde9a5965dfc3193f57b7f26c3c24ffc">_GPIO_P_DOUT_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gadde9a5965dfc3193f57b7f26c3c24ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga927b9e60e35335ef340eb22320b8d512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga927b9e60e35335ef340eb22320b8d512">_GPIO_P_DOUT_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:ga927b9e60e35335ef340eb22320b8d512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3f7562d895bf7a0c369bca4bf6ca7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaad3f7562d895bf7a0c369bca4bf6ca7f">_GPIO_P_DOUT_DOUT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaad3f7562d895bf7a0c369bca4bf6ca7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77a8bfa72ffc57f44cd8bca58c95cab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga77a8bfa72ffc57f44cd8bca58c95cab2">_GPIO_P_DOUT_DOUT_MASK</a>&#160;&#160;&#160;0xFFFFUL</td></tr>
<tr class="separator:ga77a8bfa72ffc57f44cd8bca58c95cab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43e578d55a8caa07568f937c544d468e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga43e578d55a8caa07568f937c544d468e">_GPIO_P_DOUT_DOUT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga43e578d55a8caa07568f937c544d468e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec480928cfff45ce9cd1c3c781c838b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaec480928cfff45ce9cd1c3c781c838b0">GPIO_P_DOUT_DOUT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga43e578d55a8caa07568f937c544d468e">_GPIO_P_DOUT_DOUT_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaec480928cfff45ce9cd1c3c781c838b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a154aa4c113c14ec80d3a78bf3b983a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4a154aa4c113c14ec80d3a78bf3b983a">_GPIO_P_DOUTSET_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4a154aa4c113c14ec80d3a78bf3b983a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaecf86cc8e347237f745203045136b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabaecf86cc8e347237f745203045136b7">_GPIO_P_DOUTSET_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:gabaecf86cc8e347237f745203045136b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4044b729b5d81bedc49a4bf043ad8f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4044b729b5d81bedc49a4bf043ad8f9e">_GPIO_P_DOUTSET_DOUTSET_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4044b729b5d81bedc49a4bf043ad8f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d0ed5957dbfd9c21a364dada9db78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga96d0ed5957dbfd9c21a364dada9db78e">_GPIO_P_DOUTSET_DOUTSET_MASK</a>&#160;&#160;&#160;0xFFFFUL</td></tr>
<tr class="separator:ga96d0ed5957dbfd9c21a364dada9db78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875c29706a23599f3804d2163ed7a05e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga875c29706a23599f3804d2163ed7a05e">_GPIO_P_DOUTSET_DOUTSET_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga875c29706a23599f3804d2163ed7a05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b475006bdecbe87012fcd821c71f8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6b475006bdecbe87012fcd821c71f8f4">GPIO_P_DOUTSET_DOUTSET_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga875c29706a23599f3804d2163ed7a05e">_GPIO_P_DOUTSET_DOUTSET_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga6b475006bdecbe87012fcd821c71f8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d994f1ebc1aa344eb0cd85a2e62293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga89d994f1ebc1aa344eb0cd85a2e62293">_GPIO_P_DOUTCLR_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga89d994f1ebc1aa344eb0cd85a2e62293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac266e9909e8d5036f11b0ad85da8fab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac266e9909e8d5036f11b0ad85da8fab6">_GPIO_P_DOUTCLR_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:gac266e9909e8d5036f11b0ad85da8fab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f5edd46b1fd6a883b72e213c0e22e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9f5edd46b1fd6a883b72e213c0e22e43">_GPIO_P_DOUTCLR_DOUTCLR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9f5edd46b1fd6a883b72e213c0e22e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e379491e41c0b799621bf09e46ec16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga96e379491e41c0b799621bf09e46ec16">_GPIO_P_DOUTCLR_DOUTCLR_MASK</a>&#160;&#160;&#160;0xFFFFUL</td></tr>
<tr class="separator:ga96e379491e41c0b799621bf09e46ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fb67c9cd3834cb8c4f05d064c15d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad2fb67c9cd3834cb8c4f05d064c15d90">_GPIO_P_DOUTCLR_DOUTCLR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad2fb67c9cd3834cb8c4f05d064c15d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga728dc32e87a11a84c8264cdd053fb0c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga728dc32e87a11a84c8264cdd053fb0c6">GPIO_P_DOUTCLR_DOUTCLR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad2fb67c9cd3834cb8c4f05d064c15d90">_GPIO_P_DOUTCLR_DOUTCLR_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga728dc32e87a11a84c8264cdd053fb0c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a91492cf628f5c7bc123eb4588a8a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga64a91492cf628f5c7bc123eb4588a8a9">_GPIO_P_DOUTTGL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga64a91492cf628f5c7bc123eb4588a8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07d5bf7703e23cc12f571619be193b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae07d5bf7703e23cc12f571619be193b6">_GPIO_P_DOUTTGL_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:gae07d5bf7703e23cc12f571619be193b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077cb9377175bc475764e522e7b6ed16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga077cb9377175bc475764e522e7b6ed16">_GPIO_P_DOUTTGL_DOUTTGL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga077cb9377175bc475764e522e7b6ed16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d4fc8f2fd98b7dec162768b41109f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga88d4fc8f2fd98b7dec162768b41109f2">_GPIO_P_DOUTTGL_DOUTTGL_MASK</a>&#160;&#160;&#160;0xFFFFUL</td></tr>
<tr class="separator:ga88d4fc8f2fd98b7dec162768b41109f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e3c7476755e6c52026c88a37e11942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae3e3c7476755e6c52026c88a37e11942">_GPIO_P_DOUTTGL_DOUTTGL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae3e3c7476755e6c52026c88a37e11942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478695a0d856bf7098213600ea4820fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga478695a0d856bf7098213600ea4820fe">GPIO_P_DOUTTGL_DOUTTGL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae3e3c7476755e6c52026c88a37e11942">_GPIO_P_DOUTTGL_DOUTTGL_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga478695a0d856bf7098213600ea4820fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f43e44a05e912277d2fa697ad4412ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f43e44a05e912277d2fa697ad4412ab">_GPIO_P_DIN_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0f43e44a05e912277d2fa697ad4412ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60ad1f76aca7eec0cb3b5da000d41b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga60ad1f76aca7eec0cb3b5da000d41b2f">_GPIO_P_DIN_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:ga60ad1f76aca7eec0cb3b5da000d41b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac94bd3562f50553d3ff5eabe7f102541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac94bd3562f50553d3ff5eabe7f102541">_GPIO_P_DIN_DIN_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac94bd3562f50553d3ff5eabe7f102541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga216ec380b15bd10fef35e37abefac250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga216ec380b15bd10fef35e37abefac250">_GPIO_P_DIN_DIN_MASK</a>&#160;&#160;&#160;0xFFFFUL</td></tr>
<tr class="separator:ga216ec380b15bd10fef35e37abefac250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1fbb6ede5379a8fe2041a351db96b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa1fbb6ede5379a8fe2041a351db96b17">_GPIO_P_DIN_DIN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa1fbb6ede5379a8fe2041a351db96b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ed311317440728d551e58ef2255145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga59ed311317440728d551e58ef2255145">GPIO_P_DIN_DIN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa1fbb6ede5379a8fe2041a351db96b17">_GPIO_P_DIN_DIN_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga59ed311317440728d551e58ef2255145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45bd3d4ce49ed07886482f86918a74ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga45bd3d4ce49ed07886482f86918a74ea">_GPIO_P_PINLOCKN_RESETVALUE</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:ga45bd3d4ce49ed07886482f86918a74ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga516297713494c9b987bc5e90422badeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga516297713494c9b987bc5e90422badeb">_GPIO_P_PINLOCKN_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:ga516297713494c9b987bc5e90422badeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1960335a337af5ea952b72531c9495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5b1960335a337af5ea952b72531c9495">_GPIO_P_PINLOCKN_PINLOCKN_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5b1960335a337af5ea952b72531c9495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f312f7b87934243a63f70cbc27cadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad6f312f7b87934243a63f70cbc27cadb">_GPIO_P_PINLOCKN_PINLOCKN_MASK</a>&#160;&#160;&#160;0xFFFFUL</td></tr>
<tr class="separator:gad6f312f7b87934243a63f70cbc27cadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38921c6607b2fb949283f9cc62d3daba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga38921c6607b2fb949283f9cc62d3daba">_GPIO_P_PINLOCKN_PINLOCKN_DEFAULT</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:ga38921c6607b2fb949283f9cc62d3daba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02b902da1cca3f0396045cae01308f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab02b902da1cca3f0396045cae01308f2">GPIO_P_PINLOCKN_PINLOCKN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga38921c6607b2fb949283f9cc62d3daba">_GPIO_P_PINLOCKN_PINLOCKN_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab02b902da1cca3f0396045cae01308f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga451ce52b228555b6b3823215d799a740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga451ce52b228555b6b3823215d799a740">_GPIO_EXTIPSELL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga451ce52b228555b6b3823215d799a740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb299aa28140cfa704c3b5f077af63c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadb299aa28140cfa704c3b5f077af63c7">_GPIO_EXTIPSELL_MASK</a>&#160;&#160;&#160;0x77777777UL</td></tr>
<tr class="separator:gadb299aa28140cfa704c3b5f077af63c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67915d9ec05c0a78dbcdb92bb3f01c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga67915d9ec05c0a78dbcdb92bb3f01c29">_GPIO_EXTIPSELL_EXTIPSEL0_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga67915d9ec05c0a78dbcdb92bb3f01c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d3b08a7b482c5c8b0fe9323a8241bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2d3b08a7b482c5c8b0fe9323a8241bb6">_GPIO_EXTIPSELL_EXTIPSEL0_MASK</a>&#160;&#160;&#160;0x7UL</td></tr>
<tr class="separator:ga2d3b08a7b482c5c8b0fe9323a8241bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee29847394b0834f5dfcfd31cbc6d91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaee29847394b0834f5dfcfd31cbc6d91d">_GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaee29847394b0834f5dfcfd31cbc6d91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8106c8154a93f4b0188fdccaef410d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7f8106c8154a93f4b0188fdccaef410d">_GPIO_EXTIPSELL_EXTIPSEL0_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7f8106c8154a93f4b0188fdccaef410d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5548abe5fbfa3f302e79d4d6658fff1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5548abe5fbfa3f302e79d4d6658fff1a">_GPIO_EXTIPSELL_EXTIPSEL0_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga5548abe5fbfa3f302e79d4d6658fff1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a3a2673ce3ea42ae003ebd9707b4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga95a3a2673ce3ea42ae003ebd9707b4b3">_GPIO_EXTIPSELL_EXTIPSEL0_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga95a3a2673ce3ea42ae003ebd9707b4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b450ed88402827015191fe3919e918d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9b450ed88402827015191fe3919e918d">_GPIO_EXTIPSELL_EXTIPSEL0_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga9b450ed88402827015191fe3919e918d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff2261d05140587a5d5131dd6f928d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1ff2261d05140587a5d5131dd6f928d1">_GPIO_EXTIPSELL_EXTIPSEL0_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga1ff2261d05140587a5d5131dd6f928d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab031369fb3c7e9b7b23ae8fc7e0f99ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab031369fb3c7e9b7b23ae8fc7e0f99ea">_GPIO_EXTIPSELL_EXTIPSEL0_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gab031369fb3c7e9b7b23ae8fc7e0f99ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43bfedc1037df4a4776a689eac36203d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga43bfedc1037df4a4776a689eac36203d">GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaee29847394b0834f5dfcfd31cbc6d91d">_GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga43bfedc1037df4a4776a689eac36203d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dfacbdbd94c844c815ac48decadbd03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3dfacbdbd94c844c815ac48decadbd03">GPIO_EXTIPSELL_EXTIPSEL0_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7f8106c8154a93f4b0188fdccaef410d">_GPIO_EXTIPSELL_EXTIPSEL0_PORTA</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga3dfacbdbd94c844c815ac48decadbd03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa183f9322bb91e757cb1c117f3f24dee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa183f9322bb91e757cb1c117f3f24dee">GPIO_EXTIPSELL_EXTIPSEL0_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5548abe5fbfa3f302e79d4d6658fff1a">_GPIO_EXTIPSELL_EXTIPSEL0_PORTB</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaa183f9322bb91e757cb1c117f3f24dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4905e8c655b1e7f328a4ba5858d705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9a4905e8c655b1e7f328a4ba5858d705">GPIO_EXTIPSELL_EXTIPSEL0_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga95a3a2673ce3ea42ae003ebd9707b4b3">_GPIO_EXTIPSELL_EXTIPSEL0_PORTC</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga9a4905e8c655b1e7f328a4ba5858d705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca244534d7460d36cea304f2ab2d607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1ca244534d7460d36cea304f2ab2d607">GPIO_EXTIPSELL_EXTIPSEL0_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9b450ed88402827015191fe3919e918d">_GPIO_EXTIPSELL_EXTIPSEL0_PORTD</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1ca244534d7460d36cea304f2ab2d607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eddc8ed8884d3144dfada765d816935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3eddc8ed8884d3144dfada765d816935">GPIO_EXTIPSELL_EXTIPSEL0_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1ff2261d05140587a5d5131dd6f928d1">_GPIO_EXTIPSELL_EXTIPSEL0_PORTE</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga3eddc8ed8884d3144dfada765d816935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9952642599833a076126fe90c52895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacd9952642599833a076126fe90c52895">GPIO_EXTIPSELL_EXTIPSEL0_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab031369fb3c7e9b7b23ae8fc7e0f99ea">_GPIO_EXTIPSELL_EXTIPSEL0_PORTF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gacd9952642599833a076126fe90c52895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8153c4c39e17dfb0f504df6c2cd3f9b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8153c4c39e17dfb0f504df6c2cd3f9b1">_GPIO_EXTIPSELL_EXTIPSEL1_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8153c4c39e17dfb0f504df6c2cd3f9b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047e2297c99fdd92dc1a0638bf81158a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga047e2297c99fdd92dc1a0638bf81158a">_GPIO_EXTIPSELL_EXTIPSEL1_MASK</a>&#160;&#160;&#160;0x70UL</td></tr>
<tr class="separator:ga047e2297c99fdd92dc1a0638bf81158a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e4afe3ea4bc3d2dc61ec4441515118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga87e4afe3ea4bc3d2dc61ec4441515118">_GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga87e4afe3ea4bc3d2dc61ec4441515118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ab2918ccb54a6bf656ef072dd4f8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa2ab2918ccb54a6bf656ef072dd4f8d0">_GPIO_EXTIPSELL_EXTIPSEL1_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa2ab2918ccb54a6bf656ef072dd4f8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab184f7ae711e06ea48afdb974462d2a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab184f7ae711e06ea48afdb974462d2a3">_GPIO_EXTIPSELL_EXTIPSEL1_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gab184f7ae711e06ea48afdb974462d2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6979c84ed6e827b4dec3355d92abb1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab6979c84ed6e827b4dec3355d92abb1e">_GPIO_EXTIPSELL_EXTIPSEL1_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gab6979c84ed6e827b4dec3355d92abb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c879cdf6e1883b1590229a2aa1c86c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga72c879cdf6e1883b1590229a2aa1c86c">_GPIO_EXTIPSELL_EXTIPSEL1_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga72c879cdf6e1883b1590229a2aa1c86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693207e2f2b51370fa6b82438ef244c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga693207e2f2b51370fa6b82438ef244c7">_GPIO_EXTIPSELL_EXTIPSEL1_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga693207e2f2b51370fa6b82438ef244c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee255218969297e52dee442483000ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaee255218969297e52dee442483000ed2">_GPIO_EXTIPSELL_EXTIPSEL1_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gaee255218969297e52dee442483000ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ab6498f34abb811fec66851a0ca010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga02ab6498f34abb811fec66851a0ca010">GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga87e4afe3ea4bc3d2dc61ec4441515118">_GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga02ab6498f34abb811fec66851a0ca010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9946f2fd784f71e602891ab88b329d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9946f2fd784f71e602891ab88b329d39">GPIO_EXTIPSELL_EXTIPSEL1_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa2ab2918ccb54a6bf656ef072dd4f8d0">_GPIO_EXTIPSELL_EXTIPSEL1_PORTA</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga9946f2fd784f71e602891ab88b329d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1501bbae66cdf0d95b74f6f29830d86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1501bbae66cdf0d95b74f6f29830d86f">GPIO_EXTIPSELL_EXTIPSEL1_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab184f7ae711e06ea48afdb974462d2a3">_GPIO_EXTIPSELL_EXTIPSEL1_PORTB</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga1501bbae66cdf0d95b74f6f29830d86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1af36bf41923773b73989a6a251fe9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1af36bf41923773b73989a6a251fe9b5">GPIO_EXTIPSELL_EXTIPSEL1_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab6979c84ed6e827b4dec3355d92abb1e">_GPIO_EXTIPSELL_EXTIPSEL1_PORTC</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga1af36bf41923773b73989a6a251fe9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fef9e95d543f8ae1292c0fc36e42a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga12fef9e95d543f8ae1292c0fc36e42a7">GPIO_EXTIPSELL_EXTIPSEL1_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga72c879cdf6e1883b1590229a2aa1c86c">_GPIO_EXTIPSELL_EXTIPSEL1_PORTD</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga12fef9e95d543f8ae1292c0fc36e42a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166b705c87fc6d9dd264d6d347997460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga166b705c87fc6d9dd264d6d347997460">GPIO_EXTIPSELL_EXTIPSEL1_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga693207e2f2b51370fa6b82438ef244c7">_GPIO_EXTIPSELL_EXTIPSEL1_PORTE</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga166b705c87fc6d9dd264d6d347997460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad12535c79cbe31cf2f720f1918e5e2fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad12535c79cbe31cf2f720f1918e5e2fa">GPIO_EXTIPSELL_EXTIPSEL1_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaee255218969297e52dee442483000ed2">_GPIO_EXTIPSELL_EXTIPSEL1_PORTF</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gad12535c79cbe31cf2f720f1918e5e2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga787988a398cb715f6e3257771ee39ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga787988a398cb715f6e3257771ee39ad2">_GPIO_EXTIPSELL_EXTIPSEL2_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga787988a398cb715f6e3257771ee39ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa478d8e8c823eac31430fb2415827443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa478d8e8c823eac31430fb2415827443">_GPIO_EXTIPSELL_EXTIPSEL2_MASK</a>&#160;&#160;&#160;0x700UL</td></tr>
<tr class="separator:gaa478d8e8c823eac31430fb2415827443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f80fd0690c127e9f3686e2302138c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga20f80fd0690c127e9f3686e2302138c6">_GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga20f80fd0690c127e9f3686e2302138c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac886403235b040665b7e82e1ae3334d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac886403235b040665b7e82e1ae3334d7">_GPIO_EXTIPSELL_EXTIPSEL2_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac886403235b040665b7e82e1ae3334d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ae6bc58a34b5d98c252a856dd9890f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac5ae6bc58a34b5d98c252a856dd9890f">_GPIO_EXTIPSELL_EXTIPSEL2_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gac5ae6bc58a34b5d98c252a856dd9890f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249bc183d0d8b5d10d5d29b3586578d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga249bc183d0d8b5d10d5d29b3586578d5">_GPIO_EXTIPSELL_EXTIPSEL2_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga249bc183d0d8b5d10d5d29b3586578d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2936aa672aa94bfa90a563ad4e127869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2936aa672aa94bfa90a563ad4e127869">_GPIO_EXTIPSELL_EXTIPSEL2_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga2936aa672aa94bfa90a563ad4e127869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ac81295a9b839825b5574ba8edbbc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0ac81295a9b839825b5574ba8edbbc58">_GPIO_EXTIPSELL_EXTIPSEL2_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga0ac81295a9b839825b5574ba8edbbc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c715cd6a449277a58ae36899bec4bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae2c715cd6a449277a58ae36899bec4bf">_GPIO_EXTIPSELL_EXTIPSEL2_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gae2c715cd6a449277a58ae36899bec4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89268fa6d4a737ff49cc3ddba91735af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga89268fa6d4a737ff49cc3ddba91735af">GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga20f80fd0690c127e9f3686e2302138c6">_GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga89268fa6d4a737ff49cc3ddba91735af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3791b1e4f5515bb4f0cb17c0584aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5b3791b1e4f5515bb4f0cb17c0584aa8">GPIO_EXTIPSELL_EXTIPSEL2_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac886403235b040665b7e82e1ae3334d7">_GPIO_EXTIPSELL_EXTIPSEL2_PORTA</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga5b3791b1e4f5515bb4f0cb17c0584aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f36baf7cb3510f91a75c6308a5bfe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga42f36baf7cb3510f91a75c6308a5bfe5">GPIO_EXTIPSELL_EXTIPSEL2_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac5ae6bc58a34b5d98c252a856dd9890f">_GPIO_EXTIPSELL_EXTIPSEL2_PORTB</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga42f36baf7cb3510f91a75c6308a5bfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe0224881c499d7607e9327a02975e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafe0224881c499d7607e9327a02975e7d">GPIO_EXTIPSELL_EXTIPSEL2_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga249bc183d0d8b5d10d5d29b3586578d5">_GPIO_EXTIPSELL_EXTIPSEL2_PORTC</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gafe0224881c499d7607e9327a02975e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0453a861146a462e556e1a1ac42600fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0453a861146a462e556e1a1ac42600fc">GPIO_EXTIPSELL_EXTIPSEL2_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2936aa672aa94bfa90a563ad4e127869">_GPIO_EXTIPSELL_EXTIPSEL2_PORTD</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga0453a861146a462e556e1a1ac42600fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fedb178793588461bcbcb480a94d2eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4fedb178793588461bcbcb480a94d2eb">GPIO_EXTIPSELL_EXTIPSEL2_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0ac81295a9b839825b5574ba8edbbc58">_GPIO_EXTIPSELL_EXTIPSEL2_PORTE</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga4fedb178793588461bcbcb480a94d2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992793c2a52c168671782d31d3f58376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga992793c2a52c168671782d31d3f58376">GPIO_EXTIPSELL_EXTIPSEL2_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae2c715cd6a449277a58ae36899bec4bf">_GPIO_EXTIPSELL_EXTIPSEL2_PORTF</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga992793c2a52c168671782d31d3f58376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7cb697a07f7511c3b0821b4f616bb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae7cb697a07f7511c3b0821b4f616bb0d">_GPIO_EXTIPSELL_EXTIPSEL3_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gae7cb697a07f7511c3b0821b4f616bb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c1c29d4e3ca1c5253294f3ec62ee98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga61c1c29d4e3ca1c5253294f3ec62ee98">_GPIO_EXTIPSELL_EXTIPSEL3_MASK</a>&#160;&#160;&#160;0x7000UL</td></tr>
<tr class="separator:ga61c1c29d4e3ca1c5253294f3ec62ee98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga644b9463f578d0f4ffc1dcb274cb3d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga644b9463f578d0f4ffc1dcb274cb3d37">_GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga644b9463f578d0f4ffc1dcb274cb3d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac436e096b1ba9245b8a1701159d9db1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac436e096b1ba9245b8a1701159d9db1f">_GPIO_EXTIPSELL_EXTIPSEL3_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac436e096b1ba9245b8a1701159d9db1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194adec71d1be64ce17a2d0f18aaa6f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga194adec71d1be64ce17a2d0f18aaa6f4">_GPIO_EXTIPSELL_EXTIPSEL3_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga194adec71d1be64ce17a2d0f18aaa6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d676885047e458af1cda10d139d993d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8d676885047e458af1cda10d139d993d">_GPIO_EXTIPSELL_EXTIPSEL3_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga8d676885047e458af1cda10d139d993d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b03364daa20e2599b4fb72ff10796e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga27b03364daa20e2599b4fb72ff10796e">_GPIO_EXTIPSELL_EXTIPSEL3_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga27b03364daa20e2599b4fb72ff10796e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc704f5d0a33823dd13fc01f8570c012"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafc704f5d0a33823dd13fc01f8570c012">_GPIO_EXTIPSELL_EXTIPSEL3_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gafc704f5d0a33823dd13fc01f8570c012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbecff1d992f2f01503c0cf903b1920f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadbecff1d992f2f01503c0cf903b1920f">_GPIO_EXTIPSELL_EXTIPSEL3_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gadbecff1d992f2f01503c0cf903b1920f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf39c0c407684d54b43227866d0c09eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf39c0c407684d54b43227866d0c09eea">GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga644b9463f578d0f4ffc1dcb274cb3d37">_GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gaf39c0c407684d54b43227866d0c09eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104762b23dbccb6b475e68e4443a3ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga104762b23dbccb6b475e68e4443a3ae4">GPIO_EXTIPSELL_EXTIPSEL3_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac436e096b1ba9245b8a1701159d9db1f">_GPIO_EXTIPSELL_EXTIPSEL3_PORTA</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga104762b23dbccb6b475e68e4443a3ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86c83cc39a4afc5ca00dd1273f05fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad86c83cc39a4afc5ca00dd1273f05fa3">GPIO_EXTIPSELL_EXTIPSEL3_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga194adec71d1be64ce17a2d0f18aaa6f4">_GPIO_EXTIPSELL_EXTIPSEL3_PORTB</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gad86c83cc39a4afc5ca00dd1273f05fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae880450c5cb6cc0c9362c2b987ee8828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae880450c5cb6cc0c9362c2b987ee8828">GPIO_EXTIPSELL_EXTIPSEL3_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8d676885047e458af1cda10d139d993d">_GPIO_EXTIPSELL_EXTIPSEL3_PORTC</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gae880450c5cb6cc0c9362c2b987ee8828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9bcc0c5d4f7ca7a701288bcd53b5d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac9bcc0c5d4f7ca7a701288bcd53b5d68">GPIO_EXTIPSELL_EXTIPSEL3_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga27b03364daa20e2599b4fb72ff10796e">_GPIO_EXTIPSELL_EXTIPSEL3_PORTD</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gac9bcc0c5d4f7ca7a701288bcd53b5d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b3e886803937a01656b9ad84cdc837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga26b3e886803937a01656b9ad84cdc837">GPIO_EXTIPSELL_EXTIPSEL3_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafc704f5d0a33823dd13fc01f8570c012">_GPIO_EXTIPSELL_EXTIPSEL3_PORTE</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga26b3e886803937a01656b9ad84cdc837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134fe8370adbd9d2a620092ef2a492d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga134fe8370adbd9d2a620092ef2a492d6">GPIO_EXTIPSELL_EXTIPSEL3_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadbecff1d992f2f01503c0cf903b1920f">_GPIO_EXTIPSELL_EXTIPSEL3_PORTF</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga134fe8370adbd9d2a620092ef2a492d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466950f5eaa66f024373ee70c6cffae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga466950f5eaa66f024373ee70c6cffae6">_GPIO_EXTIPSELL_EXTIPSEL4_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga466950f5eaa66f024373ee70c6cffae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96dac2f387b205a24d3ba0d3fc755697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga96dac2f387b205a24d3ba0d3fc755697">_GPIO_EXTIPSELL_EXTIPSEL4_MASK</a>&#160;&#160;&#160;0x70000UL</td></tr>
<tr class="separator:ga96dac2f387b205a24d3ba0d3fc755697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a72e596c8480e6729a8822c37c81548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0a72e596c8480e6729a8822c37c81548">_GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0a72e596c8480e6729a8822c37c81548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b46c73e5af093fc44e80947a09496ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6b46c73e5af093fc44e80947a09496ef">_GPIO_EXTIPSELL_EXTIPSEL4_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6b46c73e5af093fc44e80947a09496ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54984a31df03ec5dd73699134ce75d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab54984a31df03ec5dd73699134ce75d1">_GPIO_EXTIPSELL_EXTIPSEL4_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gab54984a31df03ec5dd73699134ce75d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95365f372f37456ce7fb2ec76ff92ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab95365f372f37456ce7fb2ec76ff92ab">_GPIO_EXTIPSELL_EXTIPSEL4_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gab95365f372f37456ce7fb2ec76ff92ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c4c3a28c4c22a4b36360c66a74a0b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf1c4c3a28c4c22a4b36360c66a74a0b7">_GPIO_EXTIPSELL_EXTIPSEL4_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gaf1c4c3a28c4c22a4b36360c66a74a0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb81f1d95f8243c6ce438d9effb60bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaacb81f1d95f8243c6ce438d9effb60bd">_GPIO_EXTIPSELL_EXTIPSEL4_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gaacb81f1d95f8243c6ce438d9effb60bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369078297d3e7c28c012bfa1abc68f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga369078297d3e7c28c012bfa1abc68f3b">_GPIO_EXTIPSELL_EXTIPSEL4_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga369078297d3e7c28c012bfa1abc68f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74175e0973ba7a782d158fe57659195a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga74175e0973ba7a782d158fe57659195a">GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0a72e596c8480e6729a8822c37c81548">_GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga74175e0973ba7a782d158fe57659195a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8672b0dc0679a097a12bd37b2aa45228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8672b0dc0679a097a12bd37b2aa45228">GPIO_EXTIPSELL_EXTIPSEL4_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6b46c73e5af093fc44e80947a09496ef">_GPIO_EXTIPSELL_EXTIPSEL4_PORTA</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga8672b0dc0679a097a12bd37b2aa45228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6efdb80f5d3522b6d90c735cbd3d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadd6efdb80f5d3522b6d90c735cbd3d88">GPIO_EXTIPSELL_EXTIPSEL4_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab54984a31df03ec5dd73699134ce75d1">_GPIO_EXTIPSELL_EXTIPSEL4_PORTB</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gadd6efdb80f5d3522b6d90c735cbd3d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a677bab26010dced1c18192035cbdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga82a677bab26010dced1c18192035cbdd">GPIO_EXTIPSELL_EXTIPSEL4_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab95365f372f37456ce7fb2ec76ff92ab">_GPIO_EXTIPSELL_EXTIPSEL4_PORTC</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga82a677bab26010dced1c18192035cbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20dea7d0014a497cd2a22091987ca65c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga20dea7d0014a497cd2a22091987ca65c">GPIO_EXTIPSELL_EXTIPSEL4_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf1c4c3a28c4c22a4b36360c66a74a0b7">_GPIO_EXTIPSELL_EXTIPSEL4_PORTD</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga20dea7d0014a497cd2a22091987ca65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7a729aec6e7753de155f159642e57f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaba7a729aec6e7753de155f159642e57f">GPIO_EXTIPSELL_EXTIPSEL4_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaacb81f1d95f8243c6ce438d9effb60bd">_GPIO_EXTIPSELL_EXTIPSEL4_PORTE</a> &lt;&lt; 16)</td></tr>
<tr class="separator:gaba7a729aec6e7753de155f159642e57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0660bd45fc8db0fa3d2fe32159fd7032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0660bd45fc8db0fa3d2fe32159fd7032">GPIO_EXTIPSELL_EXTIPSEL4_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga369078297d3e7c28c012bfa1abc68f3b">_GPIO_EXTIPSELL_EXTIPSEL4_PORTF</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga0660bd45fc8db0fa3d2fe32159fd7032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf581ba60ab42a02c70f96c5bef1746d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf581ba60ab42a02c70f96c5bef1746d9">_GPIO_EXTIPSELL_EXTIPSEL5_SHIFT</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gaf581ba60ab42a02c70f96c5bef1746d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d2f5c73e70b0a9b9cd9db293898177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf8d2f5c73e70b0a9b9cd9db293898177">_GPIO_EXTIPSELL_EXTIPSEL5_MASK</a>&#160;&#160;&#160;0x700000UL</td></tr>
<tr class="separator:gaf8d2f5c73e70b0a9b9cd9db293898177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbbdbf02811bee44c38636b38878dd2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabbbdbf02811bee44c38636b38878dd2d">_GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabbbdbf02811bee44c38636b38878dd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e815737c6a629c22fad54e47f141e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8e815737c6a629c22fad54e47f141e3d">_GPIO_EXTIPSELL_EXTIPSEL5_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8e815737c6a629c22fad54e47f141e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14758abe0f13ffb8716cd6469371d96e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga14758abe0f13ffb8716cd6469371d96e">_GPIO_EXTIPSELL_EXTIPSEL5_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga14758abe0f13ffb8716cd6469371d96e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9059429bfb0850e38293ee65fe8f1b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9059429bfb0850e38293ee65fe8f1b85">_GPIO_EXTIPSELL_EXTIPSEL5_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga9059429bfb0850e38293ee65fe8f1b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1ecb2fc096f96593b20d757c1f773da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf1ecb2fc096f96593b20d757c1f773da">_GPIO_EXTIPSELL_EXTIPSEL5_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gaf1ecb2fc096f96593b20d757c1f773da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6e0116a52048797501a031e048e460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gade6e0116a52048797501a031e048e460">_GPIO_EXTIPSELL_EXTIPSEL5_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gade6e0116a52048797501a031e048e460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8587c4c69bb1d5fc4645efd4164cbdc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8587c4c69bb1d5fc4645efd4164cbdc4">_GPIO_EXTIPSELL_EXTIPSEL5_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga8587c4c69bb1d5fc4645efd4164cbdc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb6398089e0c7fe87e657ada9bfa1b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaefb6398089e0c7fe87e657ada9bfa1b0">GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabbbdbf02811bee44c38636b38878dd2d">_GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gaefb6398089e0c7fe87e657ada9bfa1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4375be7e1a0be961045680b5e641d961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4375be7e1a0be961045680b5e641d961">GPIO_EXTIPSELL_EXTIPSEL5_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8e815737c6a629c22fad54e47f141e3d">_GPIO_EXTIPSELL_EXTIPSEL5_PORTA</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga4375be7e1a0be961045680b5e641d961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4afca87b51db6edb24f2ed341d5de6f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4afca87b51db6edb24f2ed341d5de6f9">GPIO_EXTIPSELL_EXTIPSEL5_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga14758abe0f13ffb8716cd6469371d96e">_GPIO_EXTIPSELL_EXTIPSEL5_PORTB</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga4afca87b51db6edb24f2ed341d5de6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014b7a25f0cdee8c0f4d672ac84e049f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga014b7a25f0cdee8c0f4d672ac84e049f">GPIO_EXTIPSELL_EXTIPSEL5_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9059429bfb0850e38293ee65fe8f1b85">_GPIO_EXTIPSELL_EXTIPSEL5_PORTC</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga014b7a25f0cdee8c0f4d672ac84e049f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2425ece32a7e14f6a68a1667f1ef5883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2425ece32a7e14f6a68a1667f1ef5883">GPIO_EXTIPSELL_EXTIPSEL5_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf1ecb2fc096f96593b20d757c1f773da">_GPIO_EXTIPSELL_EXTIPSEL5_PORTD</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga2425ece32a7e14f6a68a1667f1ef5883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82391836f8aa758342f779377f051a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac82391836f8aa758342f779377f051a5">GPIO_EXTIPSELL_EXTIPSEL5_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gade6e0116a52048797501a031e048e460">_GPIO_EXTIPSELL_EXTIPSEL5_PORTE</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gac82391836f8aa758342f779377f051a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a79fcf127bc1db3708f82550e91256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga46a79fcf127bc1db3708f82550e91256">GPIO_EXTIPSELL_EXTIPSEL5_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8587c4c69bb1d5fc4645efd4164cbdc4">_GPIO_EXTIPSELL_EXTIPSEL5_PORTF</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga46a79fcf127bc1db3708f82550e91256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2712a3fcbc3fd22d065349a41ca2d22e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2712a3fcbc3fd22d065349a41ca2d22e">_GPIO_EXTIPSELL_EXTIPSEL6_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga2712a3fcbc3fd22d065349a41ca2d22e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b434f12d72363bed03634eb9247fe7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1b434f12d72363bed03634eb9247fe7d">_GPIO_EXTIPSELL_EXTIPSEL6_MASK</a>&#160;&#160;&#160;0x7000000UL</td></tr>
<tr class="separator:ga1b434f12d72363bed03634eb9247fe7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5347bfa0393dce6bc21a06e925bc088f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5347bfa0393dce6bc21a06e925bc088f">_GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga5347bfa0393dce6bc21a06e925bc088f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga707c0775ad1d4a21b982e0bfd0b9c624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga707c0775ad1d4a21b982e0bfd0b9c624">_GPIO_EXTIPSELL_EXTIPSEL6_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga707c0775ad1d4a21b982e0bfd0b9c624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7beb2553a7127a96242cd73e990344c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7beb2553a7127a96242cd73e990344c6">_GPIO_EXTIPSELL_EXTIPSEL6_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga7beb2553a7127a96242cd73e990344c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a35fbfdc36c61b300a73f58de412760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8a35fbfdc36c61b300a73f58de412760">_GPIO_EXTIPSELL_EXTIPSEL6_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga8a35fbfdc36c61b300a73f58de412760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c6aae1cced3a9df02788bc377486ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae8c6aae1cced3a9df02788bc377486ce">_GPIO_EXTIPSELL_EXTIPSEL6_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gae8c6aae1cced3a9df02788bc377486ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb955246f14a1c8919b948f23b971d90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafb955246f14a1c8919b948f23b971d90">_GPIO_EXTIPSELL_EXTIPSEL6_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gafb955246f14a1c8919b948f23b971d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf669258059eb304b712d01b23976ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6cf669258059eb304b712d01b23976ed">_GPIO_EXTIPSELL_EXTIPSEL6_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga6cf669258059eb304b712d01b23976ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga279535628d2ef64b518aa1ad4a6f2e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga279535628d2ef64b518aa1ad4a6f2e31">GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5347bfa0393dce6bc21a06e925bc088f">_GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga279535628d2ef64b518aa1ad4a6f2e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d2acfe8daf421879ccc44e8b4fd73d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2d2acfe8daf421879ccc44e8b4fd73d2">GPIO_EXTIPSELL_EXTIPSEL6_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga707c0775ad1d4a21b982e0bfd0b9c624">_GPIO_EXTIPSELL_EXTIPSEL6_PORTA</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga2d2acfe8daf421879ccc44e8b4fd73d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd5eda6bb3c3f320d16e2bcd5694e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadcd5eda6bb3c3f320d16e2bcd5694e79">GPIO_EXTIPSELL_EXTIPSEL6_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7beb2553a7127a96242cd73e990344c6">_GPIO_EXTIPSELL_EXTIPSEL6_PORTB</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gadcd5eda6bb3c3f320d16e2bcd5694e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae395cb15eb7619b5697c424eebb647ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae395cb15eb7619b5697c424eebb647ea">GPIO_EXTIPSELL_EXTIPSEL6_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8a35fbfdc36c61b300a73f58de412760">_GPIO_EXTIPSELL_EXTIPSEL6_PORTC</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gae395cb15eb7619b5697c424eebb647ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5f4c8e977ed11bfb53d44d9c1702fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9a5f4c8e977ed11bfb53d44d9c1702fa">GPIO_EXTIPSELL_EXTIPSEL6_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae8c6aae1cced3a9df02788bc377486ce">_GPIO_EXTIPSELL_EXTIPSEL6_PORTD</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga9a5f4c8e977ed11bfb53d44d9c1702fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79e9528e32847240e18064df7cbeca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab79e9528e32847240e18064df7cbeca4">GPIO_EXTIPSELL_EXTIPSEL6_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafb955246f14a1c8919b948f23b971d90">_GPIO_EXTIPSELL_EXTIPSEL6_PORTE</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gab79e9528e32847240e18064df7cbeca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ffc3950655fcb2f45a25396a9f9baac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2ffc3950655fcb2f45a25396a9f9baac">GPIO_EXTIPSELL_EXTIPSEL6_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6cf669258059eb304b712d01b23976ed">_GPIO_EXTIPSELL_EXTIPSEL6_PORTF</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga2ffc3950655fcb2f45a25396a9f9baac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e7130cd407e9b2df4a3f682d8b2eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga00e7130cd407e9b2df4a3f682d8b2eeb">_GPIO_EXTIPSELL_EXTIPSEL7_SHIFT</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga00e7130cd407e9b2df4a3f682d8b2eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae75d6debe6d1c5378a28d77021b3df18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae75d6debe6d1c5378a28d77021b3df18">_GPIO_EXTIPSELL_EXTIPSEL7_MASK</a>&#160;&#160;&#160;0x70000000UL</td></tr>
<tr class="separator:gae75d6debe6d1c5378a28d77021b3df18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6fcae9122fd1400f8e020948f978d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf6fcae9122fd1400f8e020948f978d98">_GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf6fcae9122fd1400f8e020948f978d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeeb3b66f96dfe90218218f4736c3408f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeeb3b66f96dfe90218218f4736c3408f">_GPIO_EXTIPSELL_EXTIPSEL7_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaeeb3b66f96dfe90218218f4736c3408f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64bb2c65d5728e9978b29abfd81c721e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga64bb2c65d5728e9978b29abfd81c721e">_GPIO_EXTIPSELL_EXTIPSEL7_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga64bb2c65d5728e9978b29abfd81c721e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5591a50b288de49740a7dd2174cc59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1d5591a50b288de49740a7dd2174cc59">_GPIO_EXTIPSELL_EXTIPSEL7_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga1d5591a50b288de49740a7dd2174cc59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372d5ff5829a7e34f6669c0f1a874c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga372d5ff5829a7e34f6669c0f1a874c08">_GPIO_EXTIPSELL_EXTIPSEL7_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga372d5ff5829a7e34f6669c0f1a874c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028365d9818605aa8cca38ba5ff666cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga028365d9818605aa8cca38ba5ff666cc">_GPIO_EXTIPSELL_EXTIPSEL7_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga028365d9818605aa8cca38ba5ff666cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93361f23e77023e00e4ae4693e2e8afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga93361f23e77023e00e4ae4693e2e8afc">_GPIO_EXTIPSELL_EXTIPSEL7_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga93361f23e77023e00e4ae4693e2e8afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670c9e43fd0cdb7b20cb2c6fa859e558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga670c9e43fd0cdb7b20cb2c6fa859e558">GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf6fcae9122fd1400f8e020948f978d98">_GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga670c9e43fd0cdb7b20cb2c6fa859e558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515e8089e9ffbbb62fb4150640bb2f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga515e8089e9ffbbb62fb4150640bb2f6b">GPIO_EXTIPSELL_EXTIPSEL7_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeeb3b66f96dfe90218218f4736c3408f">_GPIO_EXTIPSELL_EXTIPSEL7_PORTA</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga515e8089e9ffbbb62fb4150640bb2f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6a501eaee65d5d76d4027b2a1c3821a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab6a501eaee65d5d76d4027b2a1c3821a">GPIO_EXTIPSELL_EXTIPSEL7_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga64bb2c65d5728e9978b29abfd81c721e">_GPIO_EXTIPSELL_EXTIPSEL7_PORTB</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gab6a501eaee65d5d76d4027b2a1c3821a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4b3344d4c5e6235faccd87c01d13f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6d4b3344d4c5e6235faccd87c01d13f0">GPIO_EXTIPSELL_EXTIPSEL7_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1d5591a50b288de49740a7dd2174cc59">_GPIO_EXTIPSELL_EXTIPSEL7_PORTC</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga6d4b3344d4c5e6235faccd87c01d13f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae829987a79fcbb5e815108304149736a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae829987a79fcbb5e815108304149736a">GPIO_EXTIPSELL_EXTIPSEL7_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga372d5ff5829a7e34f6669c0f1a874c08">_GPIO_EXTIPSELL_EXTIPSEL7_PORTD</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gae829987a79fcbb5e815108304149736a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81c40419c45397e811d1048c9061eef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad81c40419c45397e811d1048c9061eef">GPIO_EXTIPSELL_EXTIPSEL7_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga028365d9818605aa8cca38ba5ff666cc">_GPIO_EXTIPSELL_EXTIPSEL7_PORTE</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gad81c40419c45397e811d1048c9061eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07924466353d2604517e17d6376e7a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga07924466353d2604517e17d6376e7a0d">GPIO_EXTIPSELL_EXTIPSEL7_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga93361f23e77023e00e4ae4693e2e8afc">_GPIO_EXTIPSELL_EXTIPSEL7_PORTF</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga07924466353d2604517e17d6376e7a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835c04b74340c773dbef3f1aff31280f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga835c04b74340c773dbef3f1aff31280f">_GPIO_EXTIPSELH_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga835c04b74340c773dbef3f1aff31280f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7d2a10c6635afe16abff757194917a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae7d2a10c6635afe16abff757194917a5">_GPIO_EXTIPSELH_MASK</a>&#160;&#160;&#160;0x77777777UL</td></tr>
<tr class="separator:gae7d2a10c6635afe16abff757194917a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d9897377b07a6c16f1a0681ed737a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4d9897377b07a6c16f1a0681ed737a98">_GPIO_EXTIPSELH_EXTIPSEL8_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga4d9897377b07a6c16f1a0681ed737a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab9f723532f42eff71b8dba7aa1aa1c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaab9f723532f42eff71b8dba7aa1aa1c1">_GPIO_EXTIPSELH_EXTIPSEL8_MASK</a>&#160;&#160;&#160;0x7UL</td></tr>
<tr class="separator:gaab9f723532f42eff71b8dba7aa1aa1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7daad6b21bdfa0cd0a427ab689221a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7daad6b21bdfa0cd0a427ab689221a40">_GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7daad6b21bdfa0cd0a427ab689221a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf880577cf6003f8c8e71e23b3ff61678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf880577cf6003f8c8e71e23b3ff61678">_GPIO_EXTIPSELH_EXTIPSEL8_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf880577cf6003f8c8e71e23b3ff61678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f116b54f66f1257ad4f84921476114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga65f116b54f66f1257ad4f84921476114">_GPIO_EXTIPSELH_EXTIPSEL8_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga65f116b54f66f1257ad4f84921476114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1997c1e3a03e6e8fb9e3a99535952636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1997c1e3a03e6e8fb9e3a99535952636">_GPIO_EXTIPSELH_EXTIPSEL8_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga1997c1e3a03e6e8fb9e3a99535952636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889ed5fe06abcf1d652847dee7dca552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga889ed5fe06abcf1d652847dee7dca552">_GPIO_EXTIPSELH_EXTIPSEL8_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga889ed5fe06abcf1d652847dee7dca552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ca5239936f5600bac2b8d7793af99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga05ca5239936f5600bac2b8d7793af99b">_GPIO_EXTIPSELH_EXTIPSEL8_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga05ca5239936f5600bac2b8d7793af99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fce5f814f83d0cea8727975cf2f5c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1fce5f814f83d0cea8727975cf2f5c26">_GPIO_EXTIPSELH_EXTIPSEL8_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga1fce5f814f83d0cea8727975cf2f5c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1c1d44a503d4fe566ad5c1d942cbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8b1c1d44a503d4fe566ad5c1d942cbe8">GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7daad6b21bdfa0cd0a427ab689221a40">_GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga8b1c1d44a503d4fe566ad5c1d942cbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf530abb351075b255a4e8c139d1a9b27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf530abb351075b255a4e8c139d1a9b27">GPIO_EXTIPSELH_EXTIPSEL8_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf880577cf6003f8c8e71e23b3ff61678">_GPIO_EXTIPSELH_EXTIPSEL8_PORTA</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaf530abb351075b255a4e8c139d1a9b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49cf9ef1d68ba96f202a9b3fd53e59a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga49cf9ef1d68ba96f202a9b3fd53e59a6">GPIO_EXTIPSELH_EXTIPSEL8_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga65f116b54f66f1257ad4f84921476114">_GPIO_EXTIPSELH_EXTIPSEL8_PORTB</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga49cf9ef1d68ba96f202a9b3fd53e59a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84052d2a2c0f78cb8c571d855d1dab3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga84052d2a2c0f78cb8c571d855d1dab3f">GPIO_EXTIPSELH_EXTIPSEL8_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1997c1e3a03e6e8fb9e3a99535952636">_GPIO_EXTIPSELH_EXTIPSEL8_PORTC</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga84052d2a2c0f78cb8c571d855d1dab3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2b4f0d3114cd3f8cdb8b0fd6fbcc23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2c2b4f0d3114cd3f8cdb8b0fd6fbcc23">GPIO_EXTIPSELH_EXTIPSEL8_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga889ed5fe06abcf1d652847dee7dca552">_GPIO_EXTIPSELH_EXTIPSEL8_PORTD</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga2c2b4f0d3114cd3f8cdb8b0fd6fbcc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1f85f195b3d88cd3769df6cf2c2ab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1b1f85f195b3d88cd3769df6cf2c2ab4">GPIO_EXTIPSELH_EXTIPSEL8_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga05ca5239936f5600bac2b8d7793af99b">_GPIO_EXTIPSELH_EXTIPSEL8_PORTE</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga1b1f85f195b3d88cd3769df6cf2c2ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa910b046dc58b086454499c5dc0308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9fa910b046dc58b086454499c5dc0308">GPIO_EXTIPSELH_EXTIPSEL8_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1fce5f814f83d0cea8727975cf2f5c26">_GPIO_EXTIPSELH_EXTIPSEL8_PORTF</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga9fa910b046dc58b086454499c5dc0308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8479acade33861512677afd1d6a93b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8c8479acade33861512677afd1d6a93b">_GPIO_EXTIPSELH_EXTIPSEL9_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8c8479acade33861512677afd1d6a93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be3bd7cb40cd9fb0c1b3e4f0e2804ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1be3bd7cb40cd9fb0c1b3e4f0e2804ca">_GPIO_EXTIPSELH_EXTIPSEL9_MASK</a>&#160;&#160;&#160;0x70UL</td></tr>
<tr class="separator:ga1be3bd7cb40cd9fb0c1b3e4f0e2804ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91067fa99d1daa09b3e552c6b906edb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga91067fa99d1daa09b3e552c6b906edb9">_GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga91067fa99d1daa09b3e552c6b906edb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d4485ff3334e0ffa2eebe8fcf53f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga06d4485ff3334e0ffa2eebe8fcf53f5d">_GPIO_EXTIPSELH_EXTIPSEL9_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga06d4485ff3334e0ffa2eebe8fcf53f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1849ba7af40adb3e4997dd00351a7702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1849ba7af40adb3e4997dd00351a7702">_GPIO_EXTIPSELH_EXTIPSEL9_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga1849ba7af40adb3e4997dd00351a7702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5156b35574c8c0756f860ac9ee9e8e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5156b35574c8c0756f860ac9ee9e8e97">_GPIO_EXTIPSELH_EXTIPSEL9_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga5156b35574c8c0756f860ac9ee9e8e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aef7fae132b9f09903ac089dd038271"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0aef7fae132b9f09903ac089dd038271">_GPIO_EXTIPSELH_EXTIPSEL9_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga0aef7fae132b9f09903ac089dd038271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b04c2642666216063007a6ee68f2a5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7b04c2642666216063007a6ee68f2a5e">_GPIO_EXTIPSELH_EXTIPSEL9_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga7b04c2642666216063007a6ee68f2a5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea0559b578e217320692aa2b295dd8a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaea0559b578e217320692aa2b295dd8a5">_GPIO_EXTIPSELH_EXTIPSEL9_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gaea0559b578e217320692aa2b295dd8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1654e68289e0cbe8ffe02db42a9e9a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad1654e68289e0cbe8ffe02db42a9e9a7">GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga91067fa99d1daa09b3e552c6b906edb9">_GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gad1654e68289e0cbe8ffe02db42a9e9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab19c2bf7f0ae40ba2932b898f6e450db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab19c2bf7f0ae40ba2932b898f6e450db">GPIO_EXTIPSELH_EXTIPSEL9_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga06d4485ff3334e0ffa2eebe8fcf53f5d">_GPIO_EXTIPSELH_EXTIPSEL9_PORTA</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gab19c2bf7f0ae40ba2932b898f6e450db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b65cc378b34a7ffa6f49b73b4eed0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2b65cc378b34a7ffa6f49b73b4eed0e3">GPIO_EXTIPSELH_EXTIPSEL9_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1849ba7af40adb3e4997dd00351a7702">_GPIO_EXTIPSELH_EXTIPSEL9_PORTB</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga2b65cc378b34a7ffa6f49b73b4eed0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bfc74da4c59d6b4fa8df645a9b5d554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7bfc74da4c59d6b4fa8df645a9b5d554">GPIO_EXTIPSELH_EXTIPSEL9_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5156b35574c8c0756f860ac9ee9e8e97">_GPIO_EXTIPSELH_EXTIPSEL9_PORTC</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga7bfc74da4c59d6b4fa8df645a9b5d554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7727c433344083ad7dc385e7c49bf91e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7727c433344083ad7dc385e7c49bf91e">GPIO_EXTIPSELH_EXTIPSEL9_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0aef7fae132b9f09903ac089dd038271">_GPIO_EXTIPSELH_EXTIPSEL9_PORTD</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga7727c433344083ad7dc385e7c49bf91e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d9f1eb58764c5ab3536d1d567f1c002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5d9f1eb58764c5ab3536d1d567f1c002">GPIO_EXTIPSELH_EXTIPSEL9_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7b04c2642666216063007a6ee68f2a5e">_GPIO_EXTIPSELH_EXTIPSEL9_PORTE</a> &lt;&lt; 4)</td></tr>
<tr class="separator:ga5d9f1eb58764c5ab3536d1d567f1c002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e64634781048146c680ccff9b5a309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad7e64634781048146c680ccff9b5a309">GPIO_EXTIPSELH_EXTIPSEL9_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaea0559b578e217320692aa2b295dd8a5">_GPIO_EXTIPSELH_EXTIPSEL9_PORTF</a> &lt;&lt; 4)</td></tr>
<tr class="separator:gad7e64634781048146c680ccff9b5a309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0b84e82dd170d84eb0feb676e408d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9c0b84e82dd170d84eb0feb676e408d4">_GPIO_EXTIPSELH_EXTIPSEL10_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9c0b84e82dd170d84eb0feb676e408d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943a29e7fb62d5b4ae87bfa29fe5669a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga943a29e7fb62d5b4ae87bfa29fe5669a">_GPIO_EXTIPSELH_EXTIPSEL10_MASK</a>&#160;&#160;&#160;0x700UL</td></tr>
<tr class="separator:ga943a29e7fb62d5b4ae87bfa29fe5669a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f48164a0ab4919270113af50c77b24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga07f48164a0ab4919270113af50c77b24">_GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga07f48164a0ab4919270113af50c77b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8899a949d6981b14535856de75f60f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8899a949d6981b14535856de75f60f6d">_GPIO_EXTIPSELH_EXTIPSEL10_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8899a949d6981b14535856de75f60f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e99fbc10039afb00873aa74b534a6be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3e99fbc10039afb00873aa74b534a6be">_GPIO_EXTIPSELH_EXTIPSEL10_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga3e99fbc10039afb00873aa74b534a6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6027cf8ffa1312cabec224f0c1c2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadd6027cf8ffa1312cabec224f0c1c2ba">_GPIO_EXTIPSELH_EXTIPSEL10_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gadd6027cf8ffa1312cabec224f0c1c2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1761865b9c8e8d8aa2a39fbd2893d4ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1761865b9c8e8d8aa2a39fbd2893d4ce">_GPIO_EXTIPSELH_EXTIPSEL10_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga1761865b9c8e8d8aa2a39fbd2893d4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2acff580a32c832aa255ce5c77098053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2acff580a32c832aa255ce5c77098053">_GPIO_EXTIPSELH_EXTIPSEL10_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga2acff580a32c832aa255ce5c77098053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161a25ea80797638af6ad1cfa9b41bec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga161a25ea80797638af6ad1cfa9b41bec">_GPIO_EXTIPSELH_EXTIPSEL10_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga161a25ea80797638af6ad1cfa9b41bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa038e0395384cb09a69acaa2c390d20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa038e0395384cb09a69acaa2c390d20c">GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga07f48164a0ab4919270113af50c77b24">_GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gaa038e0395384cb09a69acaa2c390d20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8845e9684ffb2ed734e7fd6ebac673cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8845e9684ffb2ed734e7fd6ebac673cc">GPIO_EXTIPSELH_EXTIPSEL10_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8899a949d6981b14535856de75f60f6d">_GPIO_EXTIPSELH_EXTIPSEL10_PORTA</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga8845e9684ffb2ed734e7fd6ebac673cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ecae31796a7fe50c15841ed6f1a9df1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8ecae31796a7fe50c15841ed6f1a9df1">GPIO_EXTIPSELH_EXTIPSEL10_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3e99fbc10039afb00873aa74b534a6be">_GPIO_EXTIPSELH_EXTIPSEL10_PORTB</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga8ecae31796a7fe50c15841ed6f1a9df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0bb50bc7f071a6bb256f4e694cd42b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad0bb50bc7f071a6bb256f4e694cd42b1">GPIO_EXTIPSELH_EXTIPSEL10_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadd6027cf8ffa1312cabec224f0c1c2ba">_GPIO_EXTIPSELH_EXTIPSEL10_PORTC</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gad0bb50bc7f071a6bb256f4e694cd42b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga672c6841033522a38dee5cb0a68a4a0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga672c6841033522a38dee5cb0a68a4a0e">GPIO_EXTIPSELH_EXTIPSEL10_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1761865b9c8e8d8aa2a39fbd2893d4ce">_GPIO_EXTIPSELH_EXTIPSEL10_PORTD</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga672c6841033522a38dee5cb0a68a4a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68384f244985fe95795a1981e04bae31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga68384f244985fe95795a1981e04bae31">GPIO_EXTIPSELH_EXTIPSEL10_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2acff580a32c832aa255ce5c77098053">_GPIO_EXTIPSELH_EXTIPSEL10_PORTE</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga68384f244985fe95795a1981e04bae31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6fb8694d988191fce682ba0b180be37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae6fb8694d988191fce682ba0b180be37">GPIO_EXTIPSELH_EXTIPSEL10_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga161a25ea80797638af6ad1cfa9b41bec">_GPIO_EXTIPSELH_EXTIPSEL10_PORTF</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gae6fb8694d988191fce682ba0b180be37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ee15e5957acb0f71d01e83a81bab7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga51ee15e5957acb0f71d01e83a81bab7c">_GPIO_EXTIPSELH_EXTIPSEL11_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga51ee15e5957acb0f71d01e83a81bab7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1486cc59f127c4ac00fd8aa2bc50a338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1486cc59f127c4ac00fd8aa2bc50a338">_GPIO_EXTIPSELH_EXTIPSEL11_MASK</a>&#160;&#160;&#160;0x7000UL</td></tr>
<tr class="separator:ga1486cc59f127c4ac00fd8aa2bc50a338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0330ec4c022acc09fb686da2e85509e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf0330ec4c022acc09fb686da2e85509e">_GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf0330ec4c022acc09fb686da2e85509e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b6bc8d9c16d6c19b08672cb4be6fa9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2b6bc8d9c16d6c19b08672cb4be6fa9a">_GPIO_EXTIPSELH_EXTIPSEL11_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2b6bc8d9c16d6c19b08672cb4be6fa9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b01ba89df5a75c4368306809ed102b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4b01ba89df5a75c4368306809ed102b7">_GPIO_EXTIPSELH_EXTIPSEL11_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga4b01ba89df5a75c4368306809ed102b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c1eed8dfa8fae859de9d7a1c0971f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga10c1eed8dfa8fae859de9d7a1c0971f1">_GPIO_EXTIPSELH_EXTIPSEL11_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga10c1eed8dfa8fae859de9d7a1c0971f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70efb238c819f94e91f3fe09de7dbd71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga70efb238c819f94e91f3fe09de7dbd71">_GPIO_EXTIPSELH_EXTIPSEL11_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga70efb238c819f94e91f3fe09de7dbd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6db8dbe14ad6c5330d817f2604b9c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf6db8dbe14ad6c5330d817f2604b9c61">_GPIO_EXTIPSELH_EXTIPSEL11_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gaf6db8dbe14ad6c5330d817f2604b9c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga285e9c8610b456e6aae5adc1f0f25b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga285e9c8610b456e6aae5adc1f0f25b73">_GPIO_EXTIPSELH_EXTIPSEL11_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga285e9c8610b456e6aae5adc1f0f25b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf20bf3ee63d5f0e34908719540e10b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadf20bf3ee63d5f0e34908719540e10b6">GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf0330ec4c022acc09fb686da2e85509e">_GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gadf20bf3ee63d5f0e34908719540e10b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8793993525caafd2919de36738e7320a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8793993525caafd2919de36738e7320a">GPIO_EXTIPSELH_EXTIPSEL11_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2b6bc8d9c16d6c19b08672cb4be6fa9a">_GPIO_EXTIPSELH_EXTIPSEL11_PORTA</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga8793993525caafd2919de36738e7320a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17802a02825398284c7feeddfb9ff063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga17802a02825398284c7feeddfb9ff063">GPIO_EXTIPSELH_EXTIPSEL11_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4b01ba89df5a75c4368306809ed102b7">_GPIO_EXTIPSELH_EXTIPSEL11_PORTB</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga17802a02825398284c7feeddfb9ff063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace756dace2d914d6eab74201baf66950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gace756dace2d914d6eab74201baf66950">GPIO_EXTIPSELH_EXTIPSEL11_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga10c1eed8dfa8fae859de9d7a1c0971f1">_GPIO_EXTIPSELH_EXTIPSEL11_PORTC</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gace756dace2d914d6eab74201baf66950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50925c18fe673d845e39bfa886a714b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga50925c18fe673d845e39bfa886a714b7">GPIO_EXTIPSELH_EXTIPSEL11_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga70efb238c819f94e91f3fe09de7dbd71">_GPIO_EXTIPSELH_EXTIPSEL11_PORTD</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga50925c18fe673d845e39bfa886a714b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b6b66460f20fbd71a2cb76cd6542608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7b6b66460f20fbd71a2cb76cd6542608">GPIO_EXTIPSELH_EXTIPSEL11_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf6db8dbe14ad6c5330d817f2604b9c61">_GPIO_EXTIPSELH_EXTIPSEL11_PORTE</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga7b6b66460f20fbd71a2cb76cd6542608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1567343333657c1be1718146e9ea0df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad1567343333657c1be1718146e9ea0df">GPIO_EXTIPSELH_EXTIPSEL11_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga285e9c8610b456e6aae5adc1f0f25b73">_GPIO_EXTIPSELH_EXTIPSEL11_PORTF</a> &lt;&lt; 12)</td></tr>
<tr class="separator:gad1567343333657c1be1718146e9ea0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9560fb85af330ca9393128425065ff20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9560fb85af330ca9393128425065ff20">_GPIO_EXTIPSELH_EXTIPSEL12_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga9560fb85af330ca9393128425065ff20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf069bed3670b7d175607cd71548e7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacf069bed3670b7d175607cd71548e7e9">_GPIO_EXTIPSELH_EXTIPSEL12_MASK</a>&#160;&#160;&#160;0x70000UL</td></tr>
<tr class="separator:gacf069bed3670b7d175607cd71548e7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c654ae22481d43ee87eabad05c88f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8c654ae22481d43ee87eabad05c88f1a">_GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8c654ae22481d43ee87eabad05c88f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b282ee43e9696daf45e7cb3ce78223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac8b282ee43e9696daf45e7cb3ce78223">_GPIO_EXTIPSELH_EXTIPSEL12_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gac8b282ee43e9696daf45e7cb3ce78223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafefb227f7b5b7d99aee0d7c831024b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafefb227f7b5b7d99aee0d7c831024b4e">_GPIO_EXTIPSELH_EXTIPSEL12_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gafefb227f7b5b7d99aee0d7c831024b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaef88bcfb624d8e3d42ad80f8726bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacaef88bcfb624d8e3d42ad80f8726bd9">_GPIO_EXTIPSELH_EXTIPSEL12_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gacaef88bcfb624d8e3d42ad80f8726bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2e2118f0f15657c01f2623120f2524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2e2e2118f0f15657c01f2623120f2524">_GPIO_EXTIPSELH_EXTIPSEL12_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga2e2e2118f0f15657c01f2623120f2524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7027b7f8cd84b96682cee66344c9494a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7027b7f8cd84b96682cee66344c9494a">_GPIO_EXTIPSELH_EXTIPSEL12_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga7027b7f8cd84b96682cee66344c9494a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819be6c2a622cd0989b53ca2a2a7caf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga819be6c2a622cd0989b53ca2a2a7caf5">_GPIO_EXTIPSELH_EXTIPSEL12_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga819be6c2a622cd0989b53ca2a2a7caf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717ee798090e17f8ee1b072a753f3043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga717ee798090e17f8ee1b072a753f3043">GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8c654ae22481d43ee87eabad05c88f1a">_GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga717ee798090e17f8ee1b072a753f3043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718694f42c7740928d82d6b465c5e5eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga718694f42c7740928d82d6b465c5e5eb">GPIO_EXTIPSELH_EXTIPSEL12_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac8b282ee43e9696daf45e7cb3ce78223">_GPIO_EXTIPSELH_EXTIPSEL12_PORTA</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga718694f42c7740928d82d6b465c5e5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f143198fda70a32aec31e621ce4341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga11f143198fda70a32aec31e621ce4341">GPIO_EXTIPSELH_EXTIPSEL12_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafefb227f7b5b7d99aee0d7c831024b4e">_GPIO_EXTIPSELH_EXTIPSEL12_PORTB</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga11f143198fda70a32aec31e621ce4341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2698af84163c0053fcc77b4a54a50276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2698af84163c0053fcc77b4a54a50276">GPIO_EXTIPSELH_EXTIPSEL12_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacaef88bcfb624d8e3d42ad80f8726bd9">_GPIO_EXTIPSELH_EXTIPSEL12_PORTC</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga2698af84163c0053fcc77b4a54a50276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8578d08a308ce1147ec9257e41a700f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8578d08a308ce1147ec9257e41a700f1">GPIO_EXTIPSELH_EXTIPSEL12_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2e2e2118f0f15657c01f2623120f2524">_GPIO_EXTIPSELH_EXTIPSEL12_PORTD</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga8578d08a308ce1147ec9257e41a700f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35eb81d45e405ad74642321080a377ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga35eb81d45e405ad74642321080a377ad">GPIO_EXTIPSELH_EXTIPSEL12_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7027b7f8cd84b96682cee66344c9494a">_GPIO_EXTIPSELH_EXTIPSEL12_PORTE</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga35eb81d45e405ad74642321080a377ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75fe1c80dbdf02ef8ea1789589caf757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga75fe1c80dbdf02ef8ea1789589caf757">GPIO_EXTIPSELH_EXTIPSEL12_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga819be6c2a622cd0989b53ca2a2a7caf5">_GPIO_EXTIPSELH_EXTIPSEL12_PORTF</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga75fe1c80dbdf02ef8ea1789589caf757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab273c4947cac4c93bf963eb6e7275635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab273c4947cac4c93bf963eb6e7275635">_GPIO_EXTIPSELH_EXTIPSEL13_SHIFT</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gab273c4947cac4c93bf963eb6e7275635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e00a50b7e3c147ddb8ad2e2cbbdcce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0e00a50b7e3c147ddb8ad2e2cbbdcce3">_GPIO_EXTIPSELH_EXTIPSEL13_MASK</a>&#160;&#160;&#160;0x700000UL</td></tr>
<tr class="separator:ga0e00a50b7e3c147ddb8ad2e2cbbdcce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe6d60735a9153a74b88b9f19ef685b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9fe6d60735a9153a74b88b9f19ef685b">_GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9fe6d60735a9153a74b88b9f19ef685b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a8ee366d75ae069e30c42eee82ab57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae7a8ee366d75ae069e30c42eee82ab57">_GPIO_EXTIPSELH_EXTIPSEL13_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae7a8ee366d75ae069e30c42eee82ab57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257e7ed725588d75231d45847abad8ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga257e7ed725588d75231d45847abad8ef">_GPIO_EXTIPSELH_EXTIPSEL13_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga257e7ed725588d75231d45847abad8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga324e9e4d657f255967855d9f3d28b123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga324e9e4d657f255967855d9f3d28b123">_GPIO_EXTIPSELH_EXTIPSEL13_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga324e9e4d657f255967855d9f3d28b123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75367bee5ee09e4279f997d7fead05f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga75367bee5ee09e4279f997d7fead05f9">_GPIO_EXTIPSELH_EXTIPSEL13_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga75367bee5ee09e4279f997d7fead05f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b16f9b1bdc12085dfc9baa6c953ad46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8b16f9b1bdc12085dfc9baa6c953ad46">_GPIO_EXTIPSELH_EXTIPSEL13_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:ga8b16f9b1bdc12085dfc9baa6c953ad46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad27d6d25f73d82f87070265d263e645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaad27d6d25f73d82f87070265d263e645">_GPIO_EXTIPSELH_EXTIPSEL13_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gaad27d6d25f73d82f87070265d263e645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69cea13da9735a76761b076af1c4ceb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga69cea13da9735a76761b076af1c4ceb1">GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9fe6d60735a9153a74b88b9f19ef685b">_GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga69cea13da9735a76761b076af1c4ceb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a1b42b713a614863509a7e3ba229f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga88a1b42b713a614863509a7e3ba229f9">GPIO_EXTIPSELH_EXTIPSEL13_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae7a8ee366d75ae069e30c42eee82ab57">_GPIO_EXTIPSELH_EXTIPSEL13_PORTA</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga88a1b42b713a614863509a7e3ba229f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01d5ee1567c2da0ef0f84210b561d02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac01d5ee1567c2da0ef0f84210b561d02">GPIO_EXTIPSELH_EXTIPSEL13_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga257e7ed725588d75231d45847abad8ef">_GPIO_EXTIPSELH_EXTIPSEL13_PORTB</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gac01d5ee1567c2da0ef0f84210b561d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09947f9ac5b60386ab278c7bf8f8ec46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga09947f9ac5b60386ab278c7bf8f8ec46">GPIO_EXTIPSELH_EXTIPSEL13_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga324e9e4d657f255967855d9f3d28b123">_GPIO_EXTIPSELH_EXTIPSEL13_PORTC</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga09947f9ac5b60386ab278c7bf8f8ec46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63f4f1d41fdc937f4f444e9051497c31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga63f4f1d41fdc937f4f444e9051497c31">GPIO_EXTIPSELH_EXTIPSEL13_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga75367bee5ee09e4279f997d7fead05f9">_GPIO_EXTIPSELH_EXTIPSEL13_PORTD</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga63f4f1d41fdc937f4f444e9051497c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab044e41f72f8e8a4562d8acc6a187b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5ab044e41f72f8e8a4562d8acc6a187b">GPIO_EXTIPSELH_EXTIPSEL13_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8b16f9b1bdc12085dfc9baa6c953ad46">_GPIO_EXTIPSELH_EXTIPSEL13_PORTE</a> &lt;&lt; 20)</td></tr>
<tr class="separator:ga5ab044e41f72f8e8a4562d8acc6a187b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec7fafed7f1ac084f181642f779af2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaec7fafed7f1ac084f181642f779af2b0">GPIO_EXTIPSELH_EXTIPSEL13_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaad27d6d25f73d82f87070265d263e645">_GPIO_EXTIPSELH_EXTIPSEL13_PORTF</a> &lt;&lt; 20)</td></tr>
<tr class="separator:gaec7fafed7f1ac084f181642f779af2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff864c2e6591613016ceefdc6d3b4a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaff864c2e6591613016ceefdc6d3b4a28">_GPIO_EXTIPSELH_EXTIPSEL14_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaff864c2e6591613016ceefdc6d3b4a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab1a129efb3db149a0e0c3a6087c6faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaab1a129efb3db149a0e0c3a6087c6faa">_GPIO_EXTIPSELH_EXTIPSEL14_MASK</a>&#160;&#160;&#160;0x7000000UL</td></tr>
<tr class="separator:gaab1a129efb3db149a0e0c3a6087c6faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9d5ffaa4db4b5054cb6a9687b46394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaef9d5ffaa4db4b5054cb6a9687b46394">_GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaef9d5ffaa4db4b5054cb6a9687b46394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1189d0f66ddca98717f07253195ebdd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1189d0f66ddca98717f07253195ebdd9">_GPIO_EXTIPSELH_EXTIPSEL14_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1189d0f66ddca98717f07253195ebdd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515913fa8b64a829092e473d1955127f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga515913fa8b64a829092e473d1955127f">_GPIO_EXTIPSELH_EXTIPSEL14_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga515913fa8b64a829092e473d1955127f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54fc9d789e5fde311381a60843218136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga54fc9d789e5fde311381a60843218136">_GPIO_EXTIPSELH_EXTIPSEL14_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga54fc9d789e5fde311381a60843218136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b779346e2681c49177f2df372d619b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9b779346e2681c49177f2df372d619b0">_GPIO_EXTIPSELH_EXTIPSEL14_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga9b779346e2681c49177f2df372d619b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad31c47ed8a08cccc62b781da8608b723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad31c47ed8a08cccc62b781da8608b723">_GPIO_EXTIPSELH_EXTIPSEL14_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gad31c47ed8a08cccc62b781da8608b723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebb263d3d5af9172d6da2360e84c6700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaebb263d3d5af9172d6da2360e84c6700">_GPIO_EXTIPSELH_EXTIPSEL14_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:gaebb263d3d5af9172d6da2360e84c6700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddd5e199728349bb72488e748c33d07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaddd5e199728349bb72488e748c33d07e">GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaef9d5ffaa4db4b5054cb6a9687b46394">_GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gaddd5e199728349bb72488e748c33d07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga712b40c34cfbf31f3b4b57dfb028ad2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga712b40c34cfbf31f3b4b57dfb028ad2a">GPIO_EXTIPSELH_EXTIPSEL14_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1189d0f66ddca98717f07253195ebdd9">_GPIO_EXTIPSELH_EXTIPSEL14_PORTA</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga712b40c34cfbf31f3b4b57dfb028ad2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fab9b366dfdfd6c2934690257edfad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7fab9b366dfdfd6c2934690257edfad0">GPIO_EXTIPSELH_EXTIPSEL14_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga515913fa8b64a829092e473d1955127f">_GPIO_EXTIPSELH_EXTIPSEL14_PORTB</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga7fab9b366dfdfd6c2934690257edfad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8132cf0c9ce7572ed0e22adc96fb4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab8132cf0c9ce7572ed0e22adc96fb4cf">GPIO_EXTIPSELH_EXTIPSEL14_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga54fc9d789e5fde311381a60843218136">_GPIO_EXTIPSELH_EXTIPSEL14_PORTC</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gab8132cf0c9ce7572ed0e22adc96fb4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb52bae5ce42064cc5e4cba557d73520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeb52bae5ce42064cc5e4cba557d73520">GPIO_EXTIPSELH_EXTIPSEL14_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9b779346e2681c49177f2df372d619b0">_GPIO_EXTIPSELH_EXTIPSEL14_PORTD</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gaeb52bae5ce42064cc5e4cba557d73520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626056d0505582b75feb1eb3411d6341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga626056d0505582b75feb1eb3411d6341">GPIO_EXTIPSELH_EXTIPSEL14_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad31c47ed8a08cccc62b781da8608b723">_GPIO_EXTIPSELH_EXTIPSEL14_PORTE</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga626056d0505582b75feb1eb3411d6341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6cd9dc21affeeb3c1a12600a546815f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf6cd9dc21affeeb3c1a12600a546815f">GPIO_EXTIPSELH_EXTIPSEL14_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaebb263d3d5af9172d6da2360e84c6700">_GPIO_EXTIPSELH_EXTIPSEL14_PORTF</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gaf6cd9dc21affeeb3c1a12600a546815f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa05135baa233412a63bae5dcd6eec2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaaa05135baa233412a63bae5dcd6eec2f">_GPIO_EXTIPSELH_EXTIPSEL15_SHIFT</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:gaaa05135baa233412a63bae5dcd6eec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80772ee3ab143aa76dfc382b8fb2be1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa80772ee3ab143aa76dfc382b8fb2be1">_GPIO_EXTIPSELH_EXTIPSEL15_MASK</a>&#160;&#160;&#160;0x70000000UL</td></tr>
<tr class="separator:gaa80772ee3ab143aa76dfc382b8fb2be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0742e5a200416ef1e939fcebe4d91846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0742e5a200416ef1e939fcebe4d91846">_GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0742e5a200416ef1e939fcebe4d91846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf1f252dc9170c0a16eab0094b801d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadf1f252dc9170c0a16eab0094b801d18">_GPIO_EXTIPSELH_EXTIPSEL15_PORTA</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gadf1f252dc9170c0a16eab0094b801d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2496fc6e7d7d7f907ff9993539618158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2496fc6e7d7d7f907ff9993539618158">_GPIO_EXTIPSELH_EXTIPSEL15_PORTB</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga2496fc6e7d7d7f907ff9993539618158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe183a21c970fc91c4b9c5d6f44afbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadbe183a21c970fc91c4b9c5d6f44afbd">_GPIO_EXTIPSELH_EXTIPSEL15_PORTC</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:gadbe183a21c970fc91c4b9c5d6f44afbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1bda3bdf139c38cadc523603860bbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab1bda3bdf139c38cadc523603860bbc9">_GPIO_EXTIPSELH_EXTIPSEL15_PORTD</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gab1bda3bdf139c38cadc523603860bbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee9becb82d7349763eaba939c1023ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacee9becb82d7349763eaba939c1023ce">_GPIO_EXTIPSELH_EXTIPSEL15_PORTE</a>&#160;&#160;&#160;0x00000004UL</td></tr>
<tr class="separator:gacee9becb82d7349763eaba939c1023ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6018235f49a504ba07d213ca657f3fc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6018235f49a504ba07d213ca657f3fc9">_GPIO_EXTIPSELH_EXTIPSEL15_PORTF</a>&#160;&#160;&#160;0x00000005UL</td></tr>
<tr class="separator:ga6018235f49a504ba07d213ca657f3fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f0f98ae4864c6ff577391866f8f441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga92f0f98ae4864c6ff577391866f8f441">GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0742e5a200416ef1e939fcebe4d91846">_GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga92f0f98ae4864c6ff577391866f8f441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96b5b340dd2c63f4104fba10169df31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga96b5b340dd2c63f4104fba10169df31b">GPIO_EXTIPSELH_EXTIPSEL15_PORTA</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadf1f252dc9170c0a16eab0094b801d18">_GPIO_EXTIPSELH_EXTIPSEL15_PORTA</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga96b5b340dd2c63f4104fba10169df31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7513bc7150117a54f3c8b1c96dd439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaac7513bc7150117a54f3c8b1c96dd439">GPIO_EXTIPSELH_EXTIPSEL15_PORTB</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2496fc6e7d7d7f907ff9993539618158">_GPIO_EXTIPSELH_EXTIPSEL15_PORTB</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gaac7513bc7150117a54f3c8b1c96dd439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a352c3863dc77c3da84e1577529bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga73a352c3863dc77c3da84e1577529bd2">GPIO_EXTIPSELH_EXTIPSEL15_PORTC</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadbe183a21c970fc91c4b9c5d6f44afbd">_GPIO_EXTIPSELH_EXTIPSEL15_PORTC</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga73a352c3863dc77c3da84e1577529bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf7fd04957dc6011ad0f245407d6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaacf7fd04957dc6011ad0f245407d6875">GPIO_EXTIPSELH_EXTIPSEL15_PORTD</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab1bda3bdf139c38cadc523603860bbc9">_GPIO_EXTIPSELH_EXTIPSEL15_PORTD</a> &lt;&lt; 28)</td></tr>
<tr class="separator:gaacf7fd04957dc6011ad0f245407d6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987f8181eef3b3b5dac27b3374c14e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga987f8181eef3b3b5dac27b3374c14e59">GPIO_EXTIPSELH_EXTIPSEL15_PORTE</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacee9becb82d7349763eaba939c1023ce">_GPIO_EXTIPSELH_EXTIPSEL15_PORTE</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga987f8181eef3b3b5dac27b3374c14e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2541d8fa41783c34b410735ebb32e931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2541d8fa41783c34b410735ebb32e931">GPIO_EXTIPSELH_EXTIPSEL15_PORTF</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6018235f49a504ba07d213ca657f3fc9">_GPIO_EXTIPSELH_EXTIPSEL15_PORTF</a> &lt;&lt; 28)</td></tr>
<tr class="separator:ga2541d8fa41783c34b410735ebb32e931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aa674a3eac132f4b527070075c060c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6aa674a3eac132f4b527070075c060c7">_GPIO_EXTIRISE_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga6aa674a3eac132f4b527070075c060c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db7068dfcd30a12271d39a37e00f28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6db7068dfcd30a12271d39a37e00f28e">_GPIO_EXTIRISE_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:ga6db7068dfcd30a12271d39a37e00f28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb3ddf07a5b7389ab8b265b86ca594e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafb3ddf07a5b7389ab8b265b86ca594e6">_GPIO_EXTIRISE_EXTIRISE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafb3ddf07a5b7389ab8b265b86ca594e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab058ab0afcf6fc0bec2e0b0aa5a8d517"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab058ab0afcf6fc0bec2e0b0aa5a8d517">_GPIO_EXTIRISE_EXTIRISE_MASK</a>&#160;&#160;&#160;0xFFFFUL</td></tr>
<tr class="separator:gab058ab0afcf6fc0bec2e0b0aa5a8d517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e165112702173e09446199a23ffe63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga71e165112702173e09446199a23ffe63">_GPIO_EXTIRISE_EXTIRISE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga71e165112702173e09446199a23ffe63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12def22ee9e37080c28840f131d6fbca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga12def22ee9e37080c28840f131d6fbca">GPIO_EXTIRISE_EXTIRISE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga71e165112702173e09446199a23ffe63">_GPIO_EXTIRISE_EXTIRISE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga12def22ee9e37080c28840f131d6fbca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f8043e850f961588fc3a826136c018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf9f8043e850f961588fc3a826136c018">_GPIO_EXTIFALL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf9f8043e850f961588fc3a826136c018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd67e2372464a7d2929fe36cbf43493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafdd67e2372464a7d2929fe36cbf43493">_GPIO_EXTIFALL_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:gafdd67e2372464a7d2929fe36cbf43493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa19e48a9ea05367d0b27a02816953085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa19e48a9ea05367d0b27a02816953085">_GPIO_EXTIFALL_EXTIFALL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa19e48a9ea05367d0b27a02816953085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3aa9a1a7c6b1c18e31bfe18edf3d18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6d3aa9a1a7c6b1c18e31bfe18edf3d18">_GPIO_EXTIFALL_EXTIFALL_MASK</a>&#160;&#160;&#160;0xFFFFUL</td></tr>
<tr class="separator:ga6d3aa9a1a7c6b1c18e31bfe18edf3d18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2443d65cf6d2e7edd4c4ed809d382496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2443d65cf6d2e7edd4c4ed809d382496">_GPIO_EXTIFALL_EXTIFALL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2443d65cf6d2e7edd4c4ed809d382496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5860e7c100f8783ba21fac59c51b73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4b5860e7c100f8783ba21fac59c51b73">GPIO_EXTIFALL_EXTIFALL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2443d65cf6d2e7edd4c4ed809d382496">_GPIO_EXTIFALL_EXTIFALL_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga4b5860e7c100f8783ba21fac59c51b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a26a2be94822435e7e03a0b8904f258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3a26a2be94822435e7e03a0b8904f258">_GPIO_IEN_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3a26a2be94822435e7e03a0b8904f258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb14c6b84fc8d0b582d6f90854824fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeb14c6b84fc8d0b582d6f90854824fc6">_GPIO_IEN_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:gaeb14c6b84fc8d0b582d6f90854824fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga330c78624ef038895931e2faa94b73fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga330c78624ef038895931e2faa94b73fd">_GPIO_IEN_EXT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga330c78624ef038895931e2faa94b73fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4ef6396f58119ace9c2465bf676cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2e4ef6396f58119ace9c2465bf676cc6">_GPIO_IEN_EXT_MASK</a>&#160;&#160;&#160;0xFFFFUL</td></tr>
<tr class="separator:ga2e4ef6396f58119ace9c2465bf676cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20803ef7994fff7bde873fac9e2f18f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa20803ef7994fff7bde873fac9e2f18f">_GPIO_IEN_EXT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaa20803ef7994fff7bde873fac9e2f18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b979a46abc62f3554659fda66273fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6b979a46abc62f3554659fda66273fe1">GPIO_IEN_EXT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa20803ef7994fff7bde873fac9e2f18f">_GPIO_IEN_EXT_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga6b979a46abc62f3554659fda66273fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d616d1f78d767b1c7851507d4e66982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3d616d1f78d767b1c7851507d4e66982">_GPIO_IF_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga3d616d1f78d767b1c7851507d4e66982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00eee7af4b6ea6a69da0b7a5a82fb49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf00eee7af4b6ea6a69da0b7a5a82fb49">_GPIO_IF_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:gaf00eee7af4b6ea6a69da0b7a5a82fb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8efbda320bf5d2cafc76c22eba73e7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8efbda320bf5d2cafc76c22eba73e7cc">_GPIO_IF_EXT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8efbda320bf5d2cafc76c22eba73e7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b73490bf3c949e862bb271c2bdbfecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4b73490bf3c949e862bb271c2bdbfecb">_GPIO_IF_EXT_MASK</a>&#160;&#160;&#160;0xFFFFUL</td></tr>
<tr class="separator:ga4b73490bf3c949e862bb271c2bdbfecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcecd7986f5380990ba22b0c06a401fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabcecd7986f5380990ba22b0c06a401fe">_GPIO_IF_EXT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabcecd7986f5380990ba22b0c06a401fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3eb86c611bdd14fd3ebe8074ab0c677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad3eb86c611bdd14fd3ebe8074ab0c677">GPIO_IF_EXT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabcecd7986f5380990ba22b0c06a401fe">_GPIO_IF_EXT_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad3eb86c611bdd14fd3ebe8074ab0c677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ce93a8bdcb35c8e550a005c4438468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga17ce93a8bdcb35c8e550a005c4438468">_GPIO_IFS_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga17ce93a8bdcb35c8e550a005c4438468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ad5c8120358e5aaa51d008ff359a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga33ad5c8120358e5aaa51d008ff359a1b">_GPIO_IFS_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:ga33ad5c8120358e5aaa51d008ff359a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78eca0e6ece6653ce74c8d19448c01f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga78eca0e6ece6653ce74c8d19448c01f3">_GPIO_IFS_EXT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga78eca0e6ece6653ce74c8d19448c01f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73879c97ef2e59dd6bc535c50a923aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga73879c97ef2e59dd6bc535c50a923aea">_GPIO_IFS_EXT_MASK</a>&#160;&#160;&#160;0xFFFFUL</td></tr>
<tr class="separator:ga73879c97ef2e59dd6bc535c50a923aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e3504af375c5fe69623a3f43d872297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1e3504af375c5fe69623a3f43d872297">_GPIO_IFS_EXT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga1e3504af375c5fe69623a3f43d872297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc8e3bfeca36f03c93d82044aa7d147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4cc8e3bfeca36f03c93d82044aa7d147">GPIO_IFS_EXT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1e3504af375c5fe69623a3f43d872297">_GPIO_IFS_EXT_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga4cc8e3bfeca36f03c93d82044aa7d147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0df662703f899b743234f24961912d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae0df662703f899b743234f24961912d5">_GPIO_IFC_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae0df662703f899b743234f24961912d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga103ce6b912de5050c7413c0e8476b1fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga103ce6b912de5050c7413c0e8476b1fc">_GPIO_IFC_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:ga103ce6b912de5050c7413c0e8476b1fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3677df084b6f80c7ba7bd0f2f32e48de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3677df084b6f80c7ba7bd0f2f32e48de">_GPIO_IFC_EXT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3677df084b6f80c7ba7bd0f2f32e48de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5685dcb090720fe3e7b46037baa50c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5685dcb090720fe3e7b46037baa50c48">_GPIO_IFC_EXT_MASK</a>&#160;&#160;&#160;0xFFFFUL</td></tr>
<tr class="separator:ga5685dcb090720fe3e7b46037baa50c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821f329c2dcd3d645c935198cbc00dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga821f329c2dcd3d645c935198cbc00dc3">_GPIO_IFC_EXT_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga821f329c2dcd3d645c935198cbc00dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e4565904207bae44afac5e4221b5f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga51e4565904207bae44afac5e4221b5f6">GPIO_IFC_EXT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga821f329c2dcd3d645c935198cbc00dc3">_GPIO_IFC_EXT_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga51e4565904207bae44afac5e4221b5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e296294c1ca0df1ac29136a7e690977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2e296294c1ca0df1ac29136a7e690977">_GPIO_ROUTE_RESETVALUE</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga2e296294c1ca0df1ac29136a7e690977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaca7ba9f808bff42a4ed5f199d695ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadaca7ba9f808bff42a4ed5f199d695ba">_GPIO_ROUTE_MASK</a>&#160;&#160;&#160;0x0301F307UL</td></tr>
<tr class="separator:gadaca7ba9f808bff42a4ed5f199d695ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf846391e2a4cb43408432cb3a8c7485b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf846391e2a4cb43408432cb3a8c7485b">GPIO_ROUTE_SWCLKPEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:gaf846391e2a4cb43408432cb3a8c7485b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5524f90cd798843e04dd47feb6782e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafb5524f90cd798843e04dd47feb6782e">_GPIO_ROUTE_SWCLKPEN_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafb5524f90cd798843e04dd47feb6782e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68613cc4f790f2fcf3219ccc353c14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab68613cc4f790f2fcf3219ccc353c14e">_GPIO_ROUTE_SWCLKPEN_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gab68613cc4f790f2fcf3219ccc353c14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa577cd36ba209371b304b4fb23a2baeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa577cd36ba209371b304b4fb23a2baeb">_GPIO_ROUTE_SWCLKPEN_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaa577cd36ba209371b304b4fb23a2baeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84fe5f9ab9d84831a120f5457c7d77b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga84fe5f9ab9d84831a120f5457c7d77b3">GPIO_ROUTE_SWCLKPEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa577cd36ba209371b304b4fb23a2baeb">_GPIO_ROUTE_SWCLKPEN_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga84fe5f9ab9d84831a120f5457c7d77b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6587c1db25c705d1fd467d785dfca24d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6587c1db25c705d1fd467d785dfca24d">GPIO_ROUTE_SWDIOPEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga6587c1db25c705d1fd467d785dfca24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3179dfec8817216079cd68a9ed12c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad3179dfec8817216079cd68a9ed12c27">_GPIO_ROUTE_SWDIOPEN_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gad3179dfec8817216079cd68a9ed12c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20c328ac83e7b39487988f2c04fb1e42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga20c328ac83e7b39487988f2c04fb1e42">_GPIO_ROUTE_SWDIOPEN_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:ga20c328ac83e7b39487988f2c04fb1e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf220b5bacbc35ae91490fe82f1f40ab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf220b5bacbc35ae91490fe82f1f40ab4">_GPIO_ROUTE_SWDIOPEN_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gaf220b5bacbc35ae91490fe82f1f40ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f4a8af8fad68fb10850c42eb640971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga23f4a8af8fad68fb10850c42eb640971">GPIO_ROUTE_SWDIOPEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf220b5bacbc35ae91490fe82f1f40ab4">_GPIO_ROUTE_SWDIOPEN_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:ga23f4a8af8fad68fb10850c42eb640971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c301970a26a946ada7eb12aff69f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae9c301970a26a946ada7eb12aff69f33">GPIO_ROUTE_SWOPEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td></tr>
<tr class="separator:gae9c301970a26a946ada7eb12aff69f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ff78e2551aaaf5b18f27929dce1643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga94ff78e2551aaaf5b18f27929dce1643">_GPIO_ROUTE_SWOPEN_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga94ff78e2551aaaf5b18f27929dce1643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dba198bb5bdc670de6afa6e668d6e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9dba198bb5bdc670de6afa6e668d6e75">_GPIO_ROUTE_SWOPEN_MASK</a>&#160;&#160;&#160;0x4UL</td></tr>
<tr class="separator:ga9dba198bb5bdc670de6afa6e668d6e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26b32bedbe4ac6d32c46ca4c22ba3186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga26b32bedbe4ac6d32c46ca4c22ba3186">_GPIO_ROUTE_SWOPEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga26b32bedbe4ac6d32c46ca4c22ba3186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68dc37748f80ed99f4410a6abba4ea94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga68dc37748f80ed99f4410a6abba4ea94">GPIO_ROUTE_SWOPEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga26b32bedbe4ac6d32c46ca4c22ba3186">_GPIO_ROUTE_SWOPEN_DEFAULT</a> &lt;&lt; 2)</td></tr>
<tr class="separator:ga68dc37748f80ed99f4410a6abba4ea94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6511e1c6738a713b9a47f7a14ba561d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6511e1c6738a713b9a47f7a14ba561d4">_GPIO_ROUTE_SWLOCATION_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga6511e1c6738a713b9a47f7a14ba561d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f8dae6e57a72bc7b4462653aaea13e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga06f8dae6e57a72bc7b4462653aaea13e">_GPIO_ROUTE_SWLOCATION_MASK</a>&#160;&#160;&#160;0x300UL</td></tr>
<tr class="separator:ga06f8dae6e57a72bc7b4462653aaea13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf725b2237d19eb3216dedd69d4f4cc60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf725b2237d19eb3216dedd69d4f4cc60">_GPIO_ROUTE_SWLOCATION_LOC0</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaf725b2237d19eb3216dedd69d4f4cc60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e59bf4a67496122f77cec7c79462719"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2e59bf4a67496122f77cec7c79462719">_GPIO_ROUTE_SWLOCATION_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga2e59bf4a67496122f77cec7c79462719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758017c878b135db0a7810d6b6fd83d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga758017c878b135db0a7810d6b6fd83d0">_GPIO_ROUTE_SWLOCATION_LOC1</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga758017c878b135db0a7810d6b6fd83d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df351569400dd2f977193b85df85950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7df351569400dd2f977193b85df85950">_GPIO_ROUTE_SWLOCATION_LOC2</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga7df351569400dd2f977193b85df85950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299d699a0947f2758c6b60d603d8cb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga299d699a0947f2758c6b60d603d8cb7c">_GPIO_ROUTE_SWLOCATION_LOC3</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga299d699a0947f2758c6b60d603d8cb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951cc78ff9ad4832ff01f7b07971dae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga951cc78ff9ad4832ff01f7b07971dae6">GPIO_ROUTE_SWLOCATION_LOC0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf725b2237d19eb3216dedd69d4f4cc60">_GPIO_ROUTE_SWLOCATION_LOC0</a> &lt;&lt; 8)</td></tr>
<tr class="separator:ga951cc78ff9ad4832ff01f7b07971dae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f997302bbc39bf7f62faa8a2ccedba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad9f997302bbc39bf7f62faa8a2ccedba">GPIO_ROUTE_SWLOCATION_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2e59bf4a67496122f77cec7c79462719">_GPIO_ROUTE_SWLOCATION_DEFAULT</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gad9f997302bbc39bf7f62faa8a2ccedba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1d735a8b4b5da7d9845a5e7e992cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gada1d735a8b4b5da7d9845a5e7e992cd7">GPIO_ROUTE_SWLOCATION_LOC1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga758017c878b135db0a7810d6b6fd83d0">_GPIO_ROUTE_SWLOCATION_LOC1</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gada1d735a8b4b5da7d9845a5e7e992cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc35fb0a198ae0241fb2fff459d48fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabc35fb0a198ae0241fb2fff459d48fdd">GPIO_ROUTE_SWLOCATION_LOC2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7df351569400dd2f977193b85df85950">_GPIO_ROUTE_SWLOCATION_LOC2</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gabc35fb0a198ae0241fb2fff459d48fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96bae9b5c78533b89c4766607846a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab96bae9b5c78533b89c4766607846a26">GPIO_ROUTE_SWLOCATION_LOC3</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga299d699a0947f2758c6b60d603d8cb7c">_GPIO_ROUTE_SWLOCATION_LOC3</a> &lt;&lt; 8)</td></tr>
<tr class="separator:gab96bae9b5c78533b89c4766607846a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae67446065bfdb52469952d3aa6845dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaae67446065bfdb52469952d3aa6845dd">GPIO_ROUTE_TCLKPEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td></tr>
<tr class="separator:gaae67446065bfdb52469952d3aa6845dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c72556bc6febed20fd97e362afb9e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9c72556bc6febed20fd97e362afb9e6c">_GPIO_ROUTE_TCLKPEN_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga9c72556bc6febed20fd97e362afb9e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af1ce06cafc51acbfb57d78ad1ce25e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5af1ce06cafc51acbfb57d78ad1ce25e">_GPIO_ROUTE_TCLKPEN_MASK</a>&#160;&#160;&#160;0x1000UL</td></tr>
<tr class="separator:ga5af1ce06cafc51acbfb57d78ad1ce25e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga994ed9b86ed0b6b5d649cf49abe69e2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga994ed9b86ed0b6b5d649cf49abe69e2b">_GPIO_ROUTE_TCLKPEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga994ed9b86ed0b6b5d649cf49abe69e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b4284398194b4df8d36f48d9fa5093c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0b4284398194b4df8d36f48d9fa5093c">GPIO_ROUTE_TCLKPEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga994ed9b86ed0b6b5d649cf49abe69e2b">_GPIO_ROUTE_TCLKPEN_DEFAULT</a> &lt;&lt; 12)</td></tr>
<tr class="separator:ga0b4284398194b4df8d36f48d9fa5093c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9de2768fd572a1c6c1cdb47fd84fec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa9de2768fd572a1c6c1cdb47fd84fec3">GPIO_ROUTE_TD0PEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 13)</td></tr>
<tr class="separator:gaa9de2768fd572a1c6c1cdb47fd84fec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894011945d2ae189990baa6515341315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga894011945d2ae189990baa6515341315">_GPIO_ROUTE_TD0PEN_SHIFT</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga894011945d2ae189990baa6515341315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f2185d220caeb1c6622db509c0366f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga34f2185d220caeb1c6622db509c0366f">_GPIO_ROUTE_TD0PEN_MASK</a>&#160;&#160;&#160;0x2000UL</td></tr>
<tr class="separator:ga34f2185d220caeb1c6622db509c0366f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada980cb9c0b67b106362cf43f190d732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gada980cb9c0b67b106362cf43f190d732">_GPIO_ROUTE_TD0PEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gada980cb9c0b67b106362cf43f190d732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa855e3e13c34e7100bd69a2c11b190b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa855e3e13c34e7100bd69a2c11b190b2">GPIO_ROUTE_TD0PEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gada980cb9c0b67b106362cf43f190d732">_GPIO_ROUTE_TD0PEN_DEFAULT</a> &lt;&lt; 13)</td></tr>
<tr class="separator:gaa855e3e13c34e7100bd69a2c11b190b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32b07c6fe06059894a21512c7ae96c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae32b07c6fe06059894a21512c7ae96c3">GPIO_ROUTE_TD1PEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td></tr>
<tr class="separator:gae32b07c6fe06059894a21512c7ae96c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066590919c5f2a897e8e8125f4c34f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga066590919c5f2a897e8e8125f4c34f98">_GPIO_ROUTE_TD1PEN_SHIFT</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga066590919c5f2a897e8e8125f4c34f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a4e0d1ca9902bc1a4b7f796b57faae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga19a4e0d1ca9902bc1a4b7f796b57faae">_GPIO_ROUTE_TD1PEN_MASK</a>&#160;&#160;&#160;0x4000UL</td></tr>
<tr class="separator:ga19a4e0d1ca9902bc1a4b7f796b57faae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacaa1f81aba3c6af07302cbe34369223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaacaa1f81aba3c6af07302cbe34369223">_GPIO_ROUTE_TD1PEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaacaa1f81aba3c6af07302cbe34369223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec35fad89e3b588936bd04c6f68f293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9ec35fad89e3b588936bd04c6f68f293">GPIO_ROUTE_TD1PEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaacaa1f81aba3c6af07302cbe34369223">_GPIO_ROUTE_TD1PEN_DEFAULT</a> &lt;&lt; 14)</td></tr>
<tr class="separator:ga9ec35fad89e3b588936bd04c6f68f293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e8a8e67b84bd5ba8c9b42f72f1d4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga80e8a8e67b84bd5ba8c9b42f72f1d4c4">GPIO_ROUTE_TD2PEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td></tr>
<tr class="separator:ga80e8a8e67b84bd5ba8c9b42f72f1d4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78ac13c1d6dc3aecc39f78b7a26a47d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga78ac13c1d6dc3aecc39f78b7a26a47d1">_GPIO_ROUTE_TD2PEN_SHIFT</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga78ac13c1d6dc3aecc39f78b7a26a47d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e79952fcda543d87e244bf884a930dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2e79952fcda543d87e244bf884a930dc">_GPIO_ROUTE_TD2PEN_MASK</a>&#160;&#160;&#160;0x8000UL</td></tr>
<tr class="separator:ga2e79952fcda543d87e244bf884a930dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13718832e049f6458ea08850e1ea77a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga13718832e049f6458ea08850e1ea77a9">_GPIO_ROUTE_TD2PEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga13718832e049f6458ea08850e1ea77a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32bdfe4e38fc71fe55c2df85fdff1855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga32bdfe4e38fc71fe55c2df85fdff1855">GPIO_ROUTE_TD2PEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga13718832e049f6458ea08850e1ea77a9">_GPIO_ROUTE_TD2PEN_DEFAULT</a> &lt;&lt; 15)</td></tr>
<tr class="separator:ga32bdfe4e38fc71fe55c2df85fdff1855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017bda960de273d23cbb7edbc16ce592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga017bda960de273d23cbb7edbc16ce592">GPIO_ROUTE_TD3PEN</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 16)</td></tr>
<tr class="separator:ga017bda960de273d23cbb7edbc16ce592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02daa48d65dd8eb430246d2b448b934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad02daa48d65dd8eb430246d2b448b934">_GPIO_ROUTE_TD3PEN_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad02daa48d65dd8eb430246d2b448b934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48fe491c175fd4c836e4af359015583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac48fe491c175fd4c836e4af359015583">_GPIO_ROUTE_TD3PEN_MASK</a>&#160;&#160;&#160;0x10000UL</td></tr>
<tr class="separator:gac48fe491c175fd4c836e4af359015583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadf82b7d5f9e20973636203016a22c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaadf82b7d5f9e20973636203016a22c4a">_GPIO_ROUTE_TD3PEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaadf82b7d5f9e20973636203016a22c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f4430a320008ae6567a3119edfe232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga71f4430a320008ae6567a3119edfe232">GPIO_ROUTE_TD3PEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaadf82b7d5f9e20973636203016a22c4a">_GPIO_ROUTE_TD3PEN_DEFAULT</a> &lt;&lt; 16)</td></tr>
<tr class="separator:ga71f4430a320008ae6567a3119edfe232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95720d7ff6148b843595f9874a62ba98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga95720d7ff6148b843595f9874a62ba98">_GPIO_ROUTE_ETMLOCATION_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga95720d7ff6148b843595f9874a62ba98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf070aaab33790b611689a88ee1f6ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7bf070aaab33790b611689a88ee1f6ed">_GPIO_ROUTE_ETMLOCATION_MASK</a>&#160;&#160;&#160;0x3000000UL</td></tr>
<tr class="separator:ga7bf070aaab33790b611689a88ee1f6ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad72dee186222ddcd1c40b12a76a62749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad72dee186222ddcd1c40b12a76a62749">_GPIO_ROUTE_ETMLOCATION_LOC0</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gad72dee186222ddcd1c40b12a76a62749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46e62505e996cbef55ce74216a30ab69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga46e62505e996cbef55ce74216a30ab69">_GPIO_ROUTE_ETMLOCATION_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga46e62505e996cbef55ce74216a30ab69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga357ebb086c0ffec1d8eddec8a99c0987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga357ebb086c0ffec1d8eddec8a99c0987">_GPIO_ROUTE_ETMLOCATION_LOC1</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga357ebb086c0ffec1d8eddec8a99c0987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89423f339a3c4cde8571165e0327fcb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga89423f339a3c4cde8571165e0327fcb5">_GPIO_ROUTE_ETMLOCATION_LOC2</a>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:ga89423f339a3c4cde8571165e0327fcb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb202546186e47e05127a8a442e4e919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabb202546186e47e05127a8a442e4e919">_GPIO_ROUTE_ETMLOCATION_LOC3</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gabb202546186e47e05127a8a442e4e919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826bd995c4a9a197dc45120b6a2ca2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga826bd995c4a9a197dc45120b6a2ca2a8">GPIO_ROUTE_ETMLOCATION_LOC0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad72dee186222ddcd1c40b12a76a62749">_GPIO_ROUTE_ETMLOCATION_LOC0</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga826bd995c4a9a197dc45120b6a2ca2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c306935a670c6227958abc29e723e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5c306935a670c6227958abc29e723e66">GPIO_ROUTE_ETMLOCATION_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga46e62505e996cbef55ce74216a30ab69">_GPIO_ROUTE_ETMLOCATION_DEFAULT</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga5c306935a670c6227958abc29e723e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1d3aa00e3a3890fc4019b8b339abfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7e1d3aa00e3a3890fc4019b8b339abfb">GPIO_ROUTE_ETMLOCATION_LOC1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga357ebb086c0ffec1d8eddec8a99c0987">_GPIO_ROUTE_ETMLOCATION_LOC1</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga7e1d3aa00e3a3890fc4019b8b339abfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a095d37fee10c4d9dbe14880b65ac30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1a095d37fee10c4d9dbe14880b65ac30">GPIO_ROUTE_ETMLOCATION_LOC2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga89423f339a3c4cde8571165e0327fcb5">_GPIO_ROUTE_ETMLOCATION_LOC2</a> &lt;&lt; 24)</td></tr>
<tr class="separator:ga1a095d37fee10c4d9dbe14880b65ac30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe7afc6cf5f3366088005410016a0574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafe7afc6cf5f3366088005410016a0574">GPIO_ROUTE_ETMLOCATION_LOC3</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabb202546186e47e05127a8a442e4e919">_GPIO_ROUTE_ETMLOCATION_LOC3</a> &lt;&lt; 24)</td></tr>
<tr class="separator:gafe7afc6cf5f3366088005410016a0574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9bfa9a055c58ba5c42a965cf5e4d371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab9bfa9a055c58ba5c42a965cf5e4d371">_GPIO_INSENSE_RESETVALUE</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:gab9bfa9a055c58ba5c42a965cf5e4d371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6abc9aefbb2d9ff1729fefcb4f61fc40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6abc9aefbb2d9ff1729fefcb4f61fc40">_GPIO_INSENSE_MASK</a>&#160;&#160;&#160;0x00000003UL</td></tr>
<tr class="separator:ga6abc9aefbb2d9ff1729fefcb4f61fc40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34aac205da181426cea223f2e1804810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga34aac205da181426cea223f2e1804810">GPIO_INSENSE_INT</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga34aac205da181426cea223f2e1804810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbd55881cf846d0397c127715360e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2cbd55881cf846d0397c127715360e32">_GPIO_INSENSE_INT_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga2cbd55881cf846d0397c127715360e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab225c23f563ce6efe8f30615c68792c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab225c23f563ce6efe8f30615c68792c3">_GPIO_INSENSE_INT_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gab225c23f563ce6efe8f30615c68792c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7809e8a11c8144be0af8b2813b32e4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7809e8a11c8144be0af8b2813b32e4be">_GPIO_INSENSE_INT_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga7809e8a11c8144be0af8b2813b32e4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7531999b6295bc19c4fae072f90c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5f7531999b6295bc19c4fae072f90c8b">GPIO_INSENSE_INT_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7809e8a11c8144be0af8b2813b32e4be">_GPIO_INSENSE_INT_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga5f7531999b6295bc19c4fae072f90c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a2ddffa0f0f18bb210219a28cc4f12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3a2ddffa0f0f18bb210219a28cc4f12c">GPIO_INSENSE_PRS</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td></tr>
<tr class="separator:ga3a2ddffa0f0f18bb210219a28cc4f12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb79618713a5a0376d03495dd74d38cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadb79618713a5a0376d03495dd74d38cd">_GPIO_INSENSE_PRS_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gadb79618713a5a0376d03495dd74d38cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf094540a1003806c3daa8a94bce61e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf094540a1003806c3daa8a94bce61e0b">_GPIO_INSENSE_PRS_MASK</a>&#160;&#160;&#160;0x2UL</td></tr>
<tr class="separator:gaf094540a1003806c3daa8a94bce61e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7374e7dce1929b37338be82319487e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7374e7dce1929b37338be82319487e00">_GPIO_INSENSE_PRS_DEFAULT</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga7374e7dce1929b37338be82319487e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae50790671e159d066328bd34b4d5426a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae50790671e159d066328bd34b4d5426a">GPIO_INSENSE_PRS_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7374e7dce1929b37338be82319487e00">_GPIO_INSENSE_PRS_DEFAULT</a> &lt;&lt; 1)</td></tr>
<tr class="separator:gae50790671e159d066328bd34b4d5426a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f3add17ac4a2c4efd2beb084e312c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f3add17ac4a2c4efd2beb084e312c5a">_GPIO_LOCK_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga0f3add17ac4a2c4efd2beb084e312c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ec00a084c22d8a9af42da0bda2f93c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab9ec00a084c22d8a9af42da0bda2f93c">_GPIO_LOCK_MASK</a>&#160;&#160;&#160;0x0000FFFFUL</td></tr>
<tr class="separator:gab9ec00a084c22d8a9af42da0bda2f93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b909dee8954403ae94d3b32c88f4e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6b909dee8954403ae94d3b32c88f4e8c">_GPIO_LOCK_LOCKKEY_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga6b909dee8954403ae94d3b32c88f4e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aabeee3dda9e6fca77081b2fd1a22d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6aabeee3dda9e6fca77081b2fd1a22d9">_GPIO_LOCK_LOCKKEY_MASK</a>&#160;&#160;&#160;0xFFFFUL</td></tr>
<tr class="separator:ga6aabeee3dda9e6fca77081b2fd1a22d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd3c3b558b06fb90e04655ebce0252e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8fd3c3b558b06fb90e04655ebce0252e">_GPIO_LOCK_LOCKKEY_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga8fd3c3b558b06fb90e04655ebce0252e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953469b48eff51fffdbe4e0461d46772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga953469b48eff51fffdbe4e0461d46772">_GPIO_LOCK_LOCKKEY_LOCK</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga953469b48eff51fffdbe4e0461d46772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9110b724acb679ead32a17b49c0ddf6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9110b724acb679ead32a17b49c0ddf6d">_GPIO_LOCK_LOCKKEY_UNLOCKED</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga9110b724acb679ead32a17b49c0ddf6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1d8fe731c52e5864384778961aec6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad1d8fe731c52e5864384778961aec6cd">_GPIO_LOCK_LOCKKEY_LOCKED</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:gad1d8fe731c52e5864384778961aec6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403ad841f2f383d1a6e00e5f45f5f529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga403ad841f2f383d1a6e00e5f45f5f529">_GPIO_LOCK_LOCKKEY_UNLOCK</a>&#160;&#160;&#160;0x0000A534UL</td></tr>
<tr class="separator:ga403ad841f2f383d1a6e00e5f45f5f529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16da93a56a0dbfee3b8aecf0aa8f7e40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga16da93a56a0dbfee3b8aecf0aa8f7e40">GPIO_LOCK_LOCKKEY_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8fd3c3b558b06fb90e04655ebce0252e">_GPIO_LOCK_LOCKKEY_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga16da93a56a0dbfee3b8aecf0aa8f7e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085f9dca1e8cee2397275352b9047818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga085f9dca1e8cee2397275352b9047818">GPIO_LOCK_LOCKKEY_LOCK</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga953469b48eff51fffdbe4e0461d46772">_GPIO_LOCK_LOCKKEY_LOCK</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga085f9dca1e8cee2397275352b9047818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2001b1496e54cbfbba7fbb6854106fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2001b1496e54cbfbba7fbb6854106fd5">GPIO_LOCK_LOCKKEY_UNLOCKED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9110b724acb679ead32a17b49c0ddf6d">_GPIO_LOCK_LOCKKEY_UNLOCKED</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga2001b1496e54cbfbba7fbb6854106fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc15aa2a4c9a7e95e9f04375eeaa3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadfc15aa2a4c9a7e95e9f04375eeaa3cb">GPIO_LOCK_LOCKKEY_LOCKED</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad1d8fe731c52e5864384778961aec6cd">_GPIO_LOCK_LOCKKEY_LOCKED</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gadfc15aa2a4c9a7e95e9f04375eeaa3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba59981cc2be1c5fafb3a46b738d3a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaba59981cc2be1c5fafb3a46b738d3a40">GPIO_LOCK_LOCKKEY_UNLOCK</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga403ad841f2f383d1a6e00e5f45f5f529">_GPIO_LOCK_LOCKKEY_UNLOCK</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaba59981cc2be1c5fafb3a46b738d3a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd14091431cb87c42411074acf851a6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafd14091431cb87c42411074acf851a6a">_GPIO_CTRL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gafd14091431cb87c42411074acf851a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae03d65a6763ddc290ffa45554f0dd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1ae03d65a6763ddc290ffa45554f0dd4">_GPIO_CTRL_MASK</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga1ae03d65a6763ddc290ffa45554f0dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac83a8d04eb1bd0df554479b350d8985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaac83a8d04eb1bd0df554479b350d8985">GPIO_CTRL_EM4RET</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:gaac83a8d04eb1bd0df554479b350d8985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5665c6eff8fc4cb6010ae6d266f7ffea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5665c6eff8fc4cb6010ae6d266f7ffea">_GPIO_CTRL_EM4RET_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5665c6eff8fc4cb6010ae6d266f7ffea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43aea9962b4f6f540084e15c0928f76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga43aea9962b4f6f540084e15c0928f76c">_GPIO_CTRL_EM4RET_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:ga43aea9962b4f6f540084e15c0928f76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717f77ac5ff114d4dc50b979e69da510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga717f77ac5ff114d4dc50b979e69da510">_GPIO_CTRL_EM4RET_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga717f77ac5ff114d4dc50b979e69da510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9904c99920855726a8e40a522f12bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab9904c99920855726a8e40a522f12bbc">GPIO_CTRL_EM4RET_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga717f77ac5ff114d4dc50b979e69da510">_GPIO_CTRL_EM4RET_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gab9904c99920855726a8e40a522f12bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36234197bce516c96ac3c6bffa3dd1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga36234197bce516c96ac3c6bffa3dd1bf">_GPIO_CMD_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga36234197bce516c96ac3c6bffa3dd1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc04c59efb797fca0bf5d621580c031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5bc04c59efb797fca0bf5d621580c031">_GPIO_CMD_MASK</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga5bc04c59efb797fca0bf5d621580c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf603b4eef5886c42985eac58dc0a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7bf603b4eef5886c42985eac58dc0a5a">GPIO_CMD_EM4WUCLR</a>&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td></tr>
<tr class="separator:ga7bf603b4eef5886c42985eac58dc0a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9da24c6891bd98f20fe3784aceb65c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8d9da24c6891bd98f20fe3784aceb65c">_GPIO_CMD_EM4WUCLR_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8d9da24c6891bd98f20fe3784aceb65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7501e704bd8448c3d8aef12a73dafd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac7501e704bd8448c3d8aef12a73dafd6">_GPIO_CMD_EM4WUCLR_MASK</a>&#160;&#160;&#160;0x1UL</td></tr>
<tr class="separator:gac7501e704bd8448c3d8aef12a73dafd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb3838e279d4c231f3c9c2f94c2af5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaefb3838e279d4c231f3c9c2f94c2af5f">_GPIO_CMD_EM4WUCLR_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gaefb3838e279d4c231f3c9c2f94c2af5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c65e73fbea8d20416b92e312b34283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga74c65e73fbea8d20416b92e312b34283">GPIO_CMD_EM4WUCLR_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaefb3838e279d4c231f3c9c2f94c2af5f">_GPIO_CMD_EM4WUCLR_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga74c65e73fbea8d20416b92e312b34283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8edcaaef92cba76b25d32946638a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7b8edcaaef92cba76b25d32946638a57">_GPIO_EM4WUEN_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga7b8edcaaef92cba76b25d32946638a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1cbf4acc006854a0e5f7d03839c5ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6f1cbf4acc006854a0e5f7d03839c5ed">_GPIO_EM4WUEN_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga6f1cbf4acc006854a0e5f7d03839c5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfdf1d0a1a55489ddd1d39304d6375f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadfdf1d0a1a55489ddd1d39304d6375f9">_GPIO_EM4WUEN_EM4WUEN_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gadfdf1d0a1a55489ddd1d39304d6375f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04f90b5a2ca29eb25b62dda4b8081498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga04f90b5a2ca29eb25b62dda4b8081498">_GPIO_EM4WUEN_EM4WUEN_MASK</a>&#160;&#160;&#160;0x3FUL</td></tr>
<tr class="separator:ga04f90b5a2ca29eb25b62dda4b8081498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga351df09f1e4420cd40b96e78156f4268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga351df09f1e4420cd40b96e78156f4268">_GPIO_EM4WUEN_EM4WUEN_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga351df09f1e4420cd40b96e78156f4268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f4959b1c327ac7556e08920dcc8c641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1f4959b1c327ac7556e08920dcc8c641">_GPIO_EM4WUEN_EM4WUEN_A0</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga1f4959b1c327ac7556e08920dcc8c641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9645903532a5a33ddb7a8fa6ec6917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3f9645903532a5a33ddb7a8fa6ec6917">_GPIO_EM4WUEN_EM4WUEN_F1</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga3f9645903532a5a33ddb7a8fa6ec6917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf029d1d618fa44593e433a55865e6c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf029d1d618fa44593e433a55865e6c92">_GPIO_EM4WUEN_EM4WUEN_F2</a>&#160;&#160;&#160;0x00000010UL</td></tr>
<tr class="separator:gaf029d1d618fa44593e433a55865e6c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf132b9d5d5a37bbd5e2562e1f78f3867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf132b9d5d5a37bbd5e2562e1f78f3867">_GPIO_EM4WUEN_EM4WUEN_E13</a>&#160;&#160;&#160;0x00000020UL</td></tr>
<tr class="separator:gaf132b9d5d5a37bbd5e2562e1f78f3867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a4f2699b92b9874d521460dad3f075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac6a4f2699b92b9874d521460dad3f075">GPIO_EM4WUEN_EM4WUEN_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga351df09f1e4420cd40b96e78156f4268">_GPIO_EM4WUEN_EM4WUEN_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gac6a4f2699b92b9874d521460dad3f075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede87d354b30d887071630df15de84ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaede87d354b30d887071630df15de84ef">GPIO_EM4WUEN_EM4WUEN_A0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1f4959b1c327ac7556e08920dcc8c641">_GPIO_EM4WUEN_EM4WUEN_A0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaede87d354b30d887071630df15de84ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3782132ff19c13d9a0de19e3bbe277ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3782132ff19c13d9a0de19e3bbe277ca">GPIO_EM4WUEN_EM4WUEN_F1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3f9645903532a5a33ddb7a8fa6ec6917">_GPIO_EM4WUEN_EM4WUEN_F1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga3782132ff19c13d9a0de19e3bbe277ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7be59924a0fbe05f515ffe1957f6413f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7be59924a0fbe05f515ffe1957f6413f">GPIO_EM4WUEN_EM4WUEN_F2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf029d1d618fa44593e433a55865e6c92">_GPIO_EM4WUEN_EM4WUEN_F2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga7be59924a0fbe05f515ffe1957f6413f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad965f07955b6a064c3cd3d2e68c7ce5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad965f07955b6a064c3cd3d2e68c7ce5f">GPIO_EM4WUEN_EM4WUEN_E13</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf132b9d5d5a37bbd5e2562e1f78f3867">_GPIO_EM4WUEN_EM4WUEN_E13</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gad965f07955b6a064c3cd3d2e68c7ce5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d3475e68a915e0cf3b686441a76519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga59d3475e68a915e0cf3b686441a76519">_GPIO_EM4WUPOL_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga59d3475e68a915e0cf3b686441a76519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18e4890b5c622fd01c2b09793d5a6339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga18e4890b5c622fd01c2b09793d5a6339">_GPIO_EM4WUPOL_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:ga18e4890b5c622fd01c2b09793d5a6339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c58757de670a95021f24eb51523ab05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9c58757de670a95021f24eb51523ab05">_GPIO_EM4WUPOL_EM4WUPOL_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9c58757de670a95021f24eb51523ab05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8daecfd2a0c639922c9d007f959eaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1e8daecfd2a0c639922c9d007f959eaa">_GPIO_EM4WUPOL_EM4WUPOL_MASK</a>&#160;&#160;&#160;0x3FUL</td></tr>
<tr class="separator:ga1e8daecfd2a0c639922c9d007f959eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdca8f0a2754791e1b9cc2e836b49f6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabdca8f0a2754791e1b9cc2e836b49f6d">_GPIO_EM4WUPOL_EM4WUPOL_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gabdca8f0a2754791e1b9cc2e836b49f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f975ef1a5ae9a8bf8576eb27d02ccb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f975ef1a5ae9a8bf8576eb27d02ccb7">_GPIO_EM4WUPOL_EM4WUPOL_A0</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga0f975ef1a5ae9a8bf8576eb27d02ccb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab38561ad007d739ea34152b900096f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab38561ad007d739ea34152b900096f0c">_GPIO_EM4WUPOL_EM4WUPOL_F1</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:gab38561ad007d739ea34152b900096f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51303976a7f62916f06cb47fe71c66e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae51303976a7f62916f06cb47fe71c66e">_GPIO_EM4WUPOL_EM4WUPOL_F2</a>&#160;&#160;&#160;0x00000010UL</td></tr>
<tr class="separator:gae51303976a7f62916f06cb47fe71c66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e448fff47bad1a03c30990f1decac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac3e448fff47bad1a03c30990f1decac7">_GPIO_EM4WUPOL_EM4WUPOL_E13</a>&#160;&#160;&#160;0x00000020UL</td></tr>
<tr class="separator:gac3e448fff47bad1a03c30990f1decac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e9002d9da274816a6379303693944ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7e9002d9da274816a6379303693944ee">GPIO_EM4WUPOL_EM4WUPOL_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabdca8f0a2754791e1b9cc2e836b49f6d">_GPIO_EM4WUPOL_EM4WUPOL_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga7e9002d9da274816a6379303693944ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd11fa0dce47df180ecda4acc256a3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafd11fa0dce47df180ecda4acc256a3d2">GPIO_EM4WUPOL_EM4WUPOL_A0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f975ef1a5ae9a8bf8576eb27d02ccb7">_GPIO_EM4WUPOL_EM4WUPOL_A0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gafd11fa0dce47df180ecda4acc256a3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7843e33d319758f37e3f1d6836588a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7843e33d319758f37e3f1d6836588a50">GPIO_EM4WUPOL_EM4WUPOL_F1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab38561ad007d739ea34152b900096f0c">_GPIO_EM4WUPOL_EM4WUPOL_F1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga7843e33d319758f37e3f1d6836588a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51e012235b8bab5f3d6bb8d5a540d161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga51e012235b8bab5f3d6bb8d5a540d161">GPIO_EM4WUPOL_EM4WUPOL_F2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae51303976a7f62916f06cb47fe71c66e">_GPIO_EM4WUPOL_EM4WUPOL_F2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga51e012235b8bab5f3d6bb8d5a540d161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d49f9888a378bd8d700b31cbccf1404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4d49f9888a378bd8d700b31cbccf1404">GPIO_EM4WUPOL_EM4WUPOL_E13</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac3e448fff47bad1a03c30990f1decac7">_GPIO_EM4WUPOL_EM4WUPOL_E13</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga4d49f9888a378bd8d700b31cbccf1404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9fc56faa583cacab35ef1e7f0e33b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4f9fc56faa583cacab35ef1e7f0e33b1">_GPIO_EM4WUCAUSE_RESETVALUE</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:ga4f9fc56faa583cacab35ef1e7f0e33b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2691ebd0f9573571c155692da9e9c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac2691ebd0f9573571c155692da9e9c04">_GPIO_EM4WUCAUSE_MASK</a>&#160;&#160;&#160;0x0000003FUL</td></tr>
<tr class="separator:gac2691ebd0f9573571c155692da9e9c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5899b90098f24391b4a841779c3ebb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5899b90098f24391b4a841779c3ebb2c">_GPIO_EM4WUCAUSE_EM4WUCAUSE_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5899b90098f24391b4a841779c3ebb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5775a04c153c564e51861d27f8e75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6d5775a04c153c564e51861d27f8e75c">_GPIO_EM4WUCAUSE_EM4WUCAUSE_MASK</a>&#160;&#160;&#160;0x3FUL</td></tr>
<tr class="separator:ga6d5775a04c153c564e51861d27f8e75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae912ccd982b958c4e94f24188aa91357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae912ccd982b958c4e94f24188aa91357">_GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT</a>&#160;&#160;&#160;0x00000000UL</td></tr>
<tr class="separator:gae912ccd982b958c4e94f24188aa91357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3404922e616e846583096004b371b7b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3404922e616e846583096004b371b7b9">_GPIO_EM4WUCAUSE_EM4WUCAUSE_A0</a>&#160;&#160;&#160;0x00000001UL</td></tr>
<tr class="separator:ga3404922e616e846583096004b371b7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1132d11003186b387f1b3bf0788f597d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1132d11003186b387f1b3bf0788f597d">_GPIO_EM4WUCAUSE_EM4WUCAUSE_F1</a>&#160;&#160;&#160;0x00000008UL</td></tr>
<tr class="separator:ga1132d11003186b387f1b3bf0788f597d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed32433ddcb5307246998d69bf3154a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0ed32433ddcb5307246998d69bf3154a">_GPIO_EM4WUCAUSE_EM4WUCAUSE_F2</a>&#160;&#160;&#160;0x00000010UL</td></tr>
<tr class="separator:ga0ed32433ddcb5307246998d69bf3154a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab169dd6fedbdd102e8031007fc10f2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab169dd6fedbdd102e8031007fc10f2b5">_GPIO_EM4WUCAUSE_EM4WUCAUSE_E13</a>&#160;&#160;&#160;0x00000020UL</td></tr>
<tr class="separator:gab169dd6fedbdd102e8031007fc10f2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec5d129d9366efd0491237a0b343f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4ec5d129d9366efd0491237a0b343f2f">GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae912ccd982b958c4e94f24188aa91357">_GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga4ec5d129d9366efd0491237a0b343f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85119e1253e04bf487c10a92c2057742"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga85119e1253e04bf487c10a92c2057742">GPIO_EM4WUCAUSE_EM4WUCAUSE_A0</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3404922e616e846583096004b371b7b9">_GPIO_EM4WUCAUSE_EM4WUCAUSE_A0</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga85119e1253e04bf487c10a92c2057742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3147206abe3eb717d81ea839357d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaac3147206abe3eb717d81ea839357d74">GPIO_EM4WUCAUSE_EM4WUCAUSE_F1</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1132d11003186b387f1b3bf0788f597d">_GPIO_EM4WUCAUSE_EM4WUCAUSE_F1</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaac3147206abe3eb717d81ea839357d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf890adf8e7f6ad85b6220d01d3d7a4e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf890adf8e7f6ad85b6220d01d3d7a4e6">GPIO_EM4WUCAUSE_EM4WUCAUSE_F2</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0ed32433ddcb5307246998d69bf3154a">_GPIO_EM4WUCAUSE_EM4WUCAUSE_F2</a> &lt;&lt; 0)</td></tr>
<tr class="separator:gaf890adf8e7f6ad85b6220d01d3d7a4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725336672f8191f1ae8ac37f32911052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga725336672f8191f1ae8ac37f32911052">GPIO_EM4WUCAUSE_EM4WUCAUSE_E13</a>&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab169dd6fedbdd102e8031007fc10f2b5">_GPIO_EM4WUCAUSE_EM4WUCAUSE_E13</a> &lt;&lt; 0)</td></tr>
<tr class="separator:ga725336672f8191f1ae8ac37f32911052"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaefb3838e279d4c231f3c9c2f94c2af5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefb3838e279d4c231f3c9c2f94c2af5f">&#9670;&nbsp;</a></span>_GPIO_CMD_EM4WUCLR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CMD_EM4WUCLR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01143">1143</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac7501e704bd8448c3d8aef12a73dafd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7501e704bd8448c3d8aef12a73dafd6">&#9670;&nbsp;</a></span>_GPIO_CMD_EM4WUCLR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CMD_EM4WUCLR_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EM4WUCLR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01142">1142</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8d9da24c6891bd98f20fe3784aceb65c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d9da24c6891bd98f20fe3784aceb65c">&#9670;&nbsp;</a></span>_GPIO_CMD_EM4WUCLR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CMD_EM4WUCLR_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EM4WUCLR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01141">1141</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5bc04c59efb797fca0bf5d621580c031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bc04c59efb797fca0bf5d621580c031">&#9670;&nbsp;</a></span>_GPIO_CMD_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CMD_MASK&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01139">1139</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga36234197bce516c96ac3c6bffa3dd1bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36234197bce516c96ac3c6bffa3dd1bf">&#9670;&nbsp;</a></span>_GPIO_CMD_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CMD_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01138">1138</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga717f77ac5ff114d4dc50b979e69da510"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga717f77ac5ff114d4dc50b979e69da510">&#9670;&nbsp;</a></span>_GPIO_CTRL_EM4RET_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CTRL_EM4RET_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01134">1134</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga43aea9962b4f6f540084e15c0928f76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43aea9962b4f6f540084e15c0928f76c">&#9670;&nbsp;</a></span>_GPIO_CTRL_EM4RET_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CTRL_EM4RET_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EM4RET </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01133">1133</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5665c6eff8fc4cb6010ae6d266f7ffea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5665c6eff8fc4cb6010ae6d266f7ffea">&#9670;&nbsp;</a></span>_GPIO_CTRL_EM4RET_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CTRL_EM4RET_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EM4RET </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01132">1132</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1ae03d65a6763ddc290ffa45554f0dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ae03d65a6763ddc290ffa45554f0dd4">&#9670;&nbsp;</a></span>_GPIO_CTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CTRL_MASK&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01130">1130</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafd14091431cb87c42411074acf851a6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd14091431cb87c42411074acf851a6a">&#9670;&nbsp;</a></span>_GPIO_CTRL_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CTRL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01129">1129</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3404922e616e846583096004b371b7b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3404922e616e846583096004b371b7b9">&#9670;&nbsp;</a></span>_GPIO_EM4WUCAUSE_EM4WUCAUSE_A0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_A0&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode A0 for GPIO_EM4WUCAUSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01184">1184</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae912ccd982b958c4e94f24188aa91357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae912ccd982b958c4e94f24188aa91357">&#9670;&nbsp;</a></span>_GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EM4WUCAUSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01183">1183</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab169dd6fedbdd102e8031007fc10f2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab169dd6fedbdd102e8031007fc10f2b5">&#9670;&nbsp;</a></span>_GPIO_EM4WUCAUSE_EM4WUCAUSE_E13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_E13&#160;&#160;&#160;0x00000020UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode E13 for GPIO_EM4WUCAUSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01187">1187</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1132d11003186b387f1b3bf0788f597d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1132d11003186b387f1b3bf0788f597d">&#9670;&nbsp;</a></span>_GPIO_EM4WUCAUSE_EM4WUCAUSE_F1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_F1&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode F1 for GPIO_EM4WUCAUSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01185">1185</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0ed32433ddcb5307246998d69bf3154a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ed32433ddcb5307246998d69bf3154a">&#9670;&nbsp;</a></span>_GPIO_EM4WUCAUSE_EM4WUCAUSE_F2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_F2&#160;&#160;&#160;0x00000010UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode F2 for GPIO_EM4WUCAUSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01186">1186</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6d5775a04c153c564e51861d27f8e75c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d5775a04c153c564e51861d27f8e75c">&#9670;&nbsp;</a></span>_GPIO_EM4WUCAUSE_EM4WUCAUSE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_MASK&#160;&#160;&#160;0x3FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EM4WUCAUSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01182">1182</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5899b90098f24391b4a841779c3ebb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5899b90098f24391b4a841779c3ebb2c">&#9670;&nbsp;</a></span>_GPIO_EM4WUCAUSE_EM4WUCAUSE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_EM4WUCAUSE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EM4WUCAUSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01181">1181</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac2691ebd0f9573571c155692da9e9c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2691ebd0f9573571c155692da9e9c04">&#9670;&nbsp;</a></span>_GPIO_EM4WUCAUSE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_EM4WUCAUSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01180">1180</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4f9fc56faa583cacab35ef1e7f0e33b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f9fc56faa583cacab35ef1e7f0e33b1">&#9670;&nbsp;</a></span>_GPIO_EM4WUCAUSE_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUCAUSE_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_EM4WUCAUSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01179">1179</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1f4959b1c327ac7556e08920dcc8c641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f4959b1c327ac7556e08920dcc8c641">&#9670;&nbsp;</a></span>_GPIO_EM4WUEN_EM4WUEN_A0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_A0&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode A0 for GPIO_EM4WUEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01152">1152</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga351df09f1e4420cd40b96e78156f4268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga351df09f1e4420cd40b96e78156f4268">&#9670;&nbsp;</a></span>_GPIO_EM4WUEN_EM4WUEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EM4WUEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01151">1151</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf132b9d5d5a37bbd5e2562e1f78f3867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf132b9d5d5a37bbd5e2562e1f78f3867">&#9670;&nbsp;</a></span>_GPIO_EM4WUEN_EM4WUEN_E13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_E13&#160;&#160;&#160;0x00000020UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode E13 for GPIO_EM4WUEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01155">1155</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3f9645903532a5a33ddb7a8fa6ec6917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f9645903532a5a33ddb7a8fa6ec6917">&#9670;&nbsp;</a></span>_GPIO_EM4WUEN_EM4WUEN_F1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_F1&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode F1 for GPIO_EM4WUEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01153">1153</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf029d1d618fa44593e433a55865e6c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf029d1d618fa44593e433a55865e6c92">&#9670;&nbsp;</a></span>_GPIO_EM4WUEN_EM4WUEN_F2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_F2&#160;&#160;&#160;0x00000010UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode F2 for GPIO_EM4WUEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01154">1154</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga04f90b5a2ca29eb25b62dda4b8081498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04f90b5a2ca29eb25b62dda4b8081498">&#9670;&nbsp;</a></span>_GPIO_EM4WUEN_EM4WUEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_MASK&#160;&#160;&#160;0x3FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EM4WUEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01150">1150</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadfdf1d0a1a55489ddd1d39304d6375f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfdf1d0a1a55489ddd1d39304d6375f9">&#9670;&nbsp;</a></span>_GPIO_EM4WUEN_EM4WUEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_EM4WUEN_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EM4WUEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01149">1149</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6f1cbf4acc006854a0e5f7d03839c5ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f1cbf4acc006854a0e5f7d03839c5ed">&#9670;&nbsp;</a></span>_GPIO_EM4WUEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_EM4WUEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01148">1148</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7b8edcaaef92cba76b25d32946638a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b8edcaaef92cba76b25d32946638a57">&#9670;&nbsp;</a></span>_GPIO_EM4WUEN_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUEN_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_EM4WUEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01147">1147</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0f975ef1a5ae9a8bf8576eb27d02ccb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f975ef1a5ae9a8bf8576eb27d02ccb7">&#9670;&nbsp;</a></span>_GPIO_EM4WUPOL_EM4WUPOL_A0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_A0&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode A0 for GPIO_EM4WUPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01168">1168</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gabdca8f0a2754791e1b9cc2e836b49f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdca8f0a2754791e1b9cc2e836b49f6d">&#9670;&nbsp;</a></span>_GPIO_EM4WUPOL_EM4WUPOL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EM4WUPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01167">1167</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac3e448fff47bad1a03c30990f1decac7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3e448fff47bad1a03c30990f1decac7">&#9670;&nbsp;</a></span>_GPIO_EM4WUPOL_EM4WUPOL_E13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_E13&#160;&#160;&#160;0x00000020UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode E13 for GPIO_EM4WUPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01171">1171</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab38561ad007d739ea34152b900096f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab38561ad007d739ea34152b900096f0c">&#9670;&nbsp;</a></span>_GPIO_EM4WUPOL_EM4WUPOL_F1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_F1&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode F1 for GPIO_EM4WUPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01169">1169</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae51303976a7f62916f06cb47fe71c66e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae51303976a7f62916f06cb47fe71c66e">&#9670;&nbsp;</a></span>_GPIO_EM4WUPOL_EM4WUPOL_F2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_F2&#160;&#160;&#160;0x00000010UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode F2 for GPIO_EM4WUPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01170">1170</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1e8daecfd2a0c639922c9d007f959eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e8daecfd2a0c639922c9d007f959eaa">&#9670;&nbsp;</a></span>_GPIO_EM4WUPOL_EM4WUPOL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_MASK&#160;&#160;&#160;0x3FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EM4WUPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01166">1166</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9c58757de670a95021f24eb51523ab05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c58757de670a95021f24eb51523ab05">&#9670;&nbsp;</a></span>_GPIO_EM4WUPOL_EM4WUPOL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_EM4WUPOL_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EM4WUPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01165">1165</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga18e4890b5c622fd01c2b09793d5a6339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18e4890b5c622fd01c2b09793d5a6339">&#9670;&nbsp;</a></span>_GPIO_EM4WUPOL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_MASK&#160;&#160;&#160;0x0000003FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_EM4WUPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01164">1164</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga59d3475e68a915e0cf3b686441a76519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59d3475e68a915e0cf3b686441a76519">&#9670;&nbsp;</a></span>_GPIO_EM4WUPOL_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EM4WUPOL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_EM4WUPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01163">1163</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2443d65cf6d2e7edd4c4ed809d382496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2443d65cf6d2e7edd4c4ed809d382496">&#9670;&nbsp;</a></span>_GPIO_EXTIFALL_EXTIFALL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIFALL_EXTIFALL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIFALL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00995">995</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6d3aa9a1a7c6b1c18e31bfe18edf3d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d3aa9a1a7c6b1c18e31bfe18edf3d18">&#9670;&nbsp;</a></span>_GPIO_EXTIFALL_EXTIFALL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIFALL_EXTIFALL_MASK&#160;&#160;&#160;0xFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIFALL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00994">994</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa19e48a9ea05367d0b27a02816953085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa19e48a9ea05367d0b27a02816953085">&#9670;&nbsp;</a></span>_GPIO_EXTIFALL_EXTIFALL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIFALL_EXTIFALL_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIFALL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00993">993</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafdd67e2372464a7d2929fe36cbf43493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdd67e2372464a7d2929fe36cbf43493">&#9670;&nbsp;</a></span>_GPIO_EXTIFALL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIFALL_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_EXTIFALL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00992">992</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf9f8043e850f961588fc3a826136c018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9f8043e850f961588fc3a826136c018">&#9670;&nbsp;</a></span>_GPIO_EXTIFALL_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIFALL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_EXTIFALL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00991">991</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga07f48164a0ab4919270113af50c77b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07f48164a0ab4919270113af50c77b24">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00887">887</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga943a29e7fb62d5b4ae87bfa29fe5669a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga943a29e7fb62d5b4ae87bfa29fe5669a">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL10_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_MASK&#160;&#160;&#160;0x700UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL10 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00886">886</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8899a949d6981b14535856de75f60f6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8899a949d6981b14535856de75f60f6d">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL10_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00888">888</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3e99fbc10039afb00873aa74b534a6be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e99fbc10039afb00873aa74b534a6be">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL10_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00889">889</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadd6027cf8ffa1312cabec224f0c1c2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd6027cf8ffa1312cabec224f0c1c2ba">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL10_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00890">890</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1761865b9c8e8d8aa2a39fbd2893d4ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1761865b9c8e8d8aa2a39fbd2893d4ce">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL10_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00891">891</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2acff580a32c832aa255ce5c77098053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2acff580a32c832aa255ce5c77098053">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL10_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00892">892</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga161a25ea80797638af6ad1cfa9b41bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga161a25ea80797638af6ad1cfa9b41bec">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL10_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00893">893</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9c0b84e82dd170d84eb0feb676e408d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c0b84e82dd170d84eb0feb676e408d4">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL10_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL10_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL10 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00885">885</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf0330ec4c022acc09fb686da2e85509e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0330ec4c022acc09fb686da2e85509e">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00903">903</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1486cc59f127c4ac00fd8aa2bc50a338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1486cc59f127c4ac00fd8aa2bc50a338">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL11_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_MASK&#160;&#160;&#160;0x7000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL11 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00902">902</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2b6bc8d9c16d6c19b08672cb4be6fa9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b6bc8d9c16d6c19b08672cb4be6fa9a">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL11_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00904">904</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4b01ba89df5a75c4368306809ed102b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b01ba89df5a75c4368306809ed102b7">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL11_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00905">905</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga10c1eed8dfa8fae859de9d7a1c0971f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10c1eed8dfa8fae859de9d7a1c0971f1">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL11_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00906">906</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga70efb238c819f94e91f3fe09de7dbd71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70efb238c819f94e91f3fe09de7dbd71">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL11_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00907">907</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf6db8dbe14ad6c5330d817f2604b9c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6db8dbe14ad6c5330d817f2604b9c61">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL11_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00908">908</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga285e9c8610b456e6aae5adc1f0f25b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga285e9c8610b456e6aae5adc1f0f25b73">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL11_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00909">909</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga51ee15e5957acb0f71d01e83a81bab7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51ee15e5957acb0f71d01e83a81bab7c">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL11_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL11_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL11 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00901">901</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8c654ae22481d43ee87eabad05c88f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c654ae22481d43ee87eabad05c88f1a">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00919">919</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacf069bed3670b7d175607cd71548e7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf069bed3670b7d175607cd71548e7e9">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL12_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_MASK&#160;&#160;&#160;0x70000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL12 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00918">918</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac8b282ee43e9696daf45e7cb3ce78223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8b282ee43e9696daf45e7cb3ce78223">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL12_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00920">920</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafefb227f7b5b7d99aee0d7c831024b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafefb227f7b5b7d99aee0d7c831024b4e">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL12_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00921">921</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacaef88bcfb624d8e3d42ad80f8726bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaef88bcfb624d8e3d42ad80f8726bd9">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL12_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00922">922</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2e2e2118f0f15657c01f2623120f2524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e2e2118f0f15657c01f2623120f2524">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL12_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00923">923</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7027b7f8cd84b96682cee66344c9494a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7027b7f8cd84b96682cee66344c9494a">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL12_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00924">924</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga819be6c2a622cd0989b53ca2a2a7caf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga819be6c2a622cd0989b53ca2a2a7caf5">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL12_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00925">925</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9560fb85af330ca9393128425065ff20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9560fb85af330ca9393128425065ff20">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL12_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL12_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL12 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00917">917</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9fe6d60735a9153a74b88b9f19ef685b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fe6d60735a9153a74b88b9f19ef685b">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00935">935</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0e00a50b7e3c147ddb8ad2e2cbbdcce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e00a50b7e3c147ddb8ad2e2cbbdcce3">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL13_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_MASK&#160;&#160;&#160;0x700000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL13 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00934">934</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae7a8ee366d75ae069e30c42eee82ab57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7a8ee366d75ae069e30c42eee82ab57">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL13_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00936">936</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga257e7ed725588d75231d45847abad8ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga257e7ed725588d75231d45847abad8ef">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL13_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00937">937</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga324e9e4d657f255967855d9f3d28b123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga324e9e4d657f255967855d9f3d28b123">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL13_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00938">938</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga75367bee5ee09e4279f997d7fead05f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75367bee5ee09e4279f997d7fead05f9">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL13_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00939">939</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8b16f9b1bdc12085dfc9baa6c953ad46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b16f9b1bdc12085dfc9baa6c953ad46">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL13_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00940">940</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaad27d6d25f73d82f87070265d263e645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad27d6d25f73d82f87070265d263e645">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL13_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00941">941</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab273c4947cac4c93bf963eb6e7275635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab273c4947cac4c93bf963eb6e7275635">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL13_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL13_SHIFT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL13 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00933">933</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaef9d5ffaa4db4b5054cb6a9687b46394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef9d5ffaa4db4b5054cb6a9687b46394">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00951">951</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaab1a129efb3db149a0e0c3a6087c6faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab1a129efb3db149a0e0c3a6087c6faa">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL14_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_MASK&#160;&#160;&#160;0x7000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL14 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00950">950</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1189d0f66ddca98717f07253195ebdd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1189d0f66ddca98717f07253195ebdd9">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL14_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00952">952</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga515913fa8b64a829092e473d1955127f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga515913fa8b64a829092e473d1955127f">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL14_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00953">953</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga54fc9d789e5fde311381a60843218136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54fc9d789e5fde311381a60843218136">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL14_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00954">954</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9b779346e2681c49177f2df372d619b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b779346e2681c49177f2df372d619b0">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL14_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00955">955</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad31c47ed8a08cccc62b781da8608b723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad31c47ed8a08cccc62b781da8608b723">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL14_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00956">956</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaebb263d3d5af9172d6da2360e84c6700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebb263d3d5af9172d6da2360e84c6700">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL14_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00957">957</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaff864c2e6591613016ceefdc6d3b4a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff864c2e6591613016ceefdc6d3b4a28">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL14_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL14_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL14 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00949">949</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0742e5a200416ef1e939fcebe4d91846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0742e5a200416ef1e939fcebe4d91846">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00967">967</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa80772ee3ab143aa76dfc382b8fb2be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa80772ee3ab143aa76dfc382b8fb2be1">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL15_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_MASK&#160;&#160;&#160;0x70000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL15 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00966">966</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadf1f252dc9170c0a16eab0094b801d18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf1f252dc9170c0a16eab0094b801d18">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL15_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00968">968</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2496fc6e7d7d7f907ff9993539618158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2496fc6e7d7d7f907ff9993539618158">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL15_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00969">969</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadbe183a21c970fc91c4b9c5d6f44afbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbe183a21c970fc91c4b9c5d6f44afbd">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL15_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00970">970</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab1bda3bdf139c38cadc523603860bbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1bda3bdf139c38cadc523603860bbc9">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL15_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00971">971</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacee9becb82d7349763eaba939c1023ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacee9becb82d7349763eaba939c1023ce">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL15_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00972">972</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6018235f49a504ba07d213ca657f3fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6018235f49a504ba07d213ca657f3fc9">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL15_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00973">973</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaaa05135baa233412a63bae5dcd6eec2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa05135baa233412a63bae5dcd6eec2f">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL15_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL15_SHIFT&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL15 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00965">965</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7daad6b21bdfa0cd0a427ab689221a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7daad6b21bdfa0cd0a427ab689221a40">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00855">855</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaab9f723532f42eff71b8dba7aa1aa1c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab9f723532f42eff71b8dba7aa1aa1c1">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL8_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_MASK&#160;&#160;&#160;0x7UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL8 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00854">854</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf880577cf6003f8c8e71e23b3ff61678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf880577cf6003f8c8e71e23b3ff61678">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL8_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00856">856</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga65f116b54f66f1257ad4f84921476114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65f116b54f66f1257ad4f84921476114">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL8_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00857">857</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1997c1e3a03e6e8fb9e3a99535952636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1997c1e3a03e6e8fb9e3a99535952636">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL8_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00858">858</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga889ed5fe06abcf1d652847dee7dca552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga889ed5fe06abcf1d652847dee7dca552">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL8_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00859">859</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga05ca5239936f5600bac2b8d7793af99b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05ca5239936f5600bac2b8d7793af99b">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL8_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00860">860</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1fce5f814f83d0cea8727975cf2f5c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fce5f814f83d0cea8727975cf2f5c26">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL8_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00861">861</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4d9897377b07a6c16f1a0681ed737a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d9897377b07a6c16f1a0681ed737a98">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL8_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL8_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL8 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00853">853</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga91067fa99d1daa09b3e552c6b906edb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91067fa99d1daa09b3e552c6b906edb9">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00871">871</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1be3bd7cb40cd9fb0c1b3e4f0e2804ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1be3bd7cb40cd9fb0c1b3e4f0e2804ca">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL9_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_MASK&#160;&#160;&#160;0x70UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL9 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00870">870</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga06d4485ff3334e0ffa2eebe8fcf53f5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06d4485ff3334e0ffa2eebe8fcf53f5d">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL9_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00872">872</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1849ba7af40adb3e4997dd00351a7702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1849ba7af40adb3e4997dd00351a7702">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL9_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00873">873</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5156b35574c8c0756f860ac9ee9e8e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5156b35574c8c0756f860ac9ee9e8e97">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL9_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00874">874</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0aef7fae132b9f09903ac089dd038271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aef7fae132b9f09903ac089dd038271">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL9_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00875">875</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7b04c2642666216063007a6ee68f2a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b04c2642666216063007a6ee68f2a5e">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL9_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00876">876</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaea0559b578e217320692aa2b295dd8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea0559b578e217320692aa2b295dd8a5">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL9_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00877">877</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8c8479acade33861512677afd1d6a93b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c8479acade33861512677afd1d6a93b">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_EXTIPSEL9_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_EXTIPSEL9_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL9 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00869">869</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae7d2a10c6635afe16abff757194917a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7d2a10c6635afe16abff757194917a5">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_MASK&#160;&#160;&#160;0x77777777UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00852">852</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga835c04b74340c773dbef3f1aff31280f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga835c04b74340c773dbef3f1aff31280f">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELH_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELH_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00851">851</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaee29847394b0834f5dfcfd31cbc6d91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee29847394b0834f5dfcfd31cbc6d91d">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00723">723</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2d3b08a7b482c5c8b0fe9323a8241bb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d3b08a7b482c5c8b0fe9323a8241bb6">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_MASK&#160;&#160;&#160;0x7UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00722">722</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7f8106c8154a93f4b0188fdccaef410d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f8106c8154a93f4b0188fdccaef410d">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL0_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00724">724</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5548abe5fbfa3f302e79d4d6658fff1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5548abe5fbfa3f302e79d4d6658fff1a">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL0_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00725">725</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga95a3a2673ce3ea42ae003ebd9707b4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95a3a2673ce3ea42ae003ebd9707b4b3">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL0_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00726">726</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9b450ed88402827015191fe3919e918d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b450ed88402827015191fe3919e918d">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL0_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00727">727</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1ff2261d05140587a5d5131dd6f928d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ff2261d05140587a5d5131dd6f928d1">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL0_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00728">728</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab031369fb3c7e9b7b23ae8fc7e0f99ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab031369fb3c7e9b7b23ae8fc7e0f99ea">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL0_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00729">729</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga67915d9ec05c0a78dbcdb92bb3f01c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67915d9ec05c0a78dbcdb92bb3f01c29">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL0_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00721">721</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga87e4afe3ea4bc3d2dc61ec4441515118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e4afe3ea4bc3d2dc61ec4441515118">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00739">739</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga047e2297c99fdd92dc1a0638bf81158a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga047e2297c99fdd92dc1a0638bf81158a">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_MASK&#160;&#160;&#160;0x70UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00738">738</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa2ab2918ccb54a6bf656ef072dd4f8d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2ab2918ccb54a6bf656ef072dd4f8d0">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL1_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00740">740</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab184f7ae711e06ea48afdb974462d2a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab184f7ae711e06ea48afdb974462d2a3">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL1_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00741">741</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab6979c84ed6e827b4dec3355d92abb1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6979c84ed6e827b4dec3355d92abb1e">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL1_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00742">742</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga72c879cdf6e1883b1590229a2aa1c86c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72c879cdf6e1883b1590229a2aa1c86c">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL1_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00743">743</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga693207e2f2b51370fa6b82438ef244c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga693207e2f2b51370fa6b82438ef244c7">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL1_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00744">744</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaee255218969297e52dee442483000ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee255218969297e52dee442483000ed2">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL1_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00745">745</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8153c4c39e17dfb0f504df6c2cd3f9b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8153c4c39e17dfb0f504df6c2cd3f9b1">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL1_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00737">737</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga20f80fd0690c127e9f3686e2302138c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20f80fd0690c127e9f3686e2302138c6">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00755">755</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa478d8e8c823eac31430fb2415827443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa478d8e8c823eac31430fb2415827443">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_MASK&#160;&#160;&#160;0x700UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL2 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00754">754</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac886403235b040665b7e82e1ae3334d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac886403235b040665b7e82e1ae3334d7">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL2_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00756">756</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac5ae6bc58a34b5d98c252a856dd9890f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5ae6bc58a34b5d98c252a856dd9890f">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL2_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00757">757</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga249bc183d0d8b5d10d5d29b3586578d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga249bc183d0d8b5d10d5d29b3586578d5">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL2_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00758">758</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2936aa672aa94bfa90a563ad4e127869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2936aa672aa94bfa90a563ad4e127869">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL2_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00759">759</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0ac81295a9b839825b5574ba8edbbc58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ac81295a9b839825b5574ba8edbbc58">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL2_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00760">760</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae2c715cd6a449277a58ae36899bec4bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2c715cd6a449277a58ae36899bec4bf">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL2_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00761">761</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga787988a398cb715f6e3257771ee39ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga787988a398cb715f6e3257771ee39ad2">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL2_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL2 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00753">753</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga644b9463f578d0f4ffc1dcb274cb3d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga644b9463f578d0f4ffc1dcb274cb3d37">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00771">771</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga61c1c29d4e3ca1c5253294f3ec62ee98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61c1c29d4e3ca1c5253294f3ec62ee98">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_MASK&#160;&#160;&#160;0x7000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL3 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00770">770</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac436e096b1ba9245b8a1701159d9db1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac436e096b1ba9245b8a1701159d9db1f">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL3_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00772">772</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga194adec71d1be64ce17a2d0f18aaa6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga194adec71d1be64ce17a2d0f18aaa6f4">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL3_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00773">773</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8d676885047e458af1cda10d139d993d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d676885047e458af1cda10d139d993d">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL3_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00774">774</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga27b03364daa20e2599b4fb72ff10796e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27b03364daa20e2599b4fb72ff10796e">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL3_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00775">775</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafc704f5d0a33823dd13fc01f8570c012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc704f5d0a33823dd13fc01f8570c012">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL3_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00776">776</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadbecff1d992f2f01503c0cf903b1920f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbecff1d992f2f01503c0cf903b1920f">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL3_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00777">777</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae7cb697a07f7511c3b0821b4f616bb0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7cb697a07f7511c3b0821b4f616bb0d">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL3_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL3_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL3 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00769">769</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0a72e596c8480e6729a8822c37c81548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a72e596c8480e6729a8822c37c81548">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00787">787</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga96dac2f387b205a24d3ba0d3fc755697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96dac2f387b205a24d3ba0d3fc755697">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL4_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_MASK&#160;&#160;&#160;0x70000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL4 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00786">786</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6b46c73e5af093fc44e80947a09496ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b46c73e5af093fc44e80947a09496ef">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL4_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00788">788</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab54984a31df03ec5dd73699134ce75d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab54984a31df03ec5dd73699134ce75d1">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL4_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00789">789</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab95365f372f37456ce7fb2ec76ff92ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95365f372f37456ce7fb2ec76ff92ab">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL4_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00790">790</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf1c4c3a28c4c22a4b36360c66a74a0b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1c4c3a28c4c22a4b36360c66a74a0b7">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL4_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00791">791</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaacb81f1d95f8243c6ce438d9effb60bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacb81f1d95f8243c6ce438d9effb60bd">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL4_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00792">792</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga369078297d3e7c28c012bfa1abc68f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga369078297d3e7c28c012bfa1abc68f3b">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL4_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00793">793</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga466950f5eaa66f024373ee70c6cffae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga466950f5eaa66f024373ee70c6cffae6">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL4_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL4_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL4 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00785">785</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gabbbdbf02811bee44c38636b38878dd2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbbdbf02811bee44c38636b38878dd2d">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00803">803</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf8d2f5c73e70b0a9b9cd9db293898177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d2f5c73e70b0a9b9cd9db293898177">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL5_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_MASK&#160;&#160;&#160;0x700000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL5 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00802">802</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8e815737c6a629c22fad54e47f141e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e815737c6a629c22fad54e47f141e3d">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL5_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00804">804</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga14758abe0f13ffb8716cd6469371d96e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14758abe0f13ffb8716cd6469371d96e">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL5_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00805">805</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9059429bfb0850e38293ee65fe8f1b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9059429bfb0850e38293ee65fe8f1b85">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL5_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00806">806</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf1ecb2fc096f96593b20d757c1f773da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1ecb2fc096f96593b20d757c1f773da">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL5_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00807">807</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gade6e0116a52048797501a031e048e460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade6e0116a52048797501a031e048e460">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL5_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00808">808</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8587c4c69bb1d5fc4645efd4164cbdc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8587c4c69bb1d5fc4645efd4164cbdc4">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL5_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00809">809</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf581ba60ab42a02c70f96c5bef1746d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf581ba60ab42a02c70f96c5bef1746d9">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL5_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL5_SHIFT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL5 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00801">801</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5347bfa0393dce6bc21a06e925bc088f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5347bfa0393dce6bc21a06e925bc088f">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00819">819</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1b434f12d72363bed03634eb9247fe7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b434f12d72363bed03634eb9247fe7d">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL6_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_MASK&#160;&#160;&#160;0x7000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL6 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00818">818</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga707c0775ad1d4a21b982e0bfd0b9c624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga707c0775ad1d4a21b982e0bfd0b9c624">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL6_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00820">820</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7beb2553a7127a96242cd73e990344c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7beb2553a7127a96242cd73e990344c6">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL6_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00821">821</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8a35fbfdc36c61b300a73f58de412760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a35fbfdc36c61b300a73f58de412760">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL6_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00822">822</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae8c6aae1cced3a9df02788bc377486ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8c6aae1cced3a9df02788bc377486ce">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL6_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00823">823</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafb955246f14a1c8919b948f23b971d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb955246f14a1c8919b948f23b971d90">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL6_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00824">824</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6cf669258059eb304b712d01b23976ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cf669258059eb304b712d01b23976ed">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL6_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00825">825</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2712a3fcbc3fd22d065349a41ca2d22e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2712a3fcbc3fd22d065349a41ca2d22e">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL6_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL6_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL6 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00817">817</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf6fcae9122fd1400f8e020948f978d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6fcae9122fd1400f8e020948f978d98">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00835">835</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae75d6debe6d1c5378a28d77021b3df18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae75d6debe6d1c5378a28d77021b3df18">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL7_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_MASK&#160;&#160;&#160;0x70000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIPSEL7 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00834">834</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaeeb3b66f96dfe90218218f4736c3408f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeeb3b66f96dfe90218218f4736c3408f">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL7_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_PORTA&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00836">836</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga64bb2c65d5728e9978b29abfd81c721e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64bb2c65d5728e9978b29abfd81c721e">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL7_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_PORTB&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00837">837</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1d5591a50b288de49740a7dd2174cc59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d5591a50b288de49740a7dd2174cc59">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL7_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_PORTC&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00838">838</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga372d5ff5829a7e34f6669c0f1a874c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga372d5ff5829a7e34f6669c0f1a874c08">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL7_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_PORTD&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00839">839</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga028365d9818605aa8cca38ba5ff666cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga028365d9818605aa8cca38ba5ff666cc">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL7_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_PORTE&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00840">840</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga93361f23e77023e00e4ae4693e2e8afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93361f23e77023e00e4ae4693e2e8afc">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL7_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_PORTF&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00841">841</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga00e7130cd407e9b2df4a3f682d8b2eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00e7130cd407e9b2df4a3f682d8b2eeb">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_EXTIPSEL7_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_EXTIPSEL7_SHIFT&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIPSEL7 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00833">833</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadb299aa28140cfa704c3b5f077af63c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb299aa28140cfa704c3b5f077af63c7">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_MASK&#160;&#160;&#160;0x77777777UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00720">720</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga451ce52b228555b6b3823215d799a740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga451ce52b228555b6b3823215d799a740">&#9670;&nbsp;</a></span>_GPIO_EXTIPSELL_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIPSELL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00719">719</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga71e165112702173e09446199a23ffe63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71e165112702173e09446199a23ffe63">&#9670;&nbsp;</a></span>_GPIO_EXTIRISE_EXTIRISE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIRISE_EXTIRISE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_EXTIRISE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00987">987</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab058ab0afcf6fc0bec2e0b0aa5a8d517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab058ab0afcf6fc0bec2e0b0aa5a8d517">&#9670;&nbsp;</a></span>_GPIO_EXTIRISE_EXTIRISE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIRISE_EXTIRISE_MASK&#160;&#160;&#160;0xFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXTIRISE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00986">986</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafb3ddf07a5b7389ab8b265b86ca594e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb3ddf07a5b7389ab8b265b86ca594e6">&#9670;&nbsp;</a></span>_GPIO_EXTIRISE_EXTIRISE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIRISE_EXTIRISE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXTIRISE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00985">985</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6db7068dfcd30a12271d39a37e00f28e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6db7068dfcd30a12271d39a37e00f28e">&#9670;&nbsp;</a></span>_GPIO_EXTIRISE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIRISE_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_EXTIRISE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00984">984</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6aa674a3eac132f4b527070075c060c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6aa674a3eac132f4b527070075c060c7">&#9670;&nbsp;</a></span>_GPIO_EXTIRISE_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_EXTIRISE_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_EXTIRISE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00983">983</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa20803ef7994fff7bde873fac9e2f18f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa20803ef7994fff7bde873fac9e2f18f">&#9670;&nbsp;</a></span>_GPIO_IEN_EXT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IEN_EXT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01003">1003</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2e4ef6396f58119ace9c2465bf676cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e4ef6396f58119ace9c2465bf676cc6">&#9670;&nbsp;</a></span>_GPIO_IEN_EXT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IEN_EXT_MASK&#160;&#160;&#160;0xFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01002">1002</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga330c78624ef038895931e2faa94b73fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga330c78624ef038895931e2faa94b73fd">&#9670;&nbsp;</a></span>_GPIO_IEN_EXT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IEN_EXT_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01001">1001</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaeb14c6b84fc8d0b582d6f90854824fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb14c6b84fc8d0b582d6f90854824fc6">&#9670;&nbsp;</a></span>_GPIO_IEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IEN_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01000">1000</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3a26a2be94822435e7e03a0b8904f258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a26a2be94822435e7e03a0b8904f258">&#9670;&nbsp;</a></span>_GPIO_IEN_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IEN_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00999">999</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gabcecd7986f5380990ba22b0c06a401fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabcecd7986f5380990ba22b0c06a401fe">&#9670;&nbsp;</a></span>_GPIO_IF_EXT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IF_EXT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01011">1011</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4b73490bf3c949e862bb271c2bdbfecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b73490bf3c949e862bb271c2bdbfecb">&#9670;&nbsp;</a></span>_GPIO_IF_EXT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IF_EXT_MASK&#160;&#160;&#160;0xFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01010">1010</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8efbda320bf5d2cafc76c22eba73e7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8efbda320bf5d2cafc76c22eba73e7cc">&#9670;&nbsp;</a></span>_GPIO_IF_EXT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IF_EXT_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01009">1009</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf00eee7af4b6ea6a69da0b7a5a82fb49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf00eee7af4b6ea6a69da0b7a5a82fb49">&#9670;&nbsp;</a></span>_GPIO_IF_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IF_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01008">1008</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3d616d1f78d767b1c7851507d4e66982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d616d1f78d767b1c7851507d4e66982">&#9670;&nbsp;</a></span>_GPIO_IF_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IF_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01007">1007</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga821f329c2dcd3d645c935198cbc00dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821f329c2dcd3d645c935198cbc00dc3">&#9670;&nbsp;</a></span>_GPIO_IFC_EXT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFC_EXT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01027">1027</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5685dcb090720fe3e7b46037baa50c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5685dcb090720fe3e7b46037baa50c48">&#9670;&nbsp;</a></span>_GPIO_IFC_EXT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFC_EXT_MASK&#160;&#160;&#160;0xFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01026">1026</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3677df084b6f80c7ba7bd0f2f32e48de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3677df084b6f80c7ba7bd0f2f32e48de">&#9670;&nbsp;</a></span>_GPIO_IFC_EXT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFC_EXT_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01025">1025</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga103ce6b912de5050c7413c0e8476b1fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga103ce6b912de5050c7413c0e8476b1fc">&#9670;&nbsp;</a></span>_GPIO_IFC_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFC_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01024">1024</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae0df662703f899b743234f24961912d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0df662703f899b743234f24961912d5">&#9670;&nbsp;</a></span>_GPIO_IFC_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFC_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01023">1023</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1e3504af375c5fe69623a3f43d872297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e3504af375c5fe69623a3f43d872297">&#9670;&nbsp;</a></span>_GPIO_IFS_EXT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFS_EXT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01019">1019</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga73879c97ef2e59dd6bc535c50a923aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73879c97ef2e59dd6bc535c50a923aea">&#9670;&nbsp;</a></span>_GPIO_IFS_EXT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFS_EXT_MASK&#160;&#160;&#160;0xFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_EXT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01018">1018</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga78eca0e6ece6653ce74c8d19448c01f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78eca0e6ece6653ce74c8d19448c01f3">&#9670;&nbsp;</a></span>_GPIO_IFS_EXT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFS_EXT_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_EXT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01017">1017</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga33ad5c8120358e5aaa51d008ff359a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33ad5c8120358e5aaa51d008ff359a1b">&#9670;&nbsp;</a></span>_GPIO_IFS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFS_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01016">1016</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga17ce93a8bdcb35c8e550a005c4438468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17ce93a8bdcb35c8e550a005c4438468">&#9670;&nbsp;</a></span>_GPIO_IFS_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_IFS_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01015">1015</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7809e8a11c8144be0af8b2813b32e4be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7809e8a11c8144be0af8b2813b32e4be">&#9670;&nbsp;</a></span>_GPIO_INSENSE_INT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_INT_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_INSENSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01104">1104</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab225c23f563ce6efe8f30615c68792c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab225c23f563ce6efe8f30615c68792c3">&#9670;&nbsp;</a></span>_GPIO_INSENSE_INT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_INT_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_INT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01103">1103</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2cbd55881cf846d0397c127715360e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cbd55881cf846d0397c127715360e32">&#9670;&nbsp;</a></span>_GPIO_INSENSE_INT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_INT_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_INT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01102">1102</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6abc9aefbb2d9ff1729fefcb4f61fc40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6abc9aefbb2d9ff1729fefcb4f61fc40">&#9670;&nbsp;</a></span>_GPIO_INSENSE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_MASK&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_INSENSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01100">1100</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7374e7dce1929b37338be82319487e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7374e7dce1929b37338be82319487e00">&#9670;&nbsp;</a></span>_GPIO_INSENSE_PRS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_PRS_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_INSENSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01109">1109</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf094540a1003806c3daa8a94bce61e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf094540a1003806c3daa8a94bce61e0b">&#9670;&nbsp;</a></span>_GPIO_INSENSE_PRS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_PRS_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_PRS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01108">1108</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadb79618713a5a0376d03495dd74d38cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb79618713a5a0376d03495dd74d38cd">&#9670;&nbsp;</a></span>_GPIO_INSENSE_PRS_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_PRS_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_PRS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01107">1107</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab9bfa9a055c58ba5c42a965cf5e4d371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9bfa9a055c58ba5c42a965cf5e4d371">&#9670;&nbsp;</a></span>_GPIO_INSENSE_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_INSENSE_RESETVALUE&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_INSENSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01099">1099</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8fd3c3b558b06fb90e04655ebce0252e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fd3c3b558b06fb90e04655ebce0252e">&#9670;&nbsp;</a></span>_GPIO_LOCK_LOCKKEY_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_LOCKKEY_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_LOCK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01117">1117</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga953469b48eff51fffdbe4e0461d46772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953469b48eff51fffdbe4e0461d46772">&#9670;&nbsp;</a></span>_GPIO_LOCK_LOCKKEY_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_LOCKKEY_LOCK&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOCK for GPIO_LOCK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01118">1118</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad1d8fe731c52e5864384778961aec6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1d8fe731c52e5864384778961aec6cd">&#9670;&nbsp;</a></span>_GPIO_LOCK_LOCKKEY_LOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_LOCKKEY_LOCKED&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOCKED for GPIO_LOCK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01120">1120</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6aabeee3dda9e6fca77081b2fd1a22d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6aabeee3dda9e6fca77081b2fd1a22d9">&#9670;&nbsp;</a></span>_GPIO_LOCK_LOCKKEY_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_LOCKKEY_MASK&#160;&#160;&#160;0xFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_LOCKKEY </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01116">1116</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6b909dee8954403ae94d3b32c88f4e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b909dee8954403ae94d3b32c88f4e8c">&#9670;&nbsp;</a></span>_GPIO_LOCK_LOCKKEY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_LOCKKEY_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_LOCKKEY </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01115">1115</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga403ad841f2f383d1a6e00e5f45f5f529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga403ad841f2f383d1a6e00e5f45f5f529">&#9670;&nbsp;</a></span>_GPIO_LOCK_LOCKKEY_UNLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_LOCKKEY_UNLOCK&#160;&#160;&#160;0x0000A534UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UNLOCK for GPIO_LOCK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01121">1121</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9110b724acb679ead32a17b49c0ddf6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9110b724acb679ead32a17b49c0ddf6d">&#9670;&nbsp;</a></span>_GPIO_LOCK_LOCKKEY_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_LOCKKEY_UNLOCKED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode UNLOCKED for GPIO_LOCK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01119">1119</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab9ec00a084c22d8a9af42da0bda2f93c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9ec00a084c22d8a9af42da0bda2f93c">&#9670;&nbsp;</a></span>_GPIO_LOCK_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_LOCK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01114">1114</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0f3add17ac4a2c4efd2beb084e312c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f3add17ac4a2c4efd2beb084e312c5a">&#9670;&nbsp;</a></span>_GPIO_LOCK_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_LOCK_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_LOCK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01113">1113</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3acf44864bb5d377d20bb71be3d614ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3acf44864bb5d377d20bb71be3d614ef">&#9670;&nbsp;</a></span>_GPIO_P_CTRL_DRIVEMODE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_DRIVEMODE_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00075">75</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga987ea4a9b33bbe5b84594606ab52cae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga987ea4a9b33bbe5b84594606ab52cae4">&#9670;&nbsp;</a></span>_GPIO_P_CTRL_DRIVEMODE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_DRIVEMODE_HIGH&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode HIGH for GPIO_P_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00078">78</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga40826b199e82e2f6edddb6718cec3519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40826b199e82e2f6edddb6718cec3519">&#9670;&nbsp;</a></span>_GPIO_P_CTRL_DRIVEMODE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_DRIVEMODE_LOW&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOW for GPIO_P_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00079">79</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga373dd68b7b152d21c45de138b341f3c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga373dd68b7b152d21c45de138b341f3c1">&#9670;&nbsp;</a></span>_GPIO_P_CTRL_DRIVEMODE_LOWEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_DRIVEMODE_LOWEST&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOWEST for GPIO_P_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00077">77</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga634fae31ba22af888c0b26c9f452a559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga634fae31ba22af888c0b26c9f452a559">&#9670;&nbsp;</a></span>_GPIO_P_CTRL_DRIVEMODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_DRIVEMODE_MASK&#160;&#160;&#160;0x3UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_DRIVEMODE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00074">74</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf15659194606e9c0fee88052979b6c86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf15659194606e9c0fee88052979b6c86">&#9670;&nbsp;</a></span>_GPIO_P_CTRL_DRIVEMODE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_DRIVEMODE_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_DRIVEMODE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00073">73</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacc678717e344dffcf516e8cb4f01418a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc678717e344dffcf516e8cb4f01418a">&#9670;&nbsp;</a></span>_GPIO_P_CTRL_DRIVEMODE_STANDARD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_DRIVEMODE_STANDARD&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode STANDARD for GPIO_P_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00076">76</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3d76a876f21ac5234687c4ec41b482ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d76a876f21ac5234687c4ec41b482ed">&#9670;&nbsp;</a></span>_GPIO_P_CTRL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_MASK&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_P_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00072">72</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf616736ce9780d2762e52da4a473eb88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf616736ce9780d2762e52da4a473eb88">&#9670;&nbsp;</a></span>_GPIO_P_CTRL_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_CTRL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_P_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00071">71</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa1fbb6ede5379a8fe2041a351db96b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1fbb6ede5379a8fe2041a351db96b17">&#9670;&nbsp;</a></span>_GPIO_P_DIN_DIN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DIN_DIN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_DIN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00707">707</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga216ec380b15bd10fef35e37abefac250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga216ec380b15bd10fef35e37abefac250">&#9670;&nbsp;</a></span>_GPIO_P_DIN_DIN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DIN_DIN_MASK&#160;&#160;&#160;0xFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_DIN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00706">706</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac94bd3562f50553d3ff5eabe7f102541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac94bd3562f50553d3ff5eabe7f102541">&#9670;&nbsp;</a></span>_GPIO_P_DIN_DIN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DIN_DIN_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_DIN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00705">705</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga60ad1f76aca7eec0cb3b5da000d41b2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60ad1f76aca7eec0cb3b5da000d41b2f">&#9670;&nbsp;</a></span>_GPIO_P_DIN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DIN_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_P_DIN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00704">704</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0f43e44a05e912277d2fa697ad4412ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f43e44a05e912277d2fa697ad4412ab">&#9670;&nbsp;</a></span>_GPIO_P_DIN_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DIN_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_P_DIN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00703">703</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga43e578d55a8caa07568f937c544d468e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43e578d55a8caa07568f937c544d468e">&#9670;&nbsp;</a></span>_GPIO_P_DOUT_DOUT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUT_DOUT_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_DOUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00675">675</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga77a8bfa72ffc57f44cd8bca58c95cab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77a8bfa72ffc57f44cd8bca58c95cab2">&#9670;&nbsp;</a></span>_GPIO_P_DOUT_DOUT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUT_DOUT_MASK&#160;&#160;&#160;0xFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_DOUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00674">674</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaad3f7562d895bf7a0c369bca4bf6ca7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad3f7562d895bf7a0c369bca4bf6ca7f">&#9670;&nbsp;</a></span>_GPIO_P_DOUT_DOUT_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUT_DOUT_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_DOUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00673">673</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga927b9e60e35335ef340eb22320b8d512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga927b9e60e35335ef340eb22320b8d512">&#9670;&nbsp;</a></span>_GPIO_P_DOUT_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUT_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_P_DOUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00672">672</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadde9a5965dfc3193f57b7f26c3c24ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadde9a5965dfc3193f57b7f26c3c24ffc">&#9670;&nbsp;</a></span>_GPIO_P_DOUT_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUT_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_P_DOUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00671">671</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad2fb67c9cd3834cb8c4f05d064c15d90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2fb67c9cd3834cb8c4f05d064c15d90">&#9670;&nbsp;</a></span>_GPIO_P_DOUTCLR_DOUTCLR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTCLR_DOUTCLR_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_DOUTCLR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00691">691</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga96e379491e41c0b799621bf09e46ec16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96e379491e41c0b799621bf09e46ec16">&#9670;&nbsp;</a></span>_GPIO_P_DOUTCLR_DOUTCLR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTCLR_DOUTCLR_MASK&#160;&#160;&#160;0xFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_DOUTCLR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00690">690</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9f5edd46b1fd6a883b72e213c0e22e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f5edd46b1fd6a883b72e213c0e22e43">&#9670;&nbsp;</a></span>_GPIO_P_DOUTCLR_DOUTCLR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTCLR_DOUTCLR_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_DOUTCLR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00689">689</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac266e9909e8d5036f11b0ad85da8fab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac266e9909e8d5036f11b0ad85da8fab6">&#9670;&nbsp;</a></span>_GPIO_P_DOUTCLR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTCLR_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_P_DOUTCLR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00688">688</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga89d994f1ebc1aa344eb0cd85a2e62293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89d994f1ebc1aa344eb0cd85a2e62293">&#9670;&nbsp;</a></span>_GPIO_P_DOUTCLR_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTCLR_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_P_DOUTCLR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00687">687</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga875c29706a23599f3804d2163ed7a05e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga875c29706a23599f3804d2163ed7a05e">&#9670;&nbsp;</a></span>_GPIO_P_DOUTSET_DOUTSET_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTSET_DOUTSET_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_DOUTSET </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00683">683</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga96d0ed5957dbfd9c21a364dada9db78e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96d0ed5957dbfd9c21a364dada9db78e">&#9670;&nbsp;</a></span>_GPIO_P_DOUTSET_DOUTSET_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTSET_DOUTSET_MASK&#160;&#160;&#160;0xFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_DOUTSET </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00682">682</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4044b729b5d81bedc49a4bf043ad8f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4044b729b5d81bedc49a4bf043ad8f9e">&#9670;&nbsp;</a></span>_GPIO_P_DOUTSET_DOUTSET_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTSET_DOUTSET_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_DOUTSET </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00681">681</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gabaecf86cc8e347237f745203045136b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaecf86cc8e347237f745203045136b7">&#9670;&nbsp;</a></span>_GPIO_P_DOUTSET_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTSET_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_P_DOUTSET </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00680">680</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4a154aa4c113c14ec80d3a78bf3b983a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a154aa4c113c14ec80d3a78bf3b983a">&#9670;&nbsp;</a></span>_GPIO_P_DOUTSET_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTSET_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_P_DOUTSET </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00679">679</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae3e3c7476755e6c52026c88a37e11942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3e3c7476755e6c52026c88a37e11942">&#9670;&nbsp;</a></span>_GPIO_P_DOUTTGL_DOUTTGL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTTGL_DOUTTGL_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_DOUTTGL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00699">699</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga88d4fc8f2fd98b7dec162768b41109f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d4fc8f2fd98b7dec162768b41109f2">&#9670;&nbsp;</a></span>_GPIO_P_DOUTTGL_DOUTTGL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTTGL_DOUTTGL_MASK&#160;&#160;&#160;0xFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_DOUTTGL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00698">698</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga077cb9377175bc475764e522e7b6ed16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga077cb9377175bc475764e522e7b6ed16">&#9670;&nbsp;</a></span>_GPIO_P_DOUTTGL_DOUTTGL_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTTGL_DOUTTGL_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_DOUTTGL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00697">697</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae07d5bf7703e23cc12f571619be193b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae07d5bf7703e23cc12f571619be193b6">&#9670;&nbsp;</a></span>_GPIO_P_DOUTTGL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTTGL_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_P_DOUTTGL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00696">696</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga64a91492cf628f5c7bc123eb4588a8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64a91492cf628f5c7bc123eb4588a8a9">&#9670;&nbsp;</a></span>_GPIO_P_DOUTTGL_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_DOUTTGL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_P_DOUTTGL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00695">695</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga603940ddc9dae4d7fdff2dc079b87b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga603940ddc9dae4d7fdff2dc079b87b4e">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MASK&#160;&#160;&#160;0xFFFFFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00380">380</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab966c4af509448d231b36db2bbaa8110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab966c4af509448d231b36db2bbaa8110">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00455">455</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga97dcca63c7c65e06ada0bce65428054e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97dcca63c7c65e06ada0bce65428054e">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00456">456</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga00400674a21d9a2c7b3feb43a3f398f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00400674a21d9a2c7b3feb43a3f398f1">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00457">457</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga44a470eb7ffb2d93e8548b34dce97006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44a470eb7ffb2d93e8548b34dce97006">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00458">458</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf89f4f8cfaea6b3c95fd0adbc59fff00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf89f4f8cfaea6b3c95fd0adbc59fff00">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00459">459</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9455e36d139457d49d986f10a953be41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9455e36d139457d49d986f10a953be41">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_MASK&#160;&#160;&#160;0xF00UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE10 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00454">454</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga19102fe5f42ea71a36ed47e207a9286b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19102fe5f42ea71a36ed47e207a9286b">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00460">460</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8e9b2ed908609624366330f06deee090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e9b2ed908609624366330f06deee090">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00461">461</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4fde62b9e1cd841206879b74f6be35e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fde62b9e1cd841206879b74f6be35e1">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE10 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00453">453</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab52c18552e09b1751fba05b4e2915858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab52c18552e09b1751fba05b4e2915858">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00464">464</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga162d4861022b112f1d3f93f89173e8f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga162d4861022b112f1d3f93f89173e8f8">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00468">468</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0795e9e4a1f0dd603c8afaf5b185dd81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0795e9e4a1f0dd603c8afaf5b185dd81">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00469">469</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga49ebd515d1eb33e6c7d7e585a5324a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49ebd515d1eb33e6c7d7e585a5324a96">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00470">470</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gabd9c9e7295e7d3bdb65a3a6211119e93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd9c9e7295e7d3bdb65a3a6211119e93">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00471">471</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab5b21922e1fda5f0f2b8b7294ce87842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b21922e1fda5f0f2b8b7294ce87842">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00465">465</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2296803b4d1d632ccc7cc464660d75f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2296803b4d1d632ccc7cc464660d75f3">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00466">466</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa97b5a64ec96ab551aba44e289ac5b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa97b5a64ec96ab551aba44e289ac5b60">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00467">467</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6fc2f092d04671c094584ba5812d6c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fc2f092d04671c094584ba5812d6c2f">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00462">462</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4db83dad815e1e1ae098645162f704c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4db83dad815e1e1ae098645162f704c8">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE10_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE10_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00463">463</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaaa01c5aa51b83829b625619a48d15763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa01c5aa51b83829b625619a48d15763">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00491">491</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae72ee73b7c8f7894ccb9f4f2472f8224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae72ee73b7c8f7894ccb9f4f2472f8224">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00492">492</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga88e52ed12baa1f1ec6d3ad8aa8d95957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88e52ed12baa1f1ec6d3ad8aa8d95957">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00493">493</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2799c7e7d32aacdd764c1428d1b8f38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2799c7e7d32aacdd764c1428d1b8f38d">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00494">494</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga95606a5c9c553dc7e94b1baef75bb02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95606a5c9c553dc7e94b1baef75bb02d">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00495">495</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga79aac0429bd5885ba505ffbee86df608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79aac0429bd5885ba505ffbee86df608">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_MASK&#160;&#160;&#160;0xF000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE11 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00490">490</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga87b3d7fc61f100318ecec5c6d1ccc4a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87b3d7fc61f100318ecec5c6d1ccc4a8">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00496">496</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa93eb6a2882404d6ba30e62205c54165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa93eb6a2882404d6ba30e62205c54165">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00497">497</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga518245b01f3884421db838636b12caf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga518245b01f3884421db838636b12caf7">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE11 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00489">489</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2559807e1e32f4e8429c71037117fc2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2559807e1e32f4e8429c71037117fc2a">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00500">500</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga79e328606a0d6789ccdf96b059b1ff1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79e328606a0d6789ccdf96b059b1ff1a">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00504">504</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3f654a129bdb14c3244d1ef718a1e4a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f654a129bdb14c3244d1ef718a1e4a8">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00505">505</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gada4e9eeaae7956aa80c6a35f2d79b0e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada4e9eeaae7956aa80c6a35f2d79b0e5">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00506">506</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga560af7c2b8efb53217246acb34c30394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga560af7c2b8efb53217246acb34c30394">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00507">507</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0a103b5915d8ae1614e7eb97d7abbe23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a103b5915d8ae1614e7eb97d7abbe23">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00501">501</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga653292ed3cb6603c331348f9cbc29fc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga653292ed3cb6603c331348f9cbc29fc5">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00502">502</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga862ae7421bf76b340e370f69804031f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga862ae7421bf76b340e370f69804031f8">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00503">503</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga754e2cda6d853191b3b34ac861e019c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga754e2cda6d853191b3b34ac861e019c4">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00498">498</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac51c3f9d90a57888d35b0cc152f5f40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac51c3f9d90a57888d35b0cc152f5f40e">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE11_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE11_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00499">499</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5b2967fe5024db1ac99cd5d34a3b9de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b2967fe5024db1ac99cd5d34a3b9de4">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00527">527</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab89353c2a95c5838242482278f5c2517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab89353c2a95c5838242482278f5c2517">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00528">528</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9ae9dda4464267b36a01193836383299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ae9dda4464267b36a01193836383299">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00529">529</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga27d71256f80312e431ecba0377c3e477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27d71256f80312e431ecba0377c3e477">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00530">530</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7ba78b0afe5830ceeb171ccbdd952f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ba78b0afe5830ceeb171ccbdd952f9f">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00531">531</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7d4d72a28d0b40a6685dbcb41a5a0daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d4d72a28d0b40a6685dbcb41a5a0daa">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_MASK&#160;&#160;&#160;0xF0000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE12 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00526">526</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac95bd4b773a6560e02643f3cdc00ecdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac95bd4b773a6560e02643f3cdc00ecdd">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00532">532</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6b5b74355395e538d761ba9ae88905de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b5b74355395e538d761ba9ae88905de">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00533">533</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9150068b0bf3916ba762272c7927e231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9150068b0bf3916ba762272c7927e231">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE12 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00525">525</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa84e2ffa445a367a9c6a617b8009f676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa84e2ffa445a367a9c6a617b8009f676">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00536">536</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8ada490fb760bec42588d88637a1f92a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ada490fb760bec42588d88637a1f92a">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00540">540</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaadbc38539e39e48571fff60831f2c299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadbc38539e39e48571fff60831f2c299">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00541">541</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga74e7f4854ff0df4d19eb7deadc770570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74e7f4854ff0df4d19eb7deadc770570">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00542">542</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga34f13a7464755144eca1152a81d5d32a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34f13a7464755144eca1152a81d5d32a">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00543">543</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga27182d67debafb451c1e5546e090aec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27182d67debafb451c1e5546e090aec3">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00537">537</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga285f71bb114673d05f127d41805a9532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga285f71bb114673d05f127d41805a9532">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00538">538</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga700926bd10787b33c069d45980a9e0de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga700926bd10787b33c069d45980a9e0de">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00539">539</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga159a95d8f43ce310205512420eadee3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga159a95d8f43ce310205512420eadee3f">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00534">534</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadd3addb609f18a1e39f51bcaad4be74d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd3addb609f18a1e39f51bcaad4be74d">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE12_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE12_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00535">535</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6bed743d3e11a66c6c9b7188b80f4823"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bed743d3e11a66c6c9b7188b80f4823">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00563">563</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7ca6ee56e4818146d6f740997fb0bec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ca6ee56e4818146d6f740997fb0bec0">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00564">564</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga833016eb8cad1f44fe6d82a558ed2673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga833016eb8cad1f44fe6d82a558ed2673">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00565">565</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab6c8202ece40cd4d3f33df98fd8e6084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6c8202ece40cd4d3f33df98fd8e6084">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00566">566</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga512f595d0d27f26ce73a689d00ca279f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga512f595d0d27f26ce73a689d00ca279f">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00567">567</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga237285aa086ea6a216dead15f24b9bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga237285aa086ea6a216dead15f24b9bee">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_MASK&#160;&#160;&#160;0xF00000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE13 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00562">562</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa3a2a784de04bb4af1aa846562d90e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3a2a784de04bb4af1aa846562d90e68">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00568">568</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gabd9ed816ec9e7a6af8eee29ad8e0dba1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd9ed816ec9e7a6af8eee29ad8e0dba1">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00569">569</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa846e304f30ecd764fdf481939cae9ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa846e304f30ecd764fdf481939cae9ca">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_SHIFT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE13 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00561">561</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga45699178512b7263399e82a8191139a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45699178512b7263399e82a8191139a4">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00572">572</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8aa57cc740dc3ec28c2bbbcccd1e22ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aa57cc740dc3ec28c2bbbcccd1e22ff">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00576">576</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6cdb1a2564dcb35dd821eb7f1692c59c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cdb1a2564dcb35dd821eb7f1692c59c">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00577">577</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga10d3146e8e64df49a1391024433cf9e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10d3146e8e64df49a1391024433cf9e5">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00578">578</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa3cc7dd28fd72fb6de9209a530d56eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3cc7dd28fd72fb6de9209a530d56eb0">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00579">579</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaed413f5ecb1bd54c880a28c4a39e4d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed413f5ecb1bd54c880a28c4a39e4d7c">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00573">573</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab3f58157f5917f810ca45a38eeb2d937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f58157f5917f810ca45a38eeb2d937">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00574">574</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga08cd573ac46e83f8647bdbb892447ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08cd573ac46e83f8647bdbb892447ef4">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00575">575</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaaa57a9854c2b8c1b64c74a5a74418e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa57a9854c2b8c1b64c74a5a74418e52">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00570">570</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga54e312aebd93d6ad4fda3cf3c814afe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54e312aebd93d6ad4fda3cf3c814afe3">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE13_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE13_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00571">571</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaaf530d5798eb74f9e340ea400d37c4c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf530d5798eb74f9e340ea400d37c4c5">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00599">599</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaec09de3335b1143e3c23c8260ba34f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec09de3335b1143e3c23c8260ba34f2b">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00600">600</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4d46cf568ad55bb0198df212ab51b2ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d46cf568ad55bb0198df212ab51b2ad">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00601">601</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga039f0f6f5bc49f0374b9953066f2935a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga039f0f6f5bc49f0374b9953066f2935a">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00602">602</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf0d7dc83713e3d8e96eded2d75945103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0d7dc83713e3d8e96eded2d75945103">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00603">603</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae41576f207050029e3d07b627d61fc71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae41576f207050029e3d07b627d61fc71">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_MASK&#160;&#160;&#160;0xF000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE14 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00598">598</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad2ae68ecd4feab15b9910ca05340fc07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2ae68ecd4feab15b9910ca05340fc07">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00604">604</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga82758106519b42233fa74669abf0b9f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82758106519b42233fa74669abf0b9f7">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00605">605</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab2bf1993caec78d163df6bc5bc1bb640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2bf1993caec78d163df6bc5bc1bb640">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE14 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00597">597</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga72323b657df2c8b16a690aef2c25d970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72323b657df2c8b16a690aef2c25d970">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00608">608</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3469c00a867efc4c3841aab4e9bf84b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3469c00a867efc4c3841aab4e9bf84b0">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00612">612</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga39bac21d9a762a2d294959edf590ffdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39bac21d9a762a2d294959edf590ffdc">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00613">613</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad0bef09ca35f1dff5e2a5ad1e06c4e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0bef09ca35f1dff5e2a5ad1e06c4e49">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00614">614</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga428235abf2947acd48926eec790bcfd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga428235abf2947acd48926eec790bcfd9">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00615">615</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga95d3ca8db8c7dda4761ed47292d5a8fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95d3ca8db8c7dda4761ed47292d5a8fb">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00609">609</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2f62d7b6a007282b3cb80efe98165df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f62d7b6a007282b3cb80efe98165df3">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00610">610</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaeb9dfbe6a2d10d86aac45bcd9482e0b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb9dfbe6a2d10d86aac45bcd9482e0b9">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00611">611</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2bb4a2b1aae7e07560bfa20352c00ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bb4a2b1aae7e07560bfa20352c00ed1">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00606">606</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1c33339f66cb76651948d38cdcaeb0b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c33339f66cb76651948d38cdcaeb0b8">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE14_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE14_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00607">607</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6d94bd18b1ebe6b344bb9f6e5e80cc8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d94bd18b1ebe6b344bb9f6e5e80cc8f">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00635">635</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga173edc75a8aa8e57d29b5847e7f9f620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga173edc75a8aa8e57d29b5847e7f9f620">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00636">636</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1b71e43781b7089e3a56eda444b7dbb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b71e43781b7089e3a56eda444b7dbb3">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00637">637</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1a3c8f8d97c52a9df9a18d881f3d494f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a3c8f8d97c52a9df9a18d881f3d494f">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00638">638</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6a553787786e8ece75746347adc40b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a553787786e8ece75746347adc40b44">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00639">639</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaeb8d2b433d7435fdf1442928958a119e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb8d2b433d7435fdf1442928958a119e">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_MASK&#160;&#160;&#160;0xF0000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE15 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00634">634</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaec2771e35fc19ced2416b8169150c290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec2771e35fc19ced2416b8169150c290">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00640">640</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa879acfb5058a9c715497138d189ebe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa879acfb5058a9c715497138d189ebe0">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00641">641</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga46b8eb9fd92fb2010c88911918fced1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46b8eb9fd92fb2010c88911918fced1c">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_SHIFT&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE15 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00633">633</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaddc108b06c790ce092f800814aa3899a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddc108b06c790ce092f800814aa3899a">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00644">644</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafd8a89734fa31ba5ba779f07bcc9a543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd8a89734fa31ba5ba779f07bcc9a543">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00648">648</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5b7dbef03d30c5179f86eb98aae08dcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b7dbef03d30c5179f86eb98aae08dcb">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00649">649</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa2c4cfb845abfb53b5889c881567500b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2c4cfb845abfb53b5889c881567500b">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00650">650</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac1ef217ca32f4963505a4c235f24d1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1ef217ca32f4963505a4c235f24d1e8">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00651">651</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2444b7319f7a878404ede466e2ae6c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2444b7319f7a878404ede466e2ae6c04">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00645">645</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac3fe989ee68a0cea63fac0ccfac57a4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3fe989ee68a0cea63fac0ccfac57a4b">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00646">646</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3e5fc6a40838bd1a420b3e0a6b27b300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e5fc6a40838bd1a420b3e0a6b27b300">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00647">647</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9bc195e4b8823602dfcc6ef69d614f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bc195e4b8823602dfcc6ef69d614f0f">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00642">642</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab8f79dad8822ea59687ff01f83b9d030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8f79dad8822ea59687ff01f83b9d030">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE15_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE15_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00643">643</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa941ecabae98ce86aff0df7026b34a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa941ecabae98ce86aff0df7026b34a76">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00383">383</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaed5f9bfc0cf27ec842cd6a349b8c87f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed5f9bfc0cf27ec842cd6a349b8c87f4">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00384">384</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7cb757eeb7ea29c1a39b7cdec12e9cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cb757eeb7ea29c1a39b7cdec12e9cb5">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00385">385</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga28f4ab9266f73aea2cdfa9245f1ef717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28f4ab9266f73aea2cdfa9245f1ef717">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00386">386</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga68b2da72bf03f4f25a9abc83d605831d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68b2da72bf03f4f25a9abc83d605831d">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00387">387</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7757a7c7327e150db3a415e3ddbc6fac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7757a7c7327e150db3a415e3ddbc6fac">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_MASK&#160;&#160;&#160;0xFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE8 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00382">382</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae56e188fc33386cb496c35e0d53ff050"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae56e188fc33386cb496c35e0d53ff050">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00388">388</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa864392e40eacffac61e458e0be0fb50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa864392e40eacffac61e458e0be0fb50">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00389">389</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad6418568cffc5e931da4cc2eaf2d67f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6418568cffc5e931da4cc2eaf2d67f1">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE8 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00381">381</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaeec7149074a8755ce424fa9747626fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeec7149074a8755ce424fa9747626fbc">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00392">392</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7e5578325c4f94f1113dabb39781cb8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e5578325c4f94f1113dabb39781cb8f">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00396">396</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1b5353afedbffc138579e92e617a9f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b5353afedbffc138579e92e617a9f17">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00397">397</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga50b9a0ac0e84496b1c408313db5491a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50b9a0ac0e84496b1c408313db5491a1">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00398">398</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac28e51ed7d8b19f2b9fafb6a743b8dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac28e51ed7d8b19f2b9fafb6a743b8dfc">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00399">399</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga892a5e1d981daecf6eaf22cd43819aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga892a5e1d981daecf6eaf22cd43819aaa">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00393">393</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1a6796b9d0a26b814b60a7bf75f36fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a6796b9d0a26b814b60a7bf75f36fbc">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00394">394</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga93edc35a95846dcaef8e11f5a2a6b805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93edc35a95846dcaef8e11f5a2a6b805">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00395">395</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf907acdf10ae414cb46904c6ea993c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf907acdf10ae414cb46904c6ea993c5f">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00390">390</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab6725b239909a3527fbe87023ebf1b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6725b239909a3527fbe87023ebf1b88">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE8_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE8_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00391">391</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf327b43ac38d3c75893997b5a05584a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf327b43ac38d3c75893997b5a05584a6">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00419">419</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf8c10422b894ae67d9bb15d6add9aaee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8c10422b894ae67d9bb15d6add9aaee">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00420">420</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac4e4976b77a5b6378de160ce2fbcef76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4e4976b77a5b6378de160ce2fbcef76">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00421">421</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga32a6d1941316fc613b7d6d86703a3442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32a6d1941316fc613b7d6d86703a3442">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00422">422</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga438f79e9734a0501b02a418854b2adab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga438f79e9734a0501b02a418854b2adab">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00423">423</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga52b5728dc34c630b50f9eed125c7b04b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52b5728dc34c630b50f9eed125c7b04b">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_MASK&#160;&#160;&#160;0xF0UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE9 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00418">418</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5219b68d0255ee700f8c5424e0a4436c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5219b68d0255ee700f8c5424e0a4436c">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00424">424</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga24c7acce90f1686e89bd0dda8e17b5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24c7acce90f1686e89bd0dda8e17b5dc">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00425">425</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga01f0c1ecd52678ab19a5a86e3962dbfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01f0c1ecd52678ab19a5a86e3962dbfc">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE9 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00417">417</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf96519bdc847a360af5f899acda1a36c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf96519bdc847a360af5f899acda1a36c">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00428">428</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad4dfc3e797a71dd62722695bb30dd426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4dfc3e797a71dd62722695bb30dd426">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00432">432</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga33e6b039fe4d71c4d414fd8680403392"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33e6b039fe4d71c4d414fd8680403392">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00433">433</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4e781205b4bd71d83f117748b29f5795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e781205b4bd71d83f117748b29f5795">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00434">434</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7128535bfe9540e26fc0f37ac329686d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7128535bfe9540e26fc0f37ac329686d">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00435">435</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga519745bc06c96ed1ace1765bf1f12b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga519745bc06c96ed1ace1765bf1f12b66">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00429">429</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafe2a5dbd385a9d18104643c2989da81e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe2a5dbd385a9d18104643c2989da81e">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00430">430</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0e52b28d48bbcab3aacd7cb766ddabdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e52b28d48bbcab3aacd7cb766ddabdf">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00431">431</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2c33bddfcb7d61e398eaba955788fce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c33bddfcb7d61e398eaba955788fce2">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00426">426</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaadae98c8b944f71e27909f276c6c0e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadae98c8b944f71e27909f276c6c0e09">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_MODE9_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_MODE9_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00427">427</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga285666db8b1befb40484fe2089403089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga285666db8b1befb40484fe2089403089">&#9670;&nbsp;</a></span>_GPIO_P_MODEH_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEH_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00379">379</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga51b5540db8d88c64f89af5d5766d5b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51b5540db8d88c64f89af5d5766d5b1b">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MASK&#160;&#160;&#160;0xFFFFFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00088">88</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga43feac9085330e17a2bcfb85ad7a8f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43feac9085330e17a2bcfb85ad7a8f21">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00091">91</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa6c8a10477eb7923f05deeaeab89436c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6c8a10477eb7923f05deeaeab89436c">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00092">92</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga37dc60b39ff058b291a06ee627ca6c6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37dc60b39ff058b291a06ee627ca6c6b">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00093">93</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga136ddf845c159b412e2699f137b284dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga136ddf845c159b412e2699f137b284dc">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00094">94</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad3847113bdda2d633e44f6ae0016a015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3847113bdda2d633e44f6ae0016a015">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00095">95</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga005ace928e56ea5fc6fa42937d616f6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga005ace928e56ea5fc6fa42937d616f6e">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_MASK&#160;&#160;&#160;0xFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00090">90</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6e647ba1930419cbcb07788e7b4bae05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e647ba1930419cbcb07788e7b4bae05">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00096">96</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac658f676c807c7e550c47c05a2400e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac658f676c807c7e550c47c05a2400e4f">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00097">97</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga88ca06660491f68a8036c4811f927a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88ca06660491f68a8036c4811f927a13">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE0 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00089">89</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga37a8f1a8f065e73086d2e11f98199b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37a8f1a8f065e73086d2e11f98199b75">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00100">100</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9301226912b0b3902a6371be103b8722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9301226912b0b3902a6371be103b8722">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00104">104</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9780362b843280065c164e4a4185822a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9780362b843280065c164e4a4185822a">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00105">105</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga58be084aaf60d2815c904cb8832a6f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58be084aaf60d2815c904cb8832a6f63">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00106">106</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5dbd3b7fd066dc694c0c027d55982004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dbd3b7fd066dc694c0c027d55982004">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00107">107</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2804add7de5d7ccebe1d04a3dec48671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2804add7de5d7ccebe1d04a3dec48671">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00101">101</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa42fa31f3adf22164127ce320fe9ea03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa42fa31f3adf22164127ce320fe9ea03">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00102">102</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf4d89551bb5c8eaf069a7b6b4d41b30a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4d89551bb5c8eaf069a7b6b4d41b30a">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00103">103</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0134285db0a27d8922d2fe5fff79e5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0134285db0a27d8922d2fe5fff79e5a7">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00098">98</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaebe5bfd0a5338776a7fbfb6ac70a0a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebe5bfd0a5338776a7fbfb6ac70a0a18">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE0_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE0_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00099">99</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0f95ece1a051fb4b31fe67cb6164fd98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f95ece1a051fb4b31fe67cb6164fd98">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00127">127</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadb0a83f8f6bce4f71eb0b15e26ede16d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb0a83f8f6bce4f71eb0b15e26ede16d">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00128">128</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf660ae51cd19d21db7acab773c078c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf660ae51cd19d21db7acab773c078c30">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00129">129</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga03cb313d5821d3c7f4eb74937201380c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03cb313d5821d3c7f4eb74937201380c">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00130">130</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga55a907db63d6b7fc9051b20107cad9fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55a907db63d6b7fc9051b20107cad9fa">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00131">131</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8ef33e04378f452ffb1e825c7a8e1ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ef33e04378f452ffb1e825c7a8e1ce3">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_MASK&#160;&#160;&#160;0xF0UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00126">126</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4c3be139fc28a2e54802e5541908fd5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c3be139fc28a2e54802e5541908fd5d">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00132">132</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga10d5f86b6b77bfddde42c20ac2067cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10d5f86b6b77bfddde42c20ac2067cca">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00133">133</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0116018f2936e982671bb9f938d11b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0116018f2936e982671bb9f938d11b53">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_SHIFT&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE1 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00125">125</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5785959d477c68bc5a3c36482596de59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5785959d477c68bc5a3c36482596de59">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00136">136</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab3d135172278d662530ba9f4a38702a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3d135172278d662530ba9f4a38702a3">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00140">140</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5d0f76a3db635d99d179c6b39609dbd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d0f76a3db635d99d179c6b39609dbd2">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00141">141</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga39152adb081a4c8f16de5defd6773df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39152adb081a4c8f16de5defd6773df2">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00142">142</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga096c14c9a6cb1c0d5eef027c0970ff44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga096c14c9a6cb1c0d5eef027c0970ff44">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00143">143</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5a673382f6ea4c9e42038a50583b11e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a673382f6ea4c9e42038a50583b11e9">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00137">137</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7c587384074adb0132883873bfddb3a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c587384074adb0132883873bfddb3a7">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00138">138</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9312f50985baef42b998a97498f774b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9312f50985baef42b998a97498f774b5">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00139">139</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2d741e91a53062b46a6e54ac02ed54c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d741e91a53062b46a6e54ac02ed54c0">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00134">134</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7c95bbd43980b6eced90277c849bf587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c95bbd43980b6eced90277c849bf587">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE1_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE1_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00135">135</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2682c718a532b7c298429719679ad6e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2682c718a532b7c298429719679ad6e0">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00163">163</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf9bf53ce6e06147d11be70702f09351a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9bf53ce6e06147d11be70702f09351a">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00164">164</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad2956a890e77a630e8b7bae684e68d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2956a890e77a630e8b7bae684e68d16">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00165">165</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae3af0f609e9c787ffc0339e4e82216b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3af0f609e9c787ffc0339e4e82216b5">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00166">166</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga94c86f5fcc919c683f4763d46da0e208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94c86f5fcc919c683f4763d46da0e208">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00167">167</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad423191f79a2459b8f41fdfad630f45b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad423191f79a2459b8f41fdfad630f45b">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_MASK&#160;&#160;&#160;0xF00UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE2 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00162">162</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga61456b30a39f97d9c182292f86a33d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61456b30a39f97d9c182292f86a33d75">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00168">168</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga334d1cfd0f16634c07e0b5216a1429e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga334d1cfd0f16634c07e0b5216a1429e9">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00169">169</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac48fd262f0652b6da963a3d161a31f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac48fd262f0652b6da963a3d161a31f81">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE2 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00161">161</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacd4eaf59e5c74692bc0035bb8e6ba411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4eaf59e5c74692bc0035bb8e6ba411">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00172">172</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab9dfa290325a2413aebab0e7c1abc7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9dfa290325a2413aebab0e7c1abc7bf">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00176">176</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2f4759e8f3cf87f0705fbc9b6c1ca16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f4759e8f3cf87f0705fbc9b6c1ca16a">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00177">177</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacf3b0c93c643db2cf9c71bb2767d1570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf3b0c93c643db2cf9c71bb2767d1570">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00178">178</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga506942119ebb97aa8e861eba213a4518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506942119ebb97aa8e861eba213a4518">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00179">179</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4e68ceac107b36b9cc643727bb0bd3f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e68ceac107b36b9cc643727bb0bd3f2">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00173">173</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaec74383896c55045eec21a18dc6dc7ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec74383896c55045eec21a18dc6dc7ec">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00174">174</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6dcc6837159843680ebdf916774b93f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dcc6837159843680ebdf916774b93f1">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00175">175</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9153e1371e2c89e361e85bef65e2fa46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9153e1371e2c89e361e85bef65e2fa46">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00170">170</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga07cc8c1afa15c70e7463b439c0e20bec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07cc8c1afa15c70e7463b439c0e20bec">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE2_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE2_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00171">171</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga167e8b4bb9c38d7d55855761425de241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga167e8b4bb9c38d7d55855761425de241">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00199">199</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga85b8256d9ef86f65f6df9486ff5c5087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85b8256d9ef86f65f6df9486ff5c5087">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00200">200</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7bc97fc81a5dd415786ccef0035a60b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bc97fc81a5dd415786ccef0035a60b4">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00201">201</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga39ac56171a4bc6081299f83adbce957b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39ac56171a4bc6081299f83adbce957b">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00202">202</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1c99fc57e710523447da94e4118504bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c99fc57e710523447da94e4118504bb">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00203">203</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae6cc8753077eb5e44d7672226d40bf55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6cc8753077eb5e44d7672226d40bf55">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_MASK&#160;&#160;&#160;0xF000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE3 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00198">198</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaecfb543dd226ab665dfee6929e7d1e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecfb543dd226ab665dfee6929e7d1e5e">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00204">204</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga89b12793f34831ed5e0863305fbf1f1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89b12793f34831ed5e0863305fbf1f1e">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00205">205</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa6cdb4ec420475feb5c58b4e999ea200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6cdb4ec420475feb5c58b4e999ea200">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE3 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00197">197</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3ff73963568188e45dd7c8be0493f215"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ff73963568188e45dd7c8be0493f215">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00208">208</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2c9497f55459965f692b87de06c8271e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c9497f55459965f692b87de06c8271e">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00212">212</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga05e44e03066afbb40f76c62b9ef7e591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05e44e03066afbb40f76c62b9ef7e591">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00213">213</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga864aaa708ca172e91e3cc32ec05badb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga864aaa708ca172e91e3cc32ec05badb6">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00214">214</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9b228c70888c47591e0e1e25aa9b3af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b228c70888c47591e0e1e25aa9b3af9">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00215">215</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gabfa606cde82b00515337eefa8318b997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfa606cde82b00515337eefa8318b997">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00209">209</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2d0868e9f4f7daf92481fcc991da912f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d0868e9f4f7daf92481fcc991da912f">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00210">210</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga155e64872975800a9aefc051531c3021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga155e64872975800a9aefc051531c3021">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00211">211</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9fd002fff676569d83d10305e939915a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fd002fff676569d83d10305e939915a">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00206">206</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7809419ae2bc3293b11673a3b657f038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7809419ae2bc3293b11673a3b657f038">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE3_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE3_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00207">207</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac3cce1af43a38cb84b94dda2ed48e1e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3cce1af43a38cb84b94dda2ed48e1e3">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00235">235</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga974cb77e75489b3898e7cefb06f690a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga974cb77e75489b3898e7cefb06f690a7">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00236">236</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab02b8f0634599abd50d9ca83e7c8915a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab02b8f0634599abd50d9ca83e7c8915a">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00237">237</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga871d2301c6f98989b3d55715efaa07f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga871d2301c6f98989b3d55715efaa07f1">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00238">238</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1f01b4d36a1da99f647f8615478b426b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f01b4d36a1da99f647f8615478b426b">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00239">239</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf3a011ac7b2aed8da51e696467343030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3a011ac7b2aed8da51e696467343030">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_MASK&#160;&#160;&#160;0xF0000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE4 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00234">234</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5d949cd5c10ed35e6ffbd5e21f3ec942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d949cd5c10ed35e6ffbd5e21f3ec942">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00240">240</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6c362a08647e8226a15d51b7ed417923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c362a08647e8226a15d51b7ed417923">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00241">241</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga907b885389b37a4341e70e119ca1dacd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga907b885389b37a4341e70e119ca1dacd">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE4 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00233">233</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2cfefbaa6259465755752548209e368c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cfefbaa6259465755752548209e368c">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00244">244</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaddc94c48b8b66e6496a057123b97e1f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddc94c48b8b66e6496a057123b97e1f2">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00248">248</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae45fdc9a897f09315ba5beb2d95cf8d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae45fdc9a897f09315ba5beb2d95cf8d5">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00249">249</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacb0d1e7d325c53213374c86aff40f74b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb0d1e7d325c53213374c86aff40f74b">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00250">250</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga94c8254e0f69634c4652fa402cc63f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94c8254e0f69634c4652fa402cc63f02">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00251">251</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab97835f41b1d4326aeaa59ae4178244f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab97835f41b1d4326aeaa59ae4178244f">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00245">245</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5cecb132922e68ff2e3c1f80456c1b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cecb132922e68ff2e3c1f80456c1b36">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00246">246</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga570095c2d98fdaaf50cf7045c1197e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga570095c2d98fdaaf50cf7045c1197e85">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00247">247</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7db28d5144f835111260685832327dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7db28d5144f835111260685832327dbd">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00242">242</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga953ee51f5678ef772a5a1fa092ba5976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga953ee51f5678ef772a5a1fa092ba5976">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE4_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE4_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00243">243</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2f31a880a25bb4991025bd8c15bb6d4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f31a880a25bb4991025bd8c15bb6d4d">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00271">271</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga543df364a3e5c7df3cdabb8f13d62907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga543df364a3e5c7df3cdabb8f13d62907">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00272">272</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0f23f915abce45114532b09334b8a4c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f23f915abce45114532b09334b8a4c6">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00273">273</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga01c5850e8b19d121ea1ca8fa67a14de7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01c5850e8b19d121ea1ca8fa67a14de7">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00274">274</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4780b220450d082a2f92374ec9a4827d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4780b220450d082a2f92374ec9a4827d">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00275">275</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf0abaf8771ebd12850667506d9ddaa4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0abaf8771ebd12850667506d9ddaa4c">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_MASK&#160;&#160;&#160;0xF00000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE5 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00270">270</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf93088bcb1f0aea6a958972f57b7b931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf93088bcb1f0aea6a958972f57b7b931">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00276">276</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga298a2c0658d20327c7336acf59f6ca94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga298a2c0658d20327c7336acf59f6ca94">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00277">277</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9ea4479d84e582bebb08ec2349c4b32e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ea4479d84e582bebb08ec2349c4b32e">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_SHIFT&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE5 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00269">269</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga865ac6efa404c2efc795d06996b51bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga865ac6efa404c2efc795d06996b51bca">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00280">280</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4b994d50391e2d1c351bc63b2ab081cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b994d50391e2d1c351bc63b2ab081cc">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00284">284</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0f2572fffa5bd507f1ab80358c3ba7f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f2572fffa5bd507f1ab80358c3ba7f1">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00285">285</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1fb051d098bc0454c8a60b300c20970c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fb051d098bc0454c8a60b300c20970c">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00286">286</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0f3e54c61c7c70ee88a42839ef5ecece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f3e54c61c7c70ee88a42839ef5ecece">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00287">287</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga68d4c2ca090f6cc0c0e18705621b96d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68d4c2ca090f6cc0c0e18705621b96d2">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00281">281</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab4136ec6b3daa12ded454c3b0ab3e49c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4136ec6b3daa12ded454c3b0ab3e49c">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00282">282</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacca523d66c9a6b707aeef3b5f92ad5fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacca523d66c9a6b707aeef3b5f92ad5fa">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00283">283</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaedca4b3f56c7cd319eff2b35a9dd599e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedca4b3f56c7cd319eff2b35a9dd599e">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00278">278</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga940faf6f629a94a86d19f9f4388ab895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga940faf6f629a94a86d19f9f4388ab895">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE5_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE5_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00279">279</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga828db44d3d4cfbd3e6b6eb9e45bd44b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga828db44d3d4cfbd3e6b6eb9e45bd44b7">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00307">307</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga127b26f64ea7a68a68bdef04de6c1c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga127b26f64ea7a68a68bdef04de6c1c1d">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00308">308</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae4098228da27a192c0453def2a5ff138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4098228da27a192c0453def2a5ff138">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00309">309</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae181297b6bc3a3d914ffd719bc4a8035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae181297b6bc3a3d914ffd719bc4a8035">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00310">310</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga791e847175ce995571718163380f693c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga791e847175ce995571718163380f693c">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00311">311</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8f00c18c6858955ce6d100c4580d1f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f00c18c6858955ce6d100c4580d1f4e">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_MASK&#160;&#160;&#160;0xF000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE6 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00306">306</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga53fd91e1b8c054dfb8c679dc8bd4563e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53fd91e1b8c054dfb8c679dc8bd4563e">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00312">312</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae2e231f78755d29249c84de9f4d8354f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2e231f78755d29249c84de9f4d8354f">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00313">313</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga375a16c7e45209e19b267de752ee80f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga375a16c7e45209e19b267de752ee80f4">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE6 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00305">305</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8e5a09edf0f4085b023fd5ac5ba1b164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e5a09edf0f4085b023fd5ac5ba1b164">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00316">316</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8fbc3f75e32af0649d9442e59ac88560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fbc3f75e32af0649d9442e59ac88560">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00320">320</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga542ea8e9b5d04271ac7a2938f00c078f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga542ea8e9b5d04271ac7a2938f00c078f">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00321">321</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaca4aa9e6b7c5ef544e90612332915a5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca4aa9e6b7c5ef544e90612332915a5e">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00322">322</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5860421e404f4ac25876902d9de5abd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5860421e404f4ac25876902d9de5abd2">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00323">323</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga203ee97f0d24e82b977277f8bb2d7569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga203ee97f0d24e82b977277f8bb2d7569">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00317">317</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga77c5fbd4774ac8a620b6402552d603d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77c5fbd4774ac8a620b6402552d603d8">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00318">318</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaecb3f06dde598ef6a4bc366508f0bb15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecb3f06dde598ef6a4bc366508f0bb15">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00319">319</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac034ac4dd63dd261b3ed906fef7f0c8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac034ac4dd63dd261b3ed906fef7f0c8a">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00314">314</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7a51136754c989212411f4e1945cc2f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a51136754c989212411f4e1945cc2f2">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE6_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE6_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00315">315</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga08c6c5d9e6a4e1b7a89b907418739985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08c6c5d9e6a4e1b7a89b907418739985">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00343">343</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga37f33fffc8146cdbb225d1d2f2e56f13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37f33fffc8146cdbb225d1d2f2e56f13">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_DISABLED&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00344">344</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaab3b3d2a902617816ace2567143db5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab3b3d2a902617816ace2567143db5f7">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_INPUT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00345">345</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga42f31cef5233fe4d5aeec4bc28fc8257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42f31cef5233fe4d5aeec4bc28fc8257">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_INPUTPULL&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00346">346</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadc9f395912cdd149cd2377b71a962912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc9f395912cdd149cd2377b71a962912">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_INPUTPULLFILTER&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00347">347</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8d0c011ffbd3e09e8a26819a4a3e4f1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d0c011ffbd3e09e8a26819a4a3e4f1a">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_MASK&#160;&#160;&#160;0xF0000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_MODE7 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00342">342</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae92fd585a937fdfea85930ff0edd5f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae92fd585a937fdfea85930ff0edd5f90">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_PUSHPULL&#160;&#160;&#160;0x00000004UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00348">348</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaaff81ef3a4edeaea3a9cb678225d5180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaff81ef3a4edeaea3a9cb678225d5180">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_PUSHPULLDRIVE&#160;&#160;&#160;0x00000005UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00349">349</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae7c1eb6b07da30729f0fd013648fa5e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7c1eb6b07da30729f0fd013648fa5e0">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_SHIFT&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_MODE7 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00341">341</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3accd558d602e71dd391227b422f4c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3accd558d602e71dd391227b422f4c2e">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDAND&#160;&#160;&#160;0x00000008UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00352">352</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga347ae173576ebc08b699f1c3eb4639b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga347ae173576ebc08b699f1c3eb4639b6">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDANDDRIVE&#160;&#160;&#160;0x0000000CUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00356">356</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaeb8e37571d1b46ec920123997df1b9ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb8e37571d1b46ec920123997df1b9ec">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER&#160;&#160;&#160;0x0000000DUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00357">357</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0f14abfa1a3e6e2f2e3ec08324e4c876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f14abfa1a3e6e2f2e3ec08324e4c876">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP&#160;&#160;&#160;0x0000000EUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00358">358</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga43f5befe7997a8fa1fc4e8aa4c7eb05a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43f5befe7997a8fa1fc4e8aa4c7eb05a">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;0x0000000FUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00359">359</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7449c2e1cfcd9cbe55ab94075a476201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7449c2e1cfcd9cbe55ab94075a476201">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDANDFILTER&#160;&#160;&#160;0x00000009UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00353">353</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaba0de36ec5701287159abd12dedbc2d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba0de36ec5701287159abd12dedbc2d2">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDANDPULLUP&#160;&#160;&#160;0x0000000AUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00354">354</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa28a63f0c473c2fa1edacf7065e76cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa28a63f0c473c2fa1edacf7065e76cb0">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER&#160;&#160;&#160;0x0000000BUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00355">355</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga68b14ff137ed2ef2b356a41bec22cf34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68b14ff137ed2ef2b356a41bec22cf34">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDOR&#160;&#160;&#160;0x00000006UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00350">350</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga44917cae767475d451654613970f36a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44917cae767475d451654613970f36a7">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_MODE7_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_MODE7_WIREDORPULLDOWN&#160;&#160;&#160;0x00000007UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00351">351</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga867ecab8562c444a7cdbaf8ef1966d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga867ecab8562c444a7cdbaf8ef1966d9c">&#9670;&nbsp;</a></span>_GPIO_P_MODEL_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_MODEL_RESETVALUE&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00087">87</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga516297713494c9b987bc5e90422badeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga516297713494c9b987bc5e90422badeb">&#9670;&nbsp;</a></span>_GPIO_P_PINLOCKN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_PINLOCKN_MASK&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_P_PINLOCKN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00712">712</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga38921c6607b2fb949283f9cc62d3daba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38921c6607b2fb949283f9cc62d3daba">&#9670;&nbsp;</a></span>_GPIO_P_PINLOCKN_PINLOCKN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_PINLOCKN_PINLOCKN_DEFAULT&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_P_PINLOCKN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00715">715</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad6f312f7b87934243a63f70cbc27cadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6f312f7b87934243a63f70cbc27cadb">&#9670;&nbsp;</a></span>_GPIO_P_PINLOCKN_PINLOCKN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_PINLOCKN_PINLOCKN_MASK&#160;&#160;&#160;0xFFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_PINLOCKN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00714">714</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5b1960335a337af5ea952b72531c9495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b1960335a337af5ea952b72531c9495">&#9670;&nbsp;</a></span>_GPIO_P_PINLOCKN_PINLOCKN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_PINLOCKN_PINLOCKN_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_PINLOCKN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00713">713</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga45bd3d4ce49ed07886482f86918a74ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45bd3d4ce49ed07886482f86918a74ea">&#9670;&nbsp;</a></span>_GPIO_P_PINLOCKN_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_P_PINLOCKN_RESETVALUE&#160;&#160;&#160;0x0000FFFFUL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_P_PINLOCKN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00711">711</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga46e62505e996cbef55ce74216a30ab69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46e62505e996cbef55ce74216a30ab69">&#9670;&nbsp;</a></span>_GPIO_ROUTE_ETMLOCATION_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_ETMLOCATION_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01088">1088</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad72dee186222ddcd1c40b12a76a62749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad72dee186222ddcd1c40b12a76a62749">&#9670;&nbsp;</a></span>_GPIO_ROUTE_ETMLOCATION_LOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_ETMLOCATION_LOC0&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC0 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01087">1087</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga357ebb086c0ffec1d8eddec8a99c0987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga357ebb086c0ffec1d8eddec8a99c0987">&#9670;&nbsp;</a></span>_GPIO_ROUTE_ETMLOCATION_LOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_ETMLOCATION_LOC1&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC1 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01089">1089</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga89423f339a3c4cde8571165e0327fcb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89423f339a3c4cde8571165e0327fcb5">&#9670;&nbsp;</a></span>_GPIO_ROUTE_ETMLOCATION_LOC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_ETMLOCATION_LOC2&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC2 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01090">1090</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gabb202546186e47e05127a8a442e4e919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb202546186e47e05127a8a442e4e919">&#9670;&nbsp;</a></span>_GPIO_ROUTE_ETMLOCATION_LOC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_ETMLOCATION_LOC3&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC3 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01091">1091</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7bf070aaab33790b611689a88ee1f6ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bf070aaab33790b611689a88ee1f6ed">&#9670;&nbsp;</a></span>_GPIO_ROUTE_ETMLOCATION_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_ETMLOCATION_MASK&#160;&#160;&#160;0x3000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_ETMLOCATION </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01086">1086</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga95720d7ff6148b843595f9874a62ba98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95720d7ff6148b843595f9874a62ba98">&#9670;&nbsp;</a></span>_GPIO_ROUTE_ETMLOCATION_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_ETMLOCATION_SHIFT&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_ETMLOCATION </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01085">1085</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadaca7ba9f808bff42a4ed5f199d695ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaca7ba9f808bff42a4ed5f199d695ba">&#9670;&nbsp;</a></span>_GPIO_ROUTE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_MASK&#160;&#160;&#160;0x0301F307UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01032">1032</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2e296294c1ca0df1ac29136a7e690977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e296294c1ca0df1ac29136a7e690977">&#9670;&nbsp;</a></span>_GPIO_ROUTE_RESETVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_RESETVALUE&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01031">1031</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa577cd36ba209371b304b4fb23a2baeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa577cd36ba209371b304b4fb23a2baeb">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWCLKPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWCLKPEN_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01036">1036</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab68613cc4f790f2fcf3219ccc353c14e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab68613cc4f790f2fcf3219ccc353c14e">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWCLKPEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWCLKPEN_MASK&#160;&#160;&#160;0x1UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_SWCLKPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01035">1035</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafb5524f90cd798843e04dd47feb6782e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb5524f90cd798843e04dd47feb6782e">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWCLKPEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWCLKPEN_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_SWCLKPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01034">1034</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf220b5bacbc35ae91490fe82f1f40ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf220b5bacbc35ae91490fe82f1f40ab4">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWDIOPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWDIOPEN_DEFAULT&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01041">1041</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga20c328ac83e7b39487988f2c04fb1e42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20c328ac83e7b39487988f2c04fb1e42">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWDIOPEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWDIOPEN_MASK&#160;&#160;&#160;0x2UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_SWDIOPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01040">1040</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad3179dfec8817216079cd68a9ed12c27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3179dfec8817216079cd68a9ed12c27">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWDIOPEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWDIOPEN_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_SWDIOPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01039">1039</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2e59bf4a67496122f77cec7c79462719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e59bf4a67496122f77cec7c79462719">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWLOCATION_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWLOCATION_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01051">1051</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf725b2237d19eb3216dedd69d4f4cc60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf725b2237d19eb3216dedd69d4f4cc60">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWLOCATION_LOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWLOCATION_LOC0&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC0 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01050">1050</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga758017c878b135db0a7810d6b6fd83d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758017c878b135db0a7810d6b6fd83d0">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWLOCATION_LOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWLOCATION_LOC1&#160;&#160;&#160;0x00000001UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC1 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01052">1052</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7df351569400dd2f977193b85df85950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7df351569400dd2f977193b85df85950">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWLOCATION_LOC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWLOCATION_LOC2&#160;&#160;&#160;0x00000002UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC2 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01053">1053</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga299d699a0947f2758c6b60d603d8cb7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga299d699a0947f2758c6b60d603d8cb7c">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWLOCATION_LOC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWLOCATION_LOC3&#160;&#160;&#160;0x00000003UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode LOC3 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01054">1054</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga06f8dae6e57a72bc7b4462653aaea13e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06f8dae6e57a72bc7b4462653aaea13e">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWLOCATION_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWLOCATION_MASK&#160;&#160;&#160;0x300UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_SWLOCATION </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01049">1049</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6511e1c6738a713b9a47f7a14ba561d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6511e1c6738a713b9a47f7a14ba561d4">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWLOCATION_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWLOCATION_SHIFT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_SWLOCATION </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01048">1048</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga26b32bedbe4ac6d32c46ca4c22ba3186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26b32bedbe4ac6d32c46ca4c22ba3186">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWOPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWOPEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01046">1046</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9dba198bb5bdc670de6afa6e668d6e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dba198bb5bdc670de6afa6e668d6e75">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWOPEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWOPEN_MASK&#160;&#160;&#160;0x4UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_SWOPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01045">1045</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga94ff78e2551aaaf5b18f27929dce1643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94ff78e2551aaaf5b18f27929dce1643">&#9670;&nbsp;</a></span>_GPIO_ROUTE_SWOPEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_SWOPEN_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_SWOPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01044">1044</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga994ed9b86ed0b6b5d649cf49abe69e2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga994ed9b86ed0b6b5d649cf49abe69e2b">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TCLKPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TCLKPEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01063">1063</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5af1ce06cafc51acbfb57d78ad1ce25e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5af1ce06cafc51acbfb57d78ad1ce25e">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TCLKPEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TCLKPEN_MASK&#160;&#160;&#160;0x1000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_TCLKPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01062">1062</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9c72556bc6febed20fd97e362afb9e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c72556bc6febed20fd97e362afb9e6c">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TCLKPEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TCLKPEN_SHIFT&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_TCLKPEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01061">1061</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gada980cb9c0b67b106362cf43f190d732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada980cb9c0b67b106362cf43f190d732">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TD0PEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD0PEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01068">1068</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga34f2185d220caeb1c6622db509c0366f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34f2185d220caeb1c6622db509c0366f">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TD0PEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD0PEN_MASK&#160;&#160;&#160;0x2000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_TD0PEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01067">1067</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga894011945d2ae189990baa6515341315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga894011945d2ae189990baa6515341315">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TD0PEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD0PEN_SHIFT&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_TD0PEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01066">1066</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaacaa1f81aba3c6af07302cbe34369223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacaa1f81aba3c6af07302cbe34369223">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TD1PEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD1PEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01073">1073</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga19a4e0d1ca9902bc1a4b7f796b57faae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19a4e0d1ca9902bc1a4b7f796b57faae">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TD1PEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD1PEN_MASK&#160;&#160;&#160;0x4000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_TD1PEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01072">1072</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga066590919c5f2a897e8e8125f4c34f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga066590919c5f2a897e8e8125f4c34f98">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TD1PEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD1PEN_SHIFT&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_TD1PEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01071">1071</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga13718832e049f6458ea08850e1ea77a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13718832e049f6458ea08850e1ea77a9">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TD2PEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD2PEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01078">1078</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2e79952fcda543d87e244bf884a930dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e79952fcda543d87e244bf884a930dc">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TD2PEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD2PEN_MASK&#160;&#160;&#160;0x8000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_TD2PEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01077">1077</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga78ac13c1d6dc3aecc39f78b7a26a47d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78ac13c1d6dc3aecc39f78b7a26a47d1">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TD2PEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD2PEN_SHIFT&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_TD2PEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01076">1076</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaadf82b7d5f9e20973636203016a22c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadf82b7d5f9e20973636203016a22c4a">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TD3PEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD3PEN_DEFAULT&#160;&#160;&#160;0x00000000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01083">1083</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac48fe491c175fd4c836e4af359015583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac48fe491c175fd4c836e4af359015583">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TD3PEN_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD3PEN_MASK&#160;&#160;&#160;0x10000UL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bit mask for GPIO_TD3PEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01082">1082</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad02daa48d65dd8eb430246d2b448b934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad02daa48d65dd8eb430246d2b448b934">&#9670;&nbsp;</a></span>_GPIO_ROUTE_TD3PEN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ROUTE_TD3PEN_SHIFT&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shift value for GPIO_TD3PEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01081">1081</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7bf603b4eef5886c42985eac58dc0a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bf603b4eef5886c42985eac58dc0a5a">&#9670;&nbsp;</a></span>GPIO_CMD_EM4WUCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CMD_EM4WUCLR&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EM4 Wake-up clear </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01140">1140</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga74c65e73fbea8d20416b92e312b34283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74c65e73fbea8d20416b92e312b34283">&#9670;&nbsp;</a></span>GPIO_CMD_EM4WUCLR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CMD_EM4WUCLR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaefb3838e279d4c231f3c9c2f94c2af5f">_GPIO_CMD_EM4WUCLR_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_CMD </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01144">1144</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaac83a8d04eb1bd0df554479b350d8985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac83a8d04eb1bd0df554479b350d8985">&#9670;&nbsp;</a></span>GPIO_CTRL_EM4RET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CTRL_EM4RET&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable EM4 retention </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01131">1131</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab9904c99920855726a8e40a522f12bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9904c99920855726a8e40a522f12bbc">&#9670;&nbsp;</a></span>GPIO_CTRL_EM4RET_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CTRL_EM4RET_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga717f77ac5ff114d4dc50b979e69da510">_GPIO_CTRL_EM4RET_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01135">1135</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga85119e1253e04bf487c10a92c2057742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85119e1253e04bf487c10a92c2057742">&#9670;&nbsp;</a></span>GPIO_EM4WUCAUSE_EM4WUCAUSE_A0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUCAUSE_EM4WUCAUSE_A0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3404922e616e846583096004b371b7b9">_GPIO_EM4WUCAUSE_EM4WUCAUSE_A0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode A0 for GPIO_EM4WUCAUSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01189">1189</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4ec5d129d9366efd0491237a0b343f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ec5d129d9366efd0491237a0b343f2f">&#9670;&nbsp;</a></span>GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae912ccd982b958c4e94f24188aa91357">_GPIO_EM4WUCAUSE_EM4WUCAUSE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EM4WUCAUSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01188">1188</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga725336672f8191f1ae8ac37f32911052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga725336672f8191f1ae8ac37f32911052">&#9670;&nbsp;</a></span>GPIO_EM4WUCAUSE_EM4WUCAUSE_E13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUCAUSE_EM4WUCAUSE_E13&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab169dd6fedbdd102e8031007fc10f2b5">_GPIO_EM4WUCAUSE_EM4WUCAUSE_E13</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode E13 for GPIO_EM4WUCAUSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01192">1192</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaac3147206abe3eb717d81ea839357d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac3147206abe3eb717d81ea839357d74">&#9670;&nbsp;</a></span>GPIO_EM4WUCAUSE_EM4WUCAUSE_F1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUCAUSE_EM4WUCAUSE_F1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1132d11003186b387f1b3bf0788f597d">_GPIO_EM4WUCAUSE_EM4WUCAUSE_F1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode F1 for GPIO_EM4WUCAUSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01190">1190</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf890adf8e7f6ad85b6220d01d3d7a4e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf890adf8e7f6ad85b6220d01d3d7a4e6">&#9670;&nbsp;</a></span>GPIO_EM4WUCAUSE_EM4WUCAUSE_F2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUCAUSE_EM4WUCAUSE_F2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0ed32433ddcb5307246998d69bf3154a">_GPIO_EM4WUCAUSE_EM4WUCAUSE_F2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode F2 for GPIO_EM4WUCAUSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01191">1191</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaede87d354b30d887071630df15de84ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaede87d354b30d887071630df15de84ef">&#9670;&nbsp;</a></span>GPIO_EM4WUEN_EM4WUEN_A0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUEN_EM4WUEN_A0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1f4959b1c327ac7556e08920dcc8c641">_GPIO_EM4WUEN_EM4WUEN_A0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode A0 for GPIO_EM4WUEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01157">1157</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac6a4f2699b92b9874d521460dad3f075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6a4f2699b92b9874d521460dad3f075">&#9670;&nbsp;</a></span>GPIO_EM4WUEN_EM4WUEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUEN_EM4WUEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga351df09f1e4420cd40b96e78156f4268">_GPIO_EM4WUEN_EM4WUEN_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EM4WUEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01156">1156</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad965f07955b6a064c3cd3d2e68c7ce5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad965f07955b6a064c3cd3d2e68c7ce5f">&#9670;&nbsp;</a></span>GPIO_EM4WUEN_EM4WUEN_E13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUEN_EM4WUEN_E13&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf132b9d5d5a37bbd5e2562e1f78f3867">_GPIO_EM4WUEN_EM4WUEN_E13</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode E13 for GPIO_EM4WUEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01160">1160</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3782132ff19c13d9a0de19e3bbe277ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3782132ff19c13d9a0de19e3bbe277ca">&#9670;&nbsp;</a></span>GPIO_EM4WUEN_EM4WUEN_F1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUEN_EM4WUEN_F1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3f9645903532a5a33ddb7a8fa6ec6917">_GPIO_EM4WUEN_EM4WUEN_F1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode F1 for GPIO_EM4WUEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01158">1158</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7be59924a0fbe05f515ffe1957f6413f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7be59924a0fbe05f515ffe1957f6413f">&#9670;&nbsp;</a></span>GPIO_EM4WUEN_EM4WUEN_F2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUEN_EM4WUEN_F2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf029d1d618fa44593e433a55865e6c92">_GPIO_EM4WUEN_EM4WUEN_F2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode F2 for GPIO_EM4WUEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01159">1159</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafd11fa0dce47df180ecda4acc256a3d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd11fa0dce47df180ecda4acc256a3d2">&#9670;&nbsp;</a></span>GPIO_EM4WUPOL_EM4WUPOL_A0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUPOL_EM4WUPOL_A0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f975ef1a5ae9a8bf8576eb27d02ccb7">_GPIO_EM4WUPOL_EM4WUPOL_A0</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode A0 for GPIO_EM4WUPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01173">1173</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7e9002d9da274816a6379303693944ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e9002d9da274816a6379303693944ee">&#9670;&nbsp;</a></span>GPIO_EM4WUPOL_EM4WUPOL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUPOL_EM4WUPOL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabdca8f0a2754791e1b9cc2e836b49f6d">_GPIO_EM4WUPOL_EM4WUPOL_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EM4WUPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01172">1172</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4d49f9888a378bd8d700b31cbccf1404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d49f9888a378bd8d700b31cbccf1404">&#9670;&nbsp;</a></span>GPIO_EM4WUPOL_EM4WUPOL_E13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUPOL_EM4WUPOL_E13&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac3e448fff47bad1a03c30990f1decac7">_GPIO_EM4WUPOL_EM4WUPOL_E13</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode E13 for GPIO_EM4WUPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01176">1176</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7843e33d319758f37e3f1d6836588a50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7843e33d319758f37e3f1d6836588a50">&#9670;&nbsp;</a></span>GPIO_EM4WUPOL_EM4WUPOL_F1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUPOL_EM4WUPOL_F1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab38561ad007d739ea34152b900096f0c">_GPIO_EM4WUPOL_EM4WUPOL_F1</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode F1 for GPIO_EM4WUPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01174">1174</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga51e012235b8bab5f3d6bb8d5a540d161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51e012235b8bab5f3d6bb8d5a540d161">&#9670;&nbsp;</a></span>GPIO_EM4WUPOL_EM4WUPOL_F2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EM4WUPOL_EM4WUPOL_F2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae51303976a7f62916f06cb47fe71c66e">_GPIO_EM4WUPOL_EM4WUPOL_F2</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode F2 for GPIO_EM4WUPOL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01175">1175</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4b5860e7c100f8783ba21fac59c51b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b5860e7c100f8783ba21fac59c51b73">&#9670;&nbsp;</a></span>GPIO_EXTIFALL_EXTIFALL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIFALL_EXTIFALL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2443d65cf6d2e7edd4c4ed809d382496">_GPIO_EXTIFALL_EXTIFALL_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIFALL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00996">996</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa038e0395384cb09a69acaa2c390d20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa038e0395384cb09a69acaa2c390d20c">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga07f48164a0ab4919270113af50c77b24">_GPIO_EXTIPSELH_EXTIPSEL10_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00894">894</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8845e9684ffb2ed734e7fd6ebac673cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8845e9684ffb2ed734e7fd6ebac673cc">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL10_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL10_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8899a949d6981b14535856de75f60f6d">_GPIO_EXTIPSELH_EXTIPSEL10_PORTA</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00895">895</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8ecae31796a7fe50c15841ed6f1a9df1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ecae31796a7fe50c15841ed6f1a9df1">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL10_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL10_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3e99fbc10039afb00873aa74b534a6be">_GPIO_EXTIPSELH_EXTIPSEL10_PORTB</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00896">896</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad0bb50bc7f071a6bb256f4e694cd42b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0bb50bc7f071a6bb256f4e694cd42b1">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL10_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL10_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadd6027cf8ffa1312cabec224f0c1c2ba">_GPIO_EXTIPSELH_EXTIPSEL10_PORTC</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00897">897</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga672c6841033522a38dee5cb0a68a4a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga672c6841033522a38dee5cb0a68a4a0e">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL10_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL10_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1761865b9c8e8d8aa2a39fbd2893d4ce">_GPIO_EXTIPSELH_EXTIPSEL10_PORTD</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00898">898</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga68384f244985fe95795a1981e04bae31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68384f244985fe95795a1981e04bae31">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL10_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL10_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2acff580a32c832aa255ce5c77098053">_GPIO_EXTIPSELH_EXTIPSEL10_PORTE</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00899">899</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae6fb8694d988191fce682ba0b180be37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6fb8694d988191fce682ba0b180be37">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL10_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL10_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga161a25ea80797638af6ad1cfa9b41bec">_GPIO_EXTIPSELH_EXTIPSEL10_PORTF</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00900">900</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadf20bf3ee63d5f0e34908719540e10b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf20bf3ee63d5f0e34908719540e10b6">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf0330ec4c022acc09fb686da2e85509e">_GPIO_EXTIPSELH_EXTIPSEL11_DEFAULT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00910">910</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8793993525caafd2919de36738e7320a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8793993525caafd2919de36738e7320a">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL11_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL11_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2b6bc8d9c16d6c19b08672cb4be6fa9a">_GPIO_EXTIPSELH_EXTIPSEL11_PORTA</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00911">911</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga17802a02825398284c7feeddfb9ff063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17802a02825398284c7feeddfb9ff063">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL11_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL11_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4b01ba89df5a75c4368306809ed102b7">_GPIO_EXTIPSELH_EXTIPSEL11_PORTB</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00912">912</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gace756dace2d914d6eab74201baf66950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace756dace2d914d6eab74201baf66950">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL11_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL11_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga10c1eed8dfa8fae859de9d7a1c0971f1">_GPIO_EXTIPSELH_EXTIPSEL11_PORTC</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00913">913</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga50925c18fe673d845e39bfa886a714b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50925c18fe673d845e39bfa886a714b7">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL11_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL11_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga70efb238c819f94e91f3fe09de7dbd71">_GPIO_EXTIPSELH_EXTIPSEL11_PORTD</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00914">914</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7b6b66460f20fbd71a2cb76cd6542608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b6b66460f20fbd71a2cb76cd6542608">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL11_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL11_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf6db8dbe14ad6c5330d817f2604b9c61">_GPIO_EXTIPSELH_EXTIPSEL11_PORTE</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00915">915</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad1567343333657c1be1718146e9ea0df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1567343333657c1be1718146e9ea0df">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL11_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL11_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga285e9c8610b456e6aae5adc1f0f25b73">_GPIO_EXTIPSELH_EXTIPSEL11_PORTF</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00916">916</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga717ee798090e17f8ee1b072a753f3043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga717ee798090e17f8ee1b072a753f3043">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8c654ae22481d43ee87eabad05c88f1a">_GPIO_EXTIPSELH_EXTIPSEL12_DEFAULT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00926">926</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga718694f42c7740928d82d6b465c5e5eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga718694f42c7740928d82d6b465c5e5eb">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL12_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL12_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac8b282ee43e9696daf45e7cb3ce78223">_GPIO_EXTIPSELH_EXTIPSEL12_PORTA</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00927">927</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga11f143198fda70a32aec31e621ce4341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11f143198fda70a32aec31e621ce4341">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL12_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL12_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafefb227f7b5b7d99aee0d7c831024b4e">_GPIO_EXTIPSELH_EXTIPSEL12_PORTB</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00928">928</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2698af84163c0053fcc77b4a54a50276"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2698af84163c0053fcc77b4a54a50276">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL12_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL12_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacaef88bcfb624d8e3d42ad80f8726bd9">_GPIO_EXTIPSELH_EXTIPSEL12_PORTC</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00929">929</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8578d08a308ce1147ec9257e41a700f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8578d08a308ce1147ec9257e41a700f1">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL12_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL12_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2e2e2118f0f15657c01f2623120f2524">_GPIO_EXTIPSELH_EXTIPSEL12_PORTD</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00930">930</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga35eb81d45e405ad74642321080a377ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35eb81d45e405ad74642321080a377ad">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL12_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL12_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7027b7f8cd84b96682cee66344c9494a">_GPIO_EXTIPSELH_EXTIPSEL12_PORTE</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00931">931</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga75fe1c80dbdf02ef8ea1789589caf757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75fe1c80dbdf02ef8ea1789589caf757">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL12_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL12_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga819be6c2a622cd0989b53ca2a2a7caf5">_GPIO_EXTIPSELH_EXTIPSEL12_PORTF</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00932">932</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga69cea13da9735a76761b076af1c4ceb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69cea13da9735a76761b076af1c4ceb1">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9fe6d60735a9153a74b88b9f19ef685b">_GPIO_EXTIPSELH_EXTIPSEL13_DEFAULT</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00942">942</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga88a1b42b713a614863509a7e3ba229f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88a1b42b713a614863509a7e3ba229f9">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL13_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL13_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae7a8ee366d75ae069e30c42eee82ab57">_GPIO_EXTIPSELH_EXTIPSEL13_PORTA</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00943">943</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac01d5ee1567c2da0ef0f84210b561d02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac01d5ee1567c2da0ef0f84210b561d02">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL13_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL13_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga257e7ed725588d75231d45847abad8ef">_GPIO_EXTIPSELH_EXTIPSEL13_PORTB</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00944">944</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga09947f9ac5b60386ab278c7bf8f8ec46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09947f9ac5b60386ab278c7bf8f8ec46">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL13_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL13_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga324e9e4d657f255967855d9f3d28b123">_GPIO_EXTIPSELH_EXTIPSEL13_PORTC</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00945">945</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga63f4f1d41fdc937f4f444e9051497c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63f4f1d41fdc937f4f444e9051497c31">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL13_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL13_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga75367bee5ee09e4279f997d7fead05f9">_GPIO_EXTIPSELH_EXTIPSEL13_PORTD</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00946">946</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5ab044e41f72f8e8a4562d8acc6a187b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ab044e41f72f8e8a4562d8acc6a187b">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL13_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL13_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8b16f9b1bdc12085dfc9baa6c953ad46">_GPIO_EXTIPSELH_EXTIPSEL13_PORTE</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00947">947</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaec7fafed7f1ac084f181642f779af2b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec7fafed7f1ac084f181642f779af2b0">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL13_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL13_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaad27d6d25f73d82f87070265d263e645">_GPIO_EXTIPSELH_EXTIPSEL13_PORTF</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00948">948</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaddd5e199728349bb72488e748c33d07e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddd5e199728349bb72488e748c33d07e">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaef9d5ffaa4db4b5054cb6a9687b46394">_GPIO_EXTIPSELH_EXTIPSEL14_DEFAULT</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00958">958</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga712b40c34cfbf31f3b4b57dfb028ad2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga712b40c34cfbf31f3b4b57dfb028ad2a">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL14_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL14_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1189d0f66ddca98717f07253195ebdd9">_GPIO_EXTIPSELH_EXTIPSEL14_PORTA</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00959">959</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7fab9b366dfdfd6c2934690257edfad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fab9b366dfdfd6c2934690257edfad0">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL14_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL14_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga515913fa8b64a829092e473d1955127f">_GPIO_EXTIPSELH_EXTIPSEL14_PORTB</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00960">960</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab8132cf0c9ce7572ed0e22adc96fb4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8132cf0c9ce7572ed0e22adc96fb4cf">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL14_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL14_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga54fc9d789e5fde311381a60843218136">_GPIO_EXTIPSELH_EXTIPSEL14_PORTC</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00961">961</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaeb52bae5ce42064cc5e4cba557d73520"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb52bae5ce42064cc5e4cba557d73520">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL14_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL14_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9b779346e2681c49177f2df372d619b0">_GPIO_EXTIPSELH_EXTIPSEL14_PORTD</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00962">962</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga626056d0505582b75feb1eb3411d6341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga626056d0505582b75feb1eb3411d6341">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL14_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL14_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad31c47ed8a08cccc62b781da8608b723">_GPIO_EXTIPSELH_EXTIPSEL14_PORTE</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00963">963</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf6cd9dc21affeeb3c1a12600a546815f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6cd9dc21affeeb3c1a12600a546815f">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL14_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL14_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaebb263d3d5af9172d6da2360e84c6700">_GPIO_EXTIPSELH_EXTIPSEL14_PORTF</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00964">964</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga92f0f98ae4864c6ff577391866f8f441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92f0f98ae4864c6ff577391866f8f441">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0742e5a200416ef1e939fcebe4d91846">_GPIO_EXTIPSELH_EXTIPSEL15_DEFAULT</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00974">974</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga96b5b340dd2c63f4104fba10169df31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96b5b340dd2c63f4104fba10169df31b">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL15_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL15_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadf1f252dc9170c0a16eab0094b801d18">_GPIO_EXTIPSELH_EXTIPSEL15_PORTA</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00975">975</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaac7513bc7150117a54f3c8b1c96dd439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac7513bc7150117a54f3c8b1c96dd439">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL15_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL15_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2496fc6e7d7d7f907ff9993539618158">_GPIO_EXTIPSELH_EXTIPSEL15_PORTB</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00976">976</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga73a352c3863dc77c3da84e1577529bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73a352c3863dc77c3da84e1577529bd2">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL15_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL15_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadbe183a21c970fc91c4b9c5d6f44afbd">_GPIO_EXTIPSELH_EXTIPSEL15_PORTC</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00977">977</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaacf7fd04957dc6011ad0f245407d6875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacf7fd04957dc6011ad0f245407d6875">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL15_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL15_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab1bda3bdf139c38cadc523603860bbc9">_GPIO_EXTIPSELH_EXTIPSEL15_PORTD</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00978">978</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga987f8181eef3b3b5dac27b3374c14e59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga987f8181eef3b3b5dac27b3374c14e59">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL15_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL15_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacee9becb82d7349763eaba939c1023ce">_GPIO_EXTIPSELH_EXTIPSEL15_PORTE</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00979">979</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2541d8fa41783c34b410735ebb32e931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2541d8fa41783c34b410735ebb32e931">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL15_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL15_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6018235f49a504ba07d213ca657f3fc9">_GPIO_EXTIPSELH_EXTIPSEL15_PORTF</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00980">980</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8b1c1d44a503d4fe566ad5c1d942cbe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b1c1d44a503d4fe566ad5c1d942cbe8">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7daad6b21bdfa0cd0a427ab689221a40">_GPIO_EXTIPSELH_EXTIPSEL8_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00862">862</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf530abb351075b255a4e8c139d1a9b27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf530abb351075b255a4e8c139d1a9b27">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL8_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL8_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf880577cf6003f8c8e71e23b3ff61678">_GPIO_EXTIPSELH_EXTIPSEL8_PORTA</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00863">863</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga49cf9ef1d68ba96f202a9b3fd53e59a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49cf9ef1d68ba96f202a9b3fd53e59a6">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL8_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL8_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga65f116b54f66f1257ad4f84921476114">_GPIO_EXTIPSELH_EXTIPSEL8_PORTB</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00864">864</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga84052d2a2c0f78cb8c571d855d1dab3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84052d2a2c0f78cb8c571d855d1dab3f">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL8_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL8_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1997c1e3a03e6e8fb9e3a99535952636">_GPIO_EXTIPSELH_EXTIPSEL8_PORTC</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00865">865</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2c2b4f0d3114cd3f8cdb8b0fd6fbcc23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c2b4f0d3114cd3f8cdb8b0fd6fbcc23">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL8_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL8_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga889ed5fe06abcf1d652847dee7dca552">_GPIO_EXTIPSELH_EXTIPSEL8_PORTD</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00866">866</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1b1f85f195b3d88cd3769df6cf2c2ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b1f85f195b3d88cd3769df6cf2c2ab4">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL8_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL8_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga05ca5239936f5600bac2b8d7793af99b">_GPIO_EXTIPSELH_EXTIPSEL8_PORTE</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00867">867</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9fa910b046dc58b086454499c5dc0308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fa910b046dc58b086454499c5dc0308">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL8_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL8_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1fce5f814f83d0cea8727975cf2f5c26">_GPIO_EXTIPSELH_EXTIPSEL8_PORTF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00868">868</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad1654e68289e0cbe8ffe02db42a9e9a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1654e68289e0cbe8ffe02db42a9e9a7">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga91067fa99d1daa09b3e552c6b906edb9">_GPIO_EXTIPSELH_EXTIPSEL9_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00878">878</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab19c2bf7f0ae40ba2932b898f6e450db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab19c2bf7f0ae40ba2932b898f6e450db">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL9_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL9_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga06d4485ff3334e0ffa2eebe8fcf53f5d">_GPIO_EXTIPSELH_EXTIPSEL9_PORTA</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00879">879</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2b65cc378b34a7ffa6f49b73b4eed0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b65cc378b34a7ffa6f49b73b4eed0e3">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL9_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL9_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1849ba7af40adb3e4997dd00351a7702">_GPIO_EXTIPSELH_EXTIPSEL9_PORTB</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00880">880</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7bfc74da4c59d6b4fa8df645a9b5d554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bfc74da4c59d6b4fa8df645a9b5d554">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL9_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL9_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5156b35574c8c0756f860ac9ee9e8e97">_GPIO_EXTIPSELH_EXTIPSEL9_PORTC</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00881">881</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7727c433344083ad7dc385e7c49bf91e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7727c433344083ad7dc385e7c49bf91e">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL9_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL9_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0aef7fae132b9f09903ac089dd038271">_GPIO_EXTIPSELH_EXTIPSEL9_PORTD</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00882">882</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5d9f1eb58764c5ab3536d1d567f1c002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d9f1eb58764c5ab3536d1d567f1c002">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL9_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL9_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7b04c2642666216063007a6ee68f2a5e">_GPIO_EXTIPSELH_EXTIPSEL9_PORTE</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00883">883</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad7e64634781048146c680ccff9b5a309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7e64634781048146c680ccff9b5a309">&#9670;&nbsp;</a></span>GPIO_EXTIPSELH_EXTIPSEL9_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELH_EXTIPSEL9_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaea0559b578e217320692aa2b295dd8a5">_GPIO_EXTIPSELH_EXTIPSEL9_PORTF</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00884">884</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga43bfedc1037df4a4776a689eac36203d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43bfedc1037df4a4776a689eac36203d">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaee29847394b0834f5dfcfd31cbc6d91d">_GPIO_EXTIPSELL_EXTIPSEL0_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00730">730</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3dfacbdbd94c844c815ac48decadbd03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dfacbdbd94c844c815ac48decadbd03">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL0_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL0_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7f8106c8154a93f4b0188fdccaef410d">_GPIO_EXTIPSELL_EXTIPSEL0_PORTA</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00731">731</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa183f9322bb91e757cb1c117f3f24dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa183f9322bb91e757cb1c117f3f24dee">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL0_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL0_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5548abe5fbfa3f302e79d4d6658fff1a">_GPIO_EXTIPSELL_EXTIPSEL0_PORTB</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00732">732</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9a4905e8c655b1e7f328a4ba5858d705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a4905e8c655b1e7f328a4ba5858d705">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL0_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL0_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga95a3a2673ce3ea42ae003ebd9707b4b3">_GPIO_EXTIPSELL_EXTIPSEL0_PORTC</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00733">733</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1ca244534d7460d36cea304f2ab2d607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ca244534d7460d36cea304f2ab2d607">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL0_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL0_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9b450ed88402827015191fe3919e918d">_GPIO_EXTIPSELL_EXTIPSEL0_PORTD</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00734">734</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3eddc8ed8884d3144dfada765d816935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eddc8ed8884d3144dfada765d816935">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL0_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL0_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1ff2261d05140587a5d5131dd6f928d1">_GPIO_EXTIPSELL_EXTIPSEL0_PORTE</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00735">735</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacd9952642599833a076126fe90c52895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd9952642599833a076126fe90c52895">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL0_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL0_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab031369fb3c7e9b7b23ae8fc7e0f99ea">_GPIO_EXTIPSELL_EXTIPSEL0_PORTF</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00736">736</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga02ab6498f34abb811fec66851a0ca010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ab6498f34abb811fec66851a0ca010">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga87e4afe3ea4bc3d2dc61ec4441515118">_GPIO_EXTIPSELL_EXTIPSEL1_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00746">746</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9946f2fd784f71e602891ab88b329d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9946f2fd784f71e602891ab88b329d39">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL1_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL1_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa2ab2918ccb54a6bf656ef072dd4f8d0">_GPIO_EXTIPSELL_EXTIPSEL1_PORTA</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00747">747</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1501bbae66cdf0d95b74f6f29830d86f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1501bbae66cdf0d95b74f6f29830d86f">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL1_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL1_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab184f7ae711e06ea48afdb974462d2a3">_GPIO_EXTIPSELL_EXTIPSEL1_PORTB</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00748">748</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1af36bf41923773b73989a6a251fe9b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1af36bf41923773b73989a6a251fe9b5">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL1_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL1_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab6979c84ed6e827b4dec3355d92abb1e">_GPIO_EXTIPSELL_EXTIPSEL1_PORTC</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00749">749</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga12fef9e95d543f8ae1292c0fc36e42a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12fef9e95d543f8ae1292c0fc36e42a7">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL1_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL1_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga72c879cdf6e1883b1590229a2aa1c86c">_GPIO_EXTIPSELL_EXTIPSEL1_PORTD</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00750">750</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga166b705c87fc6d9dd264d6d347997460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga166b705c87fc6d9dd264d6d347997460">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL1_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL1_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga693207e2f2b51370fa6b82438ef244c7">_GPIO_EXTIPSELL_EXTIPSEL1_PORTE</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00751">751</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad12535c79cbe31cf2f720f1918e5e2fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad12535c79cbe31cf2f720f1918e5e2fa">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL1_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL1_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaee255218969297e52dee442483000ed2">_GPIO_EXTIPSELL_EXTIPSEL1_PORTF</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00752">752</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga89268fa6d4a737ff49cc3ddba91735af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89268fa6d4a737ff49cc3ddba91735af">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga20f80fd0690c127e9f3686e2302138c6">_GPIO_EXTIPSELL_EXTIPSEL2_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00762">762</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5b3791b1e4f5515bb4f0cb17c0584aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b3791b1e4f5515bb4f0cb17c0584aa8">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL2_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL2_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac886403235b040665b7e82e1ae3334d7">_GPIO_EXTIPSELL_EXTIPSEL2_PORTA</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00763">763</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga42f36baf7cb3510f91a75c6308a5bfe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42f36baf7cb3510f91a75c6308a5bfe5">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL2_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL2_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac5ae6bc58a34b5d98c252a856dd9890f">_GPIO_EXTIPSELL_EXTIPSEL2_PORTB</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00764">764</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafe0224881c499d7607e9327a02975e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe0224881c499d7607e9327a02975e7d">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL2_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL2_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga249bc183d0d8b5d10d5d29b3586578d5">_GPIO_EXTIPSELL_EXTIPSEL2_PORTC</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00765">765</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0453a861146a462e556e1a1ac42600fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0453a861146a462e556e1a1ac42600fc">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL2_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL2_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2936aa672aa94bfa90a563ad4e127869">_GPIO_EXTIPSELL_EXTIPSEL2_PORTD</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00766">766</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4fedb178793588461bcbcb480a94d2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fedb178793588461bcbcb480a94d2eb">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL2_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL2_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0ac81295a9b839825b5574ba8edbbc58">_GPIO_EXTIPSELL_EXTIPSEL2_PORTE</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00767">767</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga992793c2a52c168671782d31d3f58376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga992793c2a52c168671782d31d3f58376">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL2_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL2_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae2c715cd6a449277a58ae36899bec4bf">_GPIO_EXTIPSELL_EXTIPSEL2_PORTF</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00768">768</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf39c0c407684d54b43227866d0c09eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf39c0c407684d54b43227866d0c09eea">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga644b9463f578d0f4ffc1dcb274cb3d37">_GPIO_EXTIPSELL_EXTIPSEL3_DEFAULT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00778">778</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga104762b23dbccb6b475e68e4443a3ae4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga104762b23dbccb6b475e68e4443a3ae4">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL3_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL3_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac436e096b1ba9245b8a1701159d9db1f">_GPIO_EXTIPSELL_EXTIPSEL3_PORTA</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00779">779</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad86c83cc39a4afc5ca00dd1273f05fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad86c83cc39a4afc5ca00dd1273f05fa3">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL3_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL3_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga194adec71d1be64ce17a2d0f18aaa6f4">_GPIO_EXTIPSELL_EXTIPSEL3_PORTB</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00780">780</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae880450c5cb6cc0c9362c2b987ee8828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae880450c5cb6cc0c9362c2b987ee8828">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL3_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL3_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8d676885047e458af1cda10d139d993d">_GPIO_EXTIPSELL_EXTIPSEL3_PORTC</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00781">781</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac9bcc0c5d4f7ca7a701288bcd53b5d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9bcc0c5d4f7ca7a701288bcd53b5d68">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL3_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL3_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga27b03364daa20e2599b4fb72ff10796e">_GPIO_EXTIPSELL_EXTIPSEL3_PORTD</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00782">782</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga26b3e886803937a01656b9ad84cdc837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26b3e886803937a01656b9ad84cdc837">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL3_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL3_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafc704f5d0a33823dd13fc01f8570c012">_GPIO_EXTIPSELL_EXTIPSEL3_PORTE</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00783">783</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga134fe8370adbd9d2a620092ef2a492d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga134fe8370adbd9d2a620092ef2a492d6">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL3_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL3_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadbecff1d992f2f01503c0cf903b1920f">_GPIO_EXTIPSELL_EXTIPSEL3_PORTF</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00784">784</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga74175e0973ba7a782d158fe57659195a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74175e0973ba7a782d158fe57659195a">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0a72e596c8480e6729a8822c37c81548">_GPIO_EXTIPSELL_EXTIPSEL4_DEFAULT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00794">794</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8672b0dc0679a097a12bd37b2aa45228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8672b0dc0679a097a12bd37b2aa45228">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL4_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL4_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6b46c73e5af093fc44e80947a09496ef">_GPIO_EXTIPSELL_EXTIPSEL4_PORTA</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00795">795</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadd6efdb80f5d3522b6d90c735cbd3d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd6efdb80f5d3522b6d90c735cbd3d88">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL4_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL4_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab54984a31df03ec5dd73699134ce75d1">_GPIO_EXTIPSELL_EXTIPSEL4_PORTB</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00796">796</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga82a677bab26010dced1c18192035cbdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82a677bab26010dced1c18192035cbdd">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL4_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL4_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab95365f372f37456ce7fb2ec76ff92ab">_GPIO_EXTIPSELL_EXTIPSEL4_PORTC</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00797">797</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga20dea7d0014a497cd2a22091987ca65c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20dea7d0014a497cd2a22091987ca65c">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL4_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL4_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf1c4c3a28c4c22a4b36360c66a74a0b7">_GPIO_EXTIPSELL_EXTIPSEL4_PORTD</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00798">798</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaba7a729aec6e7753de155f159642e57f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba7a729aec6e7753de155f159642e57f">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL4_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL4_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaacb81f1d95f8243c6ce438d9effb60bd">_GPIO_EXTIPSELL_EXTIPSEL4_PORTE</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00799">799</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0660bd45fc8db0fa3d2fe32159fd7032"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0660bd45fc8db0fa3d2fe32159fd7032">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL4_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL4_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga369078297d3e7c28c012bfa1abc68f3b">_GPIO_EXTIPSELL_EXTIPSEL4_PORTF</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00800">800</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaefb6398089e0c7fe87e657ada9bfa1b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefb6398089e0c7fe87e657ada9bfa1b0">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabbbdbf02811bee44c38636b38878dd2d">_GPIO_EXTIPSELL_EXTIPSEL5_DEFAULT</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00810">810</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4375be7e1a0be961045680b5e641d961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4375be7e1a0be961045680b5e641d961">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL5_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL5_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8e815737c6a629c22fad54e47f141e3d">_GPIO_EXTIPSELL_EXTIPSEL5_PORTA</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00811">811</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4afca87b51db6edb24f2ed341d5de6f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4afca87b51db6edb24f2ed341d5de6f9">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL5_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL5_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga14758abe0f13ffb8716cd6469371d96e">_GPIO_EXTIPSELL_EXTIPSEL5_PORTB</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00812">812</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga014b7a25f0cdee8c0f4d672ac84e049f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga014b7a25f0cdee8c0f4d672ac84e049f">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL5_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL5_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9059429bfb0850e38293ee65fe8f1b85">_GPIO_EXTIPSELL_EXTIPSEL5_PORTC</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00813">813</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2425ece32a7e14f6a68a1667f1ef5883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2425ece32a7e14f6a68a1667f1ef5883">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL5_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL5_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf1ecb2fc096f96593b20d757c1f773da">_GPIO_EXTIPSELL_EXTIPSEL5_PORTD</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00814">814</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac82391836f8aa758342f779377f051a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac82391836f8aa758342f779377f051a5">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL5_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL5_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gade6e0116a52048797501a031e048e460">_GPIO_EXTIPSELL_EXTIPSEL5_PORTE</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00815">815</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga46a79fcf127bc1db3708f82550e91256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46a79fcf127bc1db3708f82550e91256">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL5_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL5_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8587c4c69bb1d5fc4645efd4164cbdc4">_GPIO_EXTIPSELL_EXTIPSEL5_PORTF</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00816">816</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga279535628d2ef64b518aa1ad4a6f2e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga279535628d2ef64b518aa1ad4a6f2e31">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5347bfa0393dce6bc21a06e925bc088f">_GPIO_EXTIPSELL_EXTIPSEL6_DEFAULT</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00826">826</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2d2acfe8daf421879ccc44e8b4fd73d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d2acfe8daf421879ccc44e8b4fd73d2">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL6_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL6_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga707c0775ad1d4a21b982e0bfd0b9c624">_GPIO_EXTIPSELL_EXTIPSEL6_PORTA</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00827">827</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadcd5eda6bb3c3f320d16e2bcd5694e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcd5eda6bb3c3f320d16e2bcd5694e79">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL6_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL6_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7beb2553a7127a96242cd73e990344c6">_GPIO_EXTIPSELL_EXTIPSEL6_PORTB</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00828">828</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae395cb15eb7619b5697c424eebb647ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae395cb15eb7619b5697c424eebb647ea">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL6_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL6_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8a35fbfdc36c61b300a73f58de412760">_GPIO_EXTIPSELL_EXTIPSEL6_PORTC</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00829">829</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9a5f4c8e977ed11bfb53d44d9c1702fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a5f4c8e977ed11bfb53d44d9c1702fa">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL6_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL6_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae8c6aae1cced3a9df02788bc377486ce">_GPIO_EXTIPSELL_EXTIPSEL6_PORTD</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00830">830</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab79e9528e32847240e18064df7cbeca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab79e9528e32847240e18064df7cbeca4">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL6_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL6_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafb955246f14a1c8919b948f23b971d90">_GPIO_EXTIPSELL_EXTIPSEL6_PORTE</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00831">831</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2ffc3950655fcb2f45a25396a9f9baac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ffc3950655fcb2f45a25396a9f9baac">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL6_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL6_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6cf669258059eb304b712d01b23976ed">_GPIO_EXTIPSELL_EXTIPSEL6_PORTF</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00832">832</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga670c9e43fd0cdb7b20cb2c6fa859e558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga670c9e43fd0cdb7b20cb2c6fa859e558">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf6fcae9122fd1400f8e020948f978d98">_GPIO_EXTIPSELL_EXTIPSEL7_DEFAULT</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00842">842</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga515e8089e9ffbbb62fb4150640bb2f6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga515e8089e9ffbbb62fb4150640bb2f6b">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL7_PORTA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL7_PORTA&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeeb3b66f96dfe90218218f4736c3408f">_GPIO_EXTIPSELL_EXTIPSEL7_PORTA</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTA for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00843">843</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab6a501eaee65d5d76d4027b2a1c3821a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6a501eaee65d5d76d4027b2a1c3821a">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL7_PORTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL7_PORTB&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga64bb2c65d5728e9978b29abfd81c721e">_GPIO_EXTIPSELL_EXTIPSEL7_PORTB</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTB for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00844">844</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6d4b3344d4c5e6235faccd87c01d13f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d4b3344d4c5e6235faccd87c01d13f0">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL7_PORTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL7_PORTC&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1d5591a50b288de49740a7dd2174cc59">_GPIO_EXTIPSELL_EXTIPSEL7_PORTC</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTC for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00845">845</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae829987a79fcbb5e815108304149736a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae829987a79fcbb5e815108304149736a">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL7_PORTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL7_PORTD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga372d5ff5829a7e34f6669c0f1a874c08">_GPIO_EXTIPSELL_EXTIPSEL7_PORTD</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTD for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00846">846</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad81c40419c45397e811d1048c9061eef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad81c40419c45397e811d1048c9061eef">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL7_PORTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL7_PORTE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga028365d9818605aa8cca38ba5ff666cc">_GPIO_EXTIPSELL_EXTIPSEL7_PORTE</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTE for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00847">847</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga07924466353d2604517e17d6376e7a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07924466353d2604517e17d6376e7a0d">&#9670;&nbsp;</a></span>GPIO_EXTIPSELL_EXTIPSEL7_PORTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIPSELL_EXTIPSEL7_PORTF&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga93361f23e77023e00e4ae4693e2e8afc">_GPIO_EXTIPSELL_EXTIPSEL7_PORTF</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PORTF for GPIO_EXTIPSELL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00848">848</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga12def22ee9e37080c28840f131d6fbca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12def22ee9e37080c28840f131d6fbca">&#9670;&nbsp;</a></span>GPIO_EXTIRISE_EXTIRISE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_EXTIRISE_EXTIRISE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga71e165112702173e09446199a23ffe63">_GPIO_EXTIRISE_EXTIRISE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_EXTIRISE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00988">988</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6b979a46abc62f3554659fda66273fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b979a46abc62f3554659fda66273fe1">&#9670;&nbsp;</a></span>GPIO_IEN_EXT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IEN_EXT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa20803ef7994fff7bde873fac9e2f18f">_GPIO_IEN_EXT_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_IEN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01004">1004</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad3eb86c611bdd14fd3ebe8074ab0c677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3eb86c611bdd14fd3ebe8074ab0c677">&#9670;&nbsp;</a></span>GPIO_IF_EXT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IF_EXT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabcecd7986f5380990ba22b0c06a401fe">_GPIO_IF_EXT_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_IF </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01012">1012</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga51e4565904207bae44afac5e4221b5f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51e4565904207bae44afac5e4221b5f6">&#9670;&nbsp;</a></span>GPIO_IFC_EXT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IFC_EXT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga821f329c2dcd3d645c935198cbc00dc3">_GPIO_IFC_EXT_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_IFC </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01028">1028</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4cc8e3bfeca36f03c93d82044aa7d147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cc8e3bfeca36f03c93d82044aa7d147">&#9670;&nbsp;</a></span>GPIO_IFS_EXT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IFS_EXT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1e3504af375c5fe69623a3f43d872297">_GPIO_IFS_EXT_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_IFS </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01020">1020</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga34aac205da181426cea223f2e1804810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34aac205da181426cea223f2e1804810">&#9670;&nbsp;</a></span>GPIO_INSENSE_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_INSENSE_INT&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Sense Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01101">1101</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5f7531999b6295bc19c4fae072f90c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f7531999b6295bc19c4fae072f90c8b">&#9670;&nbsp;</a></span>GPIO_INSENSE_INT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_INSENSE_INT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7809e8a11c8144be0af8b2813b32e4be">_GPIO_INSENSE_INT_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_INSENSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01105">1105</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3a2ddffa0f0f18bb210219a28cc4f12c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a2ddffa0f0f18bb210219a28cc4f12c">&#9670;&nbsp;</a></span>GPIO_INSENSE_PRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_INSENSE_PRS&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRS Sense Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01106">1106</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae50790671e159d066328bd34b4d5426a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae50790671e159d066328bd34b4d5426a">&#9670;&nbsp;</a></span>GPIO_INSENSE_PRS_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_INSENSE_PRS_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7374e7dce1929b37338be82319487e00">_GPIO_INSENSE_PRS_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_INSENSE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01110">1110</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga16da93a56a0dbfee3b8aecf0aa8f7e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16da93a56a0dbfee3b8aecf0aa8f7e40">&#9670;&nbsp;</a></span>GPIO_LOCK_LOCKKEY_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LOCK_LOCKKEY_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8fd3c3b558b06fb90e04655ebce0252e">_GPIO_LOCK_LOCKKEY_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_LOCK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01122">1122</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga085f9dca1e8cee2397275352b9047818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga085f9dca1e8cee2397275352b9047818">&#9670;&nbsp;</a></span>GPIO_LOCK_LOCKKEY_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LOCK_LOCKKEY_LOCK&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga953469b48eff51fffdbe4e0461d46772">_GPIO_LOCK_LOCKKEY_LOCK</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOCK for GPIO_LOCK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01123">1123</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadfc15aa2a4c9a7e95e9f04375eeaa3cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfc15aa2a4c9a7e95e9f04375eeaa3cb">&#9670;&nbsp;</a></span>GPIO_LOCK_LOCKKEY_LOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LOCK_LOCKKEY_LOCKED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad1d8fe731c52e5864384778961aec6cd">_GPIO_LOCK_LOCKKEY_LOCKED</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOCKED for GPIO_LOCK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01125">1125</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaba59981cc2be1c5fafb3a46b738d3a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba59981cc2be1c5fafb3a46b738d3a40">&#9670;&nbsp;</a></span>GPIO_LOCK_LOCKKEY_UNLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LOCK_LOCKKEY_UNLOCK&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga403ad841f2f383d1a6e00e5f45f5f529">_GPIO_LOCK_LOCKKEY_UNLOCK</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UNLOCK for GPIO_LOCK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01126">1126</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2001b1496e54cbfbba7fbb6854106fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2001b1496e54cbfbba7fbb6854106fd5">&#9670;&nbsp;</a></span>GPIO_LOCK_LOCKKEY_UNLOCKED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LOCK_LOCKKEY_UNLOCKED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9110b724acb679ead32a17b49c0ddf6d">_GPIO_LOCK_LOCKKEY_UNLOCKED</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode UNLOCKED for GPIO_LOCK </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01124">1124</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga503a1e476a1a739bc9cb14f73c785ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga503a1e476a1a739bc9cb14f73c785ff5">&#9670;&nbsp;</a></span>GPIO_P_CTRL_DRIVEMODE_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_CTRL_DRIVEMODE_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3acf44864bb5d377d20bb71be3d614ef">_GPIO_P_CTRL_DRIVEMODE_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00080">80</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6bb1d59e20ac32b580bd717fdb12c6de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bb1d59e20ac32b580bd717fdb12c6de">&#9670;&nbsp;</a></span>GPIO_P_CTRL_DRIVEMODE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_CTRL_DRIVEMODE_HIGH&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga987ea4a9b33bbe5b84594606ab52cae4">_GPIO_P_CTRL_DRIVEMODE_HIGH</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode HIGH for GPIO_P_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00083">83</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga852a481958bd326da535e7889bf8a960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga852a481958bd326da535e7889bf8a960">&#9670;&nbsp;</a></span>GPIO_P_CTRL_DRIVEMODE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_CTRL_DRIVEMODE_LOW&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga40826b199e82e2f6edddb6718cec3519">_GPIO_P_CTRL_DRIVEMODE_LOW</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOW for GPIO_P_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00084">84</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5c2b1ff2ec9e7c42ed425699d4c6dda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c2b1ff2ec9e7c42ed425699d4c6dda0">&#9670;&nbsp;</a></span>GPIO_P_CTRL_DRIVEMODE_LOWEST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_CTRL_DRIVEMODE_LOWEST&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga373dd68b7b152d21c45de138b341f3c1">_GPIO_P_CTRL_DRIVEMODE_LOWEST</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOWEST for GPIO_P_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00082">82</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab7cac1f21956ffa54195ce80f9073325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7cac1f21956ffa54195ce80f9073325">&#9670;&nbsp;</a></span>GPIO_P_CTRL_DRIVEMODE_STANDARD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_CTRL_DRIVEMODE_STANDARD&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacc678717e344dffcf516e8cb4f01418a">_GPIO_P_CTRL_DRIVEMODE_STANDARD</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode STANDARD for GPIO_P_CTRL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00081">81</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga59ed311317440728d551e58ef2255145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59ed311317440728d551e58ef2255145">&#9670;&nbsp;</a></span>GPIO_P_DIN_DIN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_DIN_DIN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa1fbb6ede5379a8fe2041a351db96b17">_GPIO_P_DIN_DIN_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_DIN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00708">708</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaec480928cfff45ce9cd1c3c781c838b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec480928cfff45ce9cd1c3c781c838b0">&#9670;&nbsp;</a></span>GPIO_P_DOUT_DOUT_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_DOUT_DOUT_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga43e578d55a8caa07568f937c544d468e">_GPIO_P_DOUT_DOUT_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_DOUT </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00676">676</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga728dc32e87a11a84c8264cdd053fb0c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga728dc32e87a11a84c8264cdd053fb0c6">&#9670;&nbsp;</a></span>GPIO_P_DOUTCLR_DOUTCLR_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_DOUTCLR_DOUTCLR_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad2fb67c9cd3834cb8c4f05d064c15d90">_GPIO_P_DOUTCLR_DOUTCLR_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_DOUTCLR </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00692">692</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6b475006bdecbe87012fcd821c71f8f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b475006bdecbe87012fcd821c71f8f4">&#9670;&nbsp;</a></span>GPIO_P_DOUTSET_DOUTSET_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_DOUTSET_DOUTSET_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga875c29706a23599f3804d2163ed7a05e">_GPIO_P_DOUTSET_DOUTSET_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_DOUTSET </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00684">684</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga478695a0d856bf7098213600ea4820fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga478695a0d856bf7098213600ea4820fe">&#9670;&nbsp;</a></span>GPIO_P_DOUTTGL_DOUTTGL_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_DOUTTGL_DOUTTGL_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae3e3c7476755e6c52026c88a37e11942">_GPIO_P_DOUTTGL_DOUTTGL_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_DOUTTGL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00700">700</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1d6a508cddab05ea97221b074f5f6691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d6a508cddab05ea97221b074f5f6691">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab966c4af509448d231b36db2bbaa8110">_GPIO_P_MODEH_MODE10_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00472">472</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf59acea9c09686b550fe957c137d65e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf59acea9c09686b550fe957c137d65e2">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga97dcca63c7c65e06ada0bce65428054e">_GPIO_P_MODEH_MODE10_DISABLED</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00473">473</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga002901e56444341ff081aa5ae33b3895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga002901e56444341ff081aa5ae33b3895">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga00400674a21d9a2c7b3feb43a3f398f1">_GPIO_P_MODEH_MODE10_INPUT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00474">474</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5b85902f0bb241938a8af2e18214e367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b85902f0bb241938a8af2e18214e367">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga44a470eb7ffb2d93e8548b34dce97006">_GPIO_P_MODEH_MODE10_INPUTPULL</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00475">475</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7e4356bb49a9e049a17d4792c110f8c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e4356bb49a9e049a17d4792c110f8c6">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf89f4f8cfaea6b3c95fd0adbc59fff00">_GPIO_P_MODEH_MODE10_INPUTPULLFILTER</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00476">476</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga24c0d5b0d8ab936d440a20ffbc77ffa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24c0d5b0d8ab936d440a20ffbc77ffa7">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga19102fe5f42ea71a36ed47e207a9286b">_GPIO_P_MODEH_MODE10_PUSHPULL</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00477">477</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga43ff921767f8ca400b05a7036dbbc53f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43ff921767f8ca400b05a7036dbbc53f">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8e9b2ed908609624366330f06deee090">_GPIO_P_MODEH_MODE10_PUSHPULLDRIVE</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00478">478</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaddc420ef318b412a7955dd3740bc42cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddc420ef318b412a7955dd3740bc42cc">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab52c18552e09b1751fba05b4e2915858">_GPIO_P_MODEH_MODE10_WIREDAND</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00481">481</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad0f337aa2ce2ba4aad5cb8c0393d0e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0f337aa2ce2ba4aad5cb8c0393d0e8d">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga162d4861022b112f1d3f93f89173e8f8">_GPIO_P_MODEH_MODE10_WIREDANDDRIVE</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00485">485</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6a5ad37dc98e371a371b36f6a6dda498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a5ad37dc98e371a371b36f6a6dda498">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0795e9e4a1f0dd603c8afaf5b185dd81">_GPIO_P_MODEH_MODE10_WIREDANDDRIVEFILTER</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00486">486</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae5b79b5865f9ae8d71ee1b8aa56531bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5b79b5865f9ae8d71ee1b8aa56531bc">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga49ebd515d1eb33e6c7d7e585a5324a96">_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUP</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00487">487</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8a8063b27e471dbc3c15abc27ecd6ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a8063b27e471dbc3c15abc27ecd6ec3">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabd9c9e7295e7d3bdb65a3a6211119e93">_GPIO_P_MODEH_MODE10_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00488">488</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab4c4a5caf5fc6a2397dc6c024cc8cbcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4c4a5caf5fc6a2397dc6c024cc8cbcd">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab5b21922e1fda5f0f2b8b7294ce87842">_GPIO_P_MODEH_MODE10_WIREDANDFILTER</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00482">482</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga14740833c7e7e739f4a24007a496c463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14740833c7e7e739f4a24007a496c463">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2296803b4d1d632ccc7cc464660d75f3">_GPIO_P_MODEH_MODE10_WIREDANDPULLUP</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00483">483</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf137955842b391e966a45380b890a66b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf137955842b391e966a45380b890a66b">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa97b5a64ec96ab551aba44e289ac5b60">_GPIO_P_MODEH_MODE10_WIREDANDPULLUPFILTER</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00484">484</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga53c14bf7f043edb5b2d128d61d73d752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53c14bf7f043edb5b2d128d61d73d752">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6fc2f092d04671c094584ba5812d6c2f">_GPIO_P_MODEH_MODE10_WIREDOR</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00479">479</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga13635a0b7551605f60963384ce3f5bbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13635a0b7551605f60963384ce3f5bbb">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE10_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE10_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4db83dad815e1e1ae098645162f704c8">_GPIO_P_MODEH_MODE10_WIREDORPULLDOWN</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00480">480</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadaba0a95ec90dd817817d9f5a1427e4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaba0a95ec90dd817817d9f5a1427e4c">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaaa01c5aa51b83829b625619a48d15763">_GPIO_P_MODEH_MODE11_DEFAULT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00508">508</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga46100f49d46e61ba77324538b80bfffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46100f49d46e61ba77324538b80bfffb">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae72ee73b7c8f7894ccb9f4f2472f8224">_GPIO_P_MODEH_MODE11_DISABLED</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00509">509</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad2274dceef0988013764bb136ac1e638"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2274dceef0988013764bb136ac1e638">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga88e52ed12baa1f1ec6d3ad8aa8d95957">_GPIO_P_MODEH_MODE11_INPUT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00510">510</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga35c62089e64598b4daa01c04fec8daf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35c62089e64598b4daa01c04fec8daf1">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2799c7e7d32aacdd764c1428d1b8f38d">_GPIO_P_MODEH_MODE11_INPUTPULL</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00511">511</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9044cc7ba44ffda1cfa1c6011b533f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9044cc7ba44ffda1cfa1c6011b533f7f">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga95606a5c9c553dc7e94b1baef75bb02d">_GPIO_P_MODEH_MODE11_INPUTPULLFILTER</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00512">512</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac2477b2a21d6cf5e0bd3cb468be02e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2477b2a21d6cf5e0bd3cb468be02e28">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga87b3d7fc61f100318ecec5c6d1ccc4a8">_GPIO_P_MODEH_MODE11_PUSHPULL</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00513">513</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacafc952fc456c9ff1bfad9a5bedf9222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacafc952fc456c9ff1bfad9a5bedf9222">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa93eb6a2882404d6ba30e62205c54165">_GPIO_P_MODEH_MODE11_PUSHPULLDRIVE</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00514">514</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2d0c69db1bacbaa4a38cfcab34289992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d0c69db1bacbaa4a38cfcab34289992">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2559807e1e32f4e8429c71037117fc2a">_GPIO_P_MODEH_MODE11_WIREDAND</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00517">517</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9fc690775073227b9bca881ee6ae76e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fc690775073227b9bca881ee6ae76e8">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga79e328606a0d6789ccdf96b059b1ff1a">_GPIO_P_MODEH_MODE11_WIREDANDDRIVE</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00521">521</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga564cf7f441d71c2f594c687bb77d46d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga564cf7f441d71c2f594c687bb77d46d1">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3f654a129bdb14c3244d1ef718a1e4a8">_GPIO_P_MODEH_MODE11_WIREDANDDRIVEFILTER</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00522">522</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9d80794273e54ee0865554591bc4c4c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d80794273e54ee0865554591bc4c4c1">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gada4e9eeaae7956aa80c6a35f2d79b0e5">_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUP</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00523">523</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadf712218fd1efa11e81d43cf86954804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf712218fd1efa11e81d43cf86954804">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga560af7c2b8efb53217246acb34c30394">_GPIO_P_MODEH_MODE11_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00524">524</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf2ef9e8686508e3023b06122c8ec5ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2ef9e8686508e3023b06122c8ec5ef1">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0a103b5915d8ae1614e7eb97d7abbe23">_GPIO_P_MODEH_MODE11_WIREDANDFILTER</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00518">518</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7c87cbde04ab574665ce866f913c9765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c87cbde04ab574665ce866f913c9765">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga653292ed3cb6603c331348f9cbc29fc5">_GPIO_P_MODEH_MODE11_WIREDANDPULLUP</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00519">519</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae5908453a7239c5bf81a98f9008db13b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5908453a7239c5bf81a98f9008db13b">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga862ae7421bf76b340e370f69804031f8">_GPIO_P_MODEH_MODE11_WIREDANDPULLUPFILTER</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00520">520</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaba352961a8230e68e8bffa79e22ed2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba352961a8230e68e8bffa79e22ed2cb">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga754e2cda6d853191b3b34ac861e019c4">_GPIO_P_MODEH_MODE11_WIREDOR</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00515">515</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2ae9142c8c5191c3336fe4a27c4c6d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ae9142c8c5191c3336fe4a27c4c6d67">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE11_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE11_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac51c3f9d90a57888d35b0cc152f5f40e">_GPIO_P_MODEH_MODE11_WIREDORPULLDOWN</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00516">516</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga66ba061aef2bab62daa22ecc3674d9d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66ba061aef2bab62daa22ecc3674d9d6">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5b2967fe5024db1ac99cd5d34a3b9de4">_GPIO_P_MODEH_MODE12_DEFAULT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00544">544</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga36eb965db60aaad0e25c79fa6311d5ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36eb965db60aaad0e25c79fa6311d5ba">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab89353c2a95c5838242482278f5c2517">_GPIO_P_MODEH_MODE12_DISABLED</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00545">545</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaed13b44b5e2e33ab1c9f76f70dfc51e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed13b44b5e2e33ab1c9f76f70dfc51e1">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9ae9dda4464267b36a01193836383299">_GPIO_P_MODEH_MODE12_INPUT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00546">546</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad6972e727913a38925462686751602f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6972e727913a38925462686751602f0">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga27d71256f80312e431ecba0377c3e477">_GPIO_P_MODEH_MODE12_INPUTPULL</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00547">547</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7a29f0e3c8e07721d5b85842638594eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a29f0e3c8e07721d5b85842638594eb">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7ba78b0afe5830ceeb171ccbdd952f9f">_GPIO_P_MODEH_MODE12_INPUTPULLFILTER</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00548">548</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaee8f5584a9e185561638ec44191cf433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee8f5584a9e185561638ec44191cf433">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac95bd4b773a6560e02643f3cdc00ecdd">_GPIO_P_MODEH_MODE12_PUSHPULL</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00549">549</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9b815e9ec1ca941ad3bb660d4de5999d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b815e9ec1ca941ad3bb660d4de5999d">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6b5b74355395e538d761ba9ae88905de">_GPIO_P_MODEH_MODE12_PUSHPULLDRIVE</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00550">550</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga238bcca157f45b285921221eeff2d3a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga238bcca157f45b285921221eeff2d3a3">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa84e2ffa445a367a9c6a617b8009f676">_GPIO_P_MODEH_MODE12_WIREDAND</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00553">553</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafb08b4361880d8cc7764d055c4413705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb08b4361880d8cc7764d055c4413705">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8ada490fb760bec42588d88637a1f92a">_GPIO_P_MODEH_MODE12_WIREDANDDRIVE</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00557">557</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad10810305787564788b83a6ffabdfffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad10810305787564788b83a6ffabdfffb">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaadbc38539e39e48571fff60831f2c299">_GPIO_P_MODEH_MODE12_WIREDANDDRIVEFILTER</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00558">558</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf6b44d0dfaeb9d7cd14746a11494e27d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6b44d0dfaeb9d7cd14746a11494e27d">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga74e7f4854ff0df4d19eb7deadc770570">_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUP</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00559">559</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadc806cf9236da0bedfa1c9d8fd6baf83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc806cf9236da0bedfa1c9d8fd6baf83">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga34f13a7464755144eca1152a81d5d32a">_GPIO_P_MODEH_MODE12_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00560">560</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3c8bf0d7426d572168ef8c6668a15ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c8bf0d7426d572168ef8c6668a15ec0">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga27182d67debafb451c1e5546e090aec3">_GPIO_P_MODEH_MODE12_WIREDANDFILTER</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00554">554</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac7aae8896f0f7e8d783c540cc1a052b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7aae8896f0f7e8d783c540cc1a052b7">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga285f71bb114673d05f127d41805a9532">_GPIO_P_MODEH_MODE12_WIREDANDPULLUP</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00555">555</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga269f54a57bdfd814b8c44963151c190e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga269f54a57bdfd814b8c44963151c190e">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga700926bd10787b33c069d45980a9e0de">_GPIO_P_MODEH_MODE12_WIREDANDPULLUPFILTER</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00556">556</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga24377eee26e43fad1221ea2934e09999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24377eee26e43fad1221ea2934e09999">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga159a95d8f43ce310205512420eadee3f">_GPIO_P_MODEH_MODE12_WIREDOR</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00551">551</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad6f388d54df079b5cc953ae50698d414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6f388d54df079b5cc953ae50698d414">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE12_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE12_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadd3addb609f18a1e39f51bcaad4be74d">_GPIO_P_MODEH_MODE12_WIREDORPULLDOWN</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00552">552</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5c2aad181a10632c0f48eb7395b14ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c2aad181a10632c0f48eb7395b14ecc">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6bed743d3e11a66c6c9b7188b80f4823">_GPIO_P_MODEH_MODE13_DEFAULT</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00580">580</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga23f56f3188c61b28a9bfef109c620652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23f56f3188c61b28a9bfef109c620652">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7ca6ee56e4818146d6f740997fb0bec0">_GPIO_P_MODEH_MODE13_DISABLED</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00581">581</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga70a60f582906c2bc5831d7bcaf1ad1ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70a60f582906c2bc5831d7bcaf1ad1ff">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga833016eb8cad1f44fe6d82a558ed2673">_GPIO_P_MODEH_MODE13_INPUT</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00582">582</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3f301f406f50d9e3bf4775966814292a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f301f406f50d9e3bf4775966814292a">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab6c8202ece40cd4d3f33df98fd8e6084">_GPIO_P_MODEH_MODE13_INPUTPULL</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00583">583</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga211d2d03bc9ce4770cd5c42ec35df50c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga211d2d03bc9ce4770cd5c42ec35df50c">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga512f595d0d27f26ce73a689d00ca279f">_GPIO_P_MODEH_MODE13_INPUTPULLFILTER</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00584">584</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gabbbe36eaf2abe48d261e0893b34346fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbbe36eaf2abe48d261e0893b34346fe">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa3a2a784de04bb4af1aa846562d90e68">_GPIO_P_MODEH_MODE13_PUSHPULL</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00585">585</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa6d0a9a968fb7d02a6f7e9d581ad03f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6d0a9a968fb7d02a6f7e9d581ad03f5">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabd9ed816ec9e7a6af8eee29ad8e0dba1">_GPIO_P_MODEH_MODE13_PUSHPULLDRIVE</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00586">586</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf72d86854f24e52f78a0eb6469c76813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf72d86854f24e52f78a0eb6469c76813">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga45699178512b7263399e82a8191139a4">_GPIO_P_MODEH_MODE13_WIREDAND</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00589">589</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0cf7b615075d3b9d9246ce64ed1c6a2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cf7b615075d3b9d9246ce64ed1c6a2c">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8aa57cc740dc3ec28c2bbbcccd1e22ff">_GPIO_P_MODEH_MODE13_WIREDANDDRIVE</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00593">593</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacf5836b33e6cede65eede42ec0832adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf5836b33e6cede65eede42ec0832adb">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6cdb1a2564dcb35dd821eb7f1692c59c">_GPIO_P_MODEH_MODE13_WIREDANDDRIVEFILTER</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00594">594</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga96eb89d76b646e3783a00645a16027f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96eb89d76b646e3783a00645a16027f7">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga10d3146e8e64df49a1391024433cf9e5">_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUP</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00595">595</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6930e5227b7f3e653e414be5b004f24a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6930e5227b7f3e653e414be5b004f24a">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa3cc7dd28fd72fb6de9209a530d56eb0">_GPIO_P_MODEH_MODE13_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00596">596</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6df043c650b1a8eaf6ae14c51b7a1e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6df043c650b1a8eaf6ae14c51b7a1e7d">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaed413f5ecb1bd54c880a28c4a39e4d7c">_GPIO_P_MODEH_MODE13_WIREDANDFILTER</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00590">590</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae44f78c4a6e35eec4a38a6acecd9c6f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae44f78c4a6e35eec4a38a6acecd9c6f5">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab3f58157f5917f810ca45a38eeb2d937">_GPIO_P_MODEH_MODE13_WIREDANDPULLUP</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00591">591</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0867a4e3b69ff54cbef23cf26a884b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0867a4e3b69ff54cbef23cf26a884b53">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga08cd573ac46e83f8647bdbb892447ef4">_GPIO_P_MODEH_MODE13_WIREDANDPULLUPFILTER</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00592">592</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4954ee15d51a4ccbab97820ae18e9209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4954ee15d51a4ccbab97820ae18e9209">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaaa57a9854c2b8c1b64c74a5a74418e52">_GPIO_P_MODEH_MODE13_WIREDOR</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00587">587</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga064320ce148f7cfc7af231db164359b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga064320ce148f7cfc7af231db164359b5">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE13_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE13_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga54e312aebd93d6ad4fda3cf3c814afe3">_GPIO_P_MODEH_MODE13_WIREDORPULLDOWN</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00588">588</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad64aff8312f53439f3f6c95e0f35224f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad64aff8312f53439f3f6c95e0f35224f">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaaf530d5798eb74f9e340ea400d37c4c5">_GPIO_P_MODEH_MODE14_DEFAULT</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00616">616</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga069134a82e98b51ecc145085d7d957fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga069134a82e98b51ecc145085d7d957fc">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaec09de3335b1143e3c23c8260ba34f2b">_GPIO_P_MODEH_MODE14_DISABLED</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00617">617</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3e88256821746736f289545b96737ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e88256821746736f289545b96737ca6">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4d46cf568ad55bb0198df212ab51b2ad">_GPIO_P_MODEH_MODE14_INPUT</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00618">618</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab8ffa3ded8dc7df1b79723f310014431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8ffa3ded8dc7df1b79723f310014431">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga039f0f6f5bc49f0374b9953066f2935a">_GPIO_P_MODEH_MODE14_INPUTPULL</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00619">619</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab9d7614a2e7e8d07adcb5acbb33767f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9d7614a2e7e8d07adcb5acbb33767f1">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf0d7dc83713e3d8e96eded2d75945103">_GPIO_P_MODEH_MODE14_INPUTPULLFILTER</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00620">620</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga26f7e5afed695fda0d8da0e745fb2679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26f7e5afed695fda0d8da0e745fb2679">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad2ae68ecd4feab15b9910ca05340fc07">_GPIO_P_MODEH_MODE14_PUSHPULL</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00621">621</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaba27dab2db1932f71e76a009e0384700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba27dab2db1932f71e76a009e0384700">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga82758106519b42233fa74669abf0b9f7">_GPIO_P_MODEH_MODE14_PUSHPULLDRIVE</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00622">622</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga90c842d2994cdcd2133dc2c2658d2c07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90c842d2994cdcd2133dc2c2658d2c07">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga72323b657df2c8b16a690aef2c25d970">_GPIO_P_MODEH_MODE14_WIREDAND</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00625">625</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga565d9cac6b26224fa616e0f5d3cabbaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga565d9cac6b26224fa616e0f5d3cabbaf">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3469c00a867efc4c3841aab4e9bf84b0">_GPIO_P_MODEH_MODE14_WIREDANDDRIVE</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00629">629</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0eeb73aa2384e3b7fe9855aeee1fa2ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eeb73aa2384e3b7fe9855aeee1fa2ab">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga39bac21d9a762a2d294959edf590ffdc">_GPIO_P_MODEH_MODE14_WIREDANDDRIVEFILTER</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00630">630</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3329b513a37ec1372c7a2ee71df457f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3329b513a37ec1372c7a2ee71df457f2">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad0bef09ca35f1dff5e2a5ad1e06c4e49">_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUP</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00631">631</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7a07088859ab2b5df6d81b8149356d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a07088859ab2b5df6d81b8149356d9e">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga428235abf2947acd48926eec790bcfd9">_GPIO_P_MODEH_MODE14_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00632">632</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga57598e0297f96d7664b0f3e4a80aefa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57598e0297f96d7664b0f3e4a80aefa5">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga95d3ca8db8c7dda4761ed47292d5a8fb">_GPIO_P_MODEH_MODE14_WIREDANDFILTER</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00626">626</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4c7cfe3be243e6db9e4a4ab4db6fe0fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c7cfe3be243e6db9e4a4ab4db6fe0fc">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2f62d7b6a007282b3cb80efe98165df3">_GPIO_P_MODEH_MODE14_WIREDANDPULLUP</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00627">627</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae247a4b989a19f554ae40765c363e58a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae247a4b989a19f554ae40765c363e58a">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeb9dfbe6a2d10d86aac45bcd9482e0b9">_GPIO_P_MODEH_MODE14_WIREDANDPULLUPFILTER</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00628">628</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7e149ac22d4435781e780916e339f4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e149ac22d4435781e780916e339f4f8">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2bb4a2b1aae7e07560bfa20352c00ed1">_GPIO_P_MODEH_MODE14_WIREDOR</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00623">623</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac99a803e1022a7d45fd6bf401ab3df2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac99a803e1022a7d45fd6bf401ab3df2c">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE14_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE14_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1c33339f66cb76651948d38cdcaeb0b8">_GPIO_P_MODEH_MODE14_WIREDORPULLDOWN</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00624">624</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf2cb14320f07db9f520907f2d1b583c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2cb14320f07db9f520907f2d1b583c0">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6d94bd18b1ebe6b344bb9f6e5e80cc8f">_GPIO_P_MODEH_MODE15_DEFAULT</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00652">652</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5ee93a527ef4ce79761e002b8bec6f74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ee93a527ef4ce79761e002b8bec6f74">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga173edc75a8aa8e57d29b5847e7f9f620">_GPIO_P_MODEH_MODE15_DISABLED</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00653">653</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7ead9529f05bd12f6a5aaa51ce1027c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ead9529f05bd12f6a5aaa51ce1027c2">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1b71e43781b7089e3a56eda444b7dbb3">_GPIO_P_MODEH_MODE15_INPUT</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00654">654</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8853f0a0bf842a84eac881306f0d00ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8853f0a0bf842a84eac881306f0d00ef">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1a3c8f8d97c52a9df9a18d881f3d494f">_GPIO_P_MODEH_MODE15_INPUTPULL</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00655">655</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga692f276c2568ff63abda407df5ee7af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga692f276c2568ff63abda407df5ee7af9">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6a553787786e8ece75746347adc40b44">_GPIO_P_MODEH_MODE15_INPUTPULLFILTER</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00656">656</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadb281dc05813a7497935c392cc225be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb281dc05813a7497935c392cc225be1">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaec2771e35fc19ced2416b8169150c290">_GPIO_P_MODEH_MODE15_PUSHPULL</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00657">657</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacee316dea6654ccf9978c2b8bb6e7eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacee316dea6654ccf9978c2b8bb6e7eff">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa879acfb5058a9c715497138d189ebe0">_GPIO_P_MODEH_MODE15_PUSHPULLDRIVE</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00658">658</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9a59ae95b541a5096f9cb66ea65edb80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a59ae95b541a5096f9cb66ea65edb80">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaddc108b06c790ce092f800814aa3899a">_GPIO_P_MODEH_MODE15_WIREDAND</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00661">661</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0e5dc66c26adc161b7d5c3b07b1d58fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e5dc66c26adc161b7d5c3b07b1d58fa">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafd8a89734fa31ba5ba779f07bcc9a543">_GPIO_P_MODEH_MODE15_WIREDANDDRIVE</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00665">665</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa8650d8d73c108432473488b0201ca11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8650d8d73c108432473488b0201ca11">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5b7dbef03d30c5179f86eb98aae08dcb">_GPIO_P_MODEH_MODE15_WIREDANDDRIVEFILTER</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00666">666</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga87b09a93dc93aa8510622f1aaeba99f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87b09a93dc93aa8510622f1aaeba99f0">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa2c4cfb845abfb53b5889c881567500b">_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUP</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00667">667</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf23af8e05a98f919366234050e7bd186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf23af8e05a98f919366234050e7bd186">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac1ef217ca32f4963505a4c235f24d1e8">_GPIO_P_MODEH_MODE15_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00668">668</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6fc063416547959d2511647974c8b9b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fc063416547959d2511647974c8b9b0">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2444b7319f7a878404ede466e2ae6c04">_GPIO_P_MODEH_MODE15_WIREDANDFILTER</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00662">662</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga097b90d38fa50ec3b77784ef98daaa09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga097b90d38fa50ec3b77784ef98daaa09">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac3fe989ee68a0cea63fac0ccfac57a4b">_GPIO_P_MODEH_MODE15_WIREDANDPULLUP</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00663">663</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0a1c112de646c962d4a161f6fba0d5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a1c112de646c962d4a161f6fba0d5b0">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3e5fc6a40838bd1a420b3e0a6b27b300">_GPIO_P_MODEH_MODE15_WIREDANDPULLUPFILTER</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00664">664</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5f995d132feb3d030042f9cc5613067b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f995d132feb3d030042f9cc5613067b">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9bc195e4b8823602dfcc6ef69d614f0f">_GPIO_P_MODEH_MODE15_WIREDOR</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00659">659</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7bdb1058d1e37df8dab678f922783d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bdb1058d1e37df8dab678f922783d88">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE15_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE15_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab8f79dad8822ea59687ff01f83b9d030">_GPIO_P_MODEH_MODE15_WIREDORPULLDOWN</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00660">660</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf48802e44e46a70fb34742a8871fe40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf48802e44e46a70fb34742a8871fe40b">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa941ecabae98ce86aff0df7026b34a76">_GPIO_P_MODEH_MODE8_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00400">400</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad678a1cf89caf54ecbc31d85685cd90e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad678a1cf89caf54ecbc31d85685cd90e">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaed5f9bfc0cf27ec842cd6a349b8c87f4">_GPIO_P_MODEH_MODE8_DISABLED</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00401">401</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2397baf777e76bc886c95bd746ba7f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2397baf777e76bc886c95bd746ba7f53">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7cb757eeb7ea29c1a39b7cdec12e9cb5">_GPIO_P_MODEH_MODE8_INPUT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00402">402</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3b582b7d6b57e17ba77c315827de13b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b582b7d6b57e17ba77c315827de13b1">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga28f4ab9266f73aea2cdfa9245f1ef717">_GPIO_P_MODEH_MODE8_INPUTPULL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00403">403</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab5b2429fbddfbeeb66556964ae183db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b2429fbddfbeeb66556964ae183db0">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga68b2da72bf03f4f25a9abc83d605831d">_GPIO_P_MODEH_MODE8_INPUTPULLFILTER</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00404">404</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7857c6bb78bad8cbec81ee2894509fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7857c6bb78bad8cbec81ee2894509fc8">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae56e188fc33386cb496c35e0d53ff050">_GPIO_P_MODEH_MODE8_PUSHPULL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00405">405</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9b09361c419467b42b489ec1ce78b543"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b09361c419467b42b489ec1ce78b543">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa864392e40eacffac61e458e0be0fb50">_GPIO_P_MODEH_MODE8_PUSHPULLDRIVE</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00406">406</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5a8be1bb66924ee5a201ff678d654e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a8be1bb66924ee5a201ff678d654e33">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeec7149074a8755ce424fa9747626fbc">_GPIO_P_MODEH_MODE8_WIREDAND</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00409">409</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga37f3ac7a0015674174e7ad9f87ddd16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37f3ac7a0015674174e7ad9f87ddd16e">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7e5578325c4f94f1113dabb39781cb8f">_GPIO_P_MODEH_MODE8_WIREDANDDRIVE</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00413">413</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0d57a6feab6033b1f857dcab6d2d2d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d57a6feab6033b1f857dcab6d2d2d16">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1b5353afedbffc138579e92e617a9f17">_GPIO_P_MODEH_MODE8_WIREDANDDRIVEFILTER</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00414">414</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2c1bd7912f30584a667832179982a53b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c1bd7912f30584a667832179982a53b">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga50b9a0ac0e84496b1c408313db5491a1">_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUP</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00415">415</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga65c44ce056c2f2b7325b6f2b6e293497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c44ce056c2f2b7325b6f2b6e293497">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac28e51ed7d8b19f2b9fafb6a743b8dfc">_GPIO_P_MODEH_MODE8_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00416">416</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae227c4cb0d53ffd69248953e4390c4ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae227c4cb0d53ffd69248953e4390c4ff">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga892a5e1d981daecf6eaf22cd43819aaa">_GPIO_P_MODEH_MODE8_WIREDANDFILTER</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00410">410</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5cf7d7706ae2cef8f802ccd4997f60a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf7d7706ae2cef8f802ccd4997f60a2">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1a6796b9d0a26b814b60a7bf75f36fbc">_GPIO_P_MODEH_MODE8_WIREDANDPULLUP</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00411">411</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6e88a2d51e0fac58a5df49eda97b6719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e88a2d51e0fac58a5df49eda97b6719">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga93edc35a95846dcaef8e11f5a2a6b805">_GPIO_P_MODEH_MODE8_WIREDANDPULLUPFILTER</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00412">412</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga35eaad5d5b8914824dcafeed6b861642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35eaad5d5b8914824dcafeed6b861642">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf907acdf10ae414cb46904c6ea993c5f">_GPIO_P_MODEH_MODE8_WIREDOR</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00407">407</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9123ea4f57593fc9d11731881ae387c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9123ea4f57593fc9d11731881ae387c3">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE8_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE8_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab6725b239909a3527fbe87023ebf1b88">_GPIO_P_MODEH_MODE8_WIREDORPULLDOWN</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00408">408</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6f233012a07a40e573f0e63d79519674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f233012a07a40e573f0e63d79519674">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf327b43ac38d3c75893997b5a05584a6">_GPIO_P_MODEH_MODE9_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00436">436</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga22efa1b85615d04e6eabc8aa26c3eaf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22efa1b85615d04e6eabc8aa26c3eaf0">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf8c10422b894ae67d9bb15d6add9aaee">_GPIO_P_MODEH_MODE9_DISABLED</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00437">437</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4ce1b030d9c1bbd4c55d3eb6a7d6fd00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ce1b030d9c1bbd4c55d3eb6a7d6fd00">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac4e4976b77a5b6378de160ce2fbcef76">_GPIO_P_MODEH_MODE9_INPUT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00438">438</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadf1cd555bb7f56ccb8e7d6c144aaaed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf1cd555bb7f56ccb8e7d6c144aaaed9">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga32a6d1941316fc613b7d6d86703a3442">_GPIO_P_MODEH_MODE9_INPUTPULL</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00439">439</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga70943051b0a140c1c8f04c1e0a84365c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70943051b0a140c1c8f04c1e0a84365c">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga438f79e9734a0501b02a418854b2adab">_GPIO_P_MODEH_MODE9_INPUTPULLFILTER</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00440">440</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa9696e58fffed310d4f7ba42bc139f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9696e58fffed310d4f7ba42bc139f25">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5219b68d0255ee700f8c5424e0a4436c">_GPIO_P_MODEH_MODE9_PUSHPULL</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00441">441</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaac0948060c5696b447d3e3ab79da0837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac0948060c5696b447d3e3ab79da0837">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga24c7acce90f1686e89bd0dda8e17b5dc">_GPIO_P_MODEH_MODE9_PUSHPULLDRIVE</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00442">442</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga11b6880ea4fcbe52a6f03acc8ccac0e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11b6880ea4fcbe52a6f03acc8ccac0e7">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf96519bdc847a360af5f899acda1a36c">_GPIO_P_MODEH_MODE9_WIREDAND</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00445">445</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga103e83086ed48cba89c7de84f60be4fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga103e83086ed48cba89c7de84f60be4fd">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad4dfc3e797a71dd62722695bb30dd426">_GPIO_P_MODEH_MODE9_WIREDANDDRIVE</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00449">449</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga312cbb721468821a29cbb8521becaaef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga312cbb721468821a29cbb8521becaaef">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga33e6b039fe4d71c4d414fd8680403392">_GPIO_P_MODEH_MODE9_WIREDANDDRIVEFILTER</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00450">450</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga43999c4dc5a16e85e497a93d73bbb81f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43999c4dc5a16e85e497a93d73bbb81f">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4e781205b4bd71d83f117748b29f5795">_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUP</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00451">451</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3032094f3ee2388ba17a6f0f53a31112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3032094f3ee2388ba17a6f0f53a31112">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7128535bfe9540e26fc0f37ac329686d">_GPIO_P_MODEH_MODE9_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00452">452</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9cabbb996e746cac0b4c51aec151040d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cabbb996e746cac0b4c51aec151040d">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga519745bc06c96ed1ace1765bf1f12b66">_GPIO_P_MODEH_MODE9_WIREDANDFILTER</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00446">446</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafa903471c5b408032f301441f92ed089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa903471c5b408032f301441f92ed089">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gafe2a5dbd385a9d18104643c2989da81e">_GPIO_P_MODEH_MODE9_WIREDANDPULLUP</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00447">447</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6545e6bbd3f070b670b75d970529435e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6545e6bbd3f070b670b75d970529435e">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0e52b28d48bbcab3aacd7cb766ddabdf">_GPIO_P_MODEH_MODE9_WIREDANDPULLUPFILTER</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00448">448</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga919bc120fd46d9b07cce4a7ca6d94dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga919bc120fd46d9b07cce4a7ca6d94dd7">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2c33bddfcb7d61e398eaba955788fce2">_GPIO_P_MODEH_MODE9_WIREDOR</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00443">443</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gada2c79fed12cd74a2776d4ea750f35d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada2c79fed12cd74a2776d4ea750f35d4">&#9670;&nbsp;</a></span>GPIO_P_MODEH_MODE9_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEH_MODE9_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaadae98c8b944f71e27909f276c6c0e09">_GPIO_P_MODEH_MODE9_WIREDORPULLDOWN</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEH </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00444">444</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadff88531759aabaf2feb03d8727af1b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadff88531759aabaf2feb03d8727af1b8">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga43feac9085330e17a2bcfb85ad7a8f21">_GPIO_P_MODEL_MODE0_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00108">108</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaedd6aaa093a0a6cada17c352900e49e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedd6aaa093a0a6cada17c352900e49e1">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa6c8a10477eb7923f05deeaeab89436c">_GPIO_P_MODEL_MODE0_DISABLED</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00109">109</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga546f244cd622a2aa2af2bdb34a524648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga546f244cd622a2aa2af2bdb34a524648">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga37dc60b39ff058b291a06ee627ca6c6b">_GPIO_P_MODEL_MODE0_INPUT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00110">110</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaad903a31d9b6cf1ab4eb820ad7599de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad903a31d9b6cf1ab4eb820ad7599de8">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga136ddf845c159b412e2699f137b284dc">_GPIO_P_MODEL_MODE0_INPUTPULL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00111">111</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5fa8ca53b2d2f7a75da474ed02a6c384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fa8ca53b2d2f7a75da474ed02a6c384">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad3847113bdda2d633e44f6ae0016a015">_GPIO_P_MODEL_MODE0_INPUTPULLFILTER</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00112">112</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0baa695749973a063423f79939a75225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0baa695749973a063423f79939a75225">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6e647ba1930419cbcb07788e7b4bae05">_GPIO_P_MODEL_MODE0_PUSHPULL</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00113">113</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf3e7354ba4bd687d7e6f3ccf3760152d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3e7354ba4bd687d7e6f3ccf3760152d">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac658f676c807c7e550c47c05a2400e4f">_GPIO_P_MODEL_MODE0_PUSHPULLDRIVE</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00114">114</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab90227653b22af5eaddd400f24389088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab90227653b22af5eaddd400f24389088">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga37a8f1a8f065e73086d2e11f98199b75">_GPIO_P_MODEL_MODE0_WIREDAND</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00117">117</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga97b9e3a21b1de0b0d3659a8233c26868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97b9e3a21b1de0b0d3659a8233c26868">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9301226912b0b3902a6371be103b8722">_GPIO_P_MODEL_MODE0_WIREDANDDRIVE</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00121">121</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa58f7cab256644fcdf8df5a5b6f13266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa58f7cab256644fcdf8df5a5b6f13266">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9780362b843280065c164e4a4185822a">_GPIO_P_MODEL_MODE0_WIREDANDDRIVEFILTER</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00122">122</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1bf072552934a27708d727360beb74a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bf072552934a27708d727360beb74a2">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga58be084aaf60d2815c904cb8832a6f63">_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUP</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00123">123</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9564ba9ec8329787d85663f306f7159b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9564ba9ec8329787d85663f306f7159b">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5dbd3b7fd066dc694c0c027d55982004">_GPIO_P_MODEL_MODE0_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00124">124</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga05ed3212a9a976e8e8f837c3d9eb2edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05ed3212a9a976e8e8f837c3d9eb2edd">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2804add7de5d7ccebe1d04a3dec48671">_GPIO_P_MODEL_MODE0_WIREDANDFILTER</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00118">118</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaff905034aa9b1fbe3af6513b1fdddb3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff905034aa9b1fbe3af6513b1fdddb3d">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa42fa31f3adf22164127ce320fe9ea03">_GPIO_P_MODEL_MODE0_WIREDANDPULLUP</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00119">119</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga81a9f949feedc40e73c5b9ce6cd05315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81a9f949feedc40e73c5b9ce6cd05315">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf4d89551bb5c8eaf069a7b6b4d41b30a">_GPIO_P_MODEL_MODE0_WIREDANDPULLUPFILTER</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00120">120</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaecd118ca736176de6f3626bbaff3beeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecd118ca736176de6f3626bbaff3beeb">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0134285db0a27d8922d2fe5fff79e5a7">_GPIO_P_MODEL_MODE0_WIREDOR</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00115">115</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga331f8e0a22487ccce2693c209f949bfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga331f8e0a22487ccce2693c209f949bfb">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE0_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE0_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaebe5bfd0a5338776a7fbfb6ac70a0a18">_GPIO_P_MODEL_MODE0_WIREDORPULLDOWN</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00116">116</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa0e131e0c18b1eeb336192f0c4ec6236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0e131e0c18b1eeb336192f0c4ec6236">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f95ece1a051fb4b31fe67cb6164fd98">_GPIO_P_MODEL_MODE1_DEFAULT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00144">144</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga300072b4d407cfb165d3eec94ecdbcef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga300072b4d407cfb165d3eec94ecdbcef">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadb0a83f8f6bce4f71eb0b15e26ede16d">_GPIO_P_MODEL_MODE1_DISABLED</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00145">145</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1e85cb8209af3104cd03c222ff9f4367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e85cb8209af3104cd03c222ff9f4367">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf660ae51cd19d21db7acab773c078c30">_GPIO_P_MODEL_MODE1_INPUT</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00146">146</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafd965ce6d53ccd46d97305f12a0103bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd965ce6d53ccd46d97305f12a0103bd">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga03cb313d5821d3c7f4eb74937201380c">_GPIO_P_MODEL_MODE1_INPUTPULL</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00147">147</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga739138231e99296eece7301d2837fea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga739138231e99296eece7301d2837fea4">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga55a907db63d6b7fc9051b20107cad9fa">_GPIO_P_MODEL_MODE1_INPUTPULLFILTER</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00148">148</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga40cf4f948ad8a8a58e2c20ebc6638712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40cf4f948ad8a8a58e2c20ebc6638712">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4c3be139fc28a2e54802e5541908fd5d">_GPIO_P_MODEL_MODE1_PUSHPULL</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00149">149</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga60a9983ad271f6b19baa2e11ebedf68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60a9983ad271f6b19baa2e11ebedf68a">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga10d5f86b6b77bfddde42c20ac2067cca">_GPIO_P_MODEL_MODE1_PUSHPULLDRIVE</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00150">150</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0324a652464f04f6f9eef113e3b4bcc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0324a652464f04f6f9eef113e3b4bcc3">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5785959d477c68bc5a3c36482596de59">_GPIO_P_MODEL_MODE1_WIREDAND</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00153">153</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga95fb06d92e0493b4917d47a8bfc9427e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95fb06d92e0493b4917d47a8bfc9427e">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab3d135172278d662530ba9f4a38702a3">_GPIO_P_MODEL_MODE1_WIREDANDDRIVE</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00157">157</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gabc5f924f08d50857f020e225ff612400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc5f924f08d50857f020e225ff612400">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5d0f76a3db635d99d179c6b39609dbd2">_GPIO_P_MODEL_MODE1_WIREDANDDRIVEFILTER</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00158">158</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacc6a70595c6363b1d0bef677d53643aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc6a70595c6363b1d0bef677d53643aa">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga39152adb081a4c8f16de5defd6773df2">_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUP</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00159">159</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga417f876e3bc2dc17dbc02fb42540a4e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga417f876e3bc2dc17dbc02fb42540a4e3">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga096c14c9a6cb1c0d5eef027c0970ff44">_GPIO_P_MODEL_MODE1_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00160">160</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad32f6fc9c359f82c504514ef1f1ecc25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad32f6fc9c359f82c504514ef1f1ecc25">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5a673382f6ea4c9e42038a50583b11e9">_GPIO_P_MODEL_MODE1_WIREDANDFILTER</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00154">154</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2aeaf236777e7352e2962f42b81c9b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aeaf236777e7352e2962f42b81c9b83">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7c587384074adb0132883873bfddb3a7">_GPIO_P_MODEL_MODE1_WIREDANDPULLUP</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00155">155</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae8050ca1cd793ef0bcbd4fe2259782a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8050ca1cd793ef0bcbd4fe2259782a4">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9312f50985baef42b998a97498f774b5">_GPIO_P_MODEL_MODE1_WIREDANDPULLUPFILTER</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00156">156</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4382ee0f557b0a39c1b1a9acd676d99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4382ee0f557b0a39c1b1a9acd676d99f">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2d741e91a53062b46a6e54ac02ed54c0">_GPIO_P_MODEL_MODE1_WIREDOR</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00151">151</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad79de8ef0b6133a947096079e810dab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad79de8ef0b6133a947096079e810dab8">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE1_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE1_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7c95bbd43980b6eced90277c849bf587">_GPIO_P_MODEL_MODE1_WIREDORPULLDOWN</a> &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00152">152</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae74aeb49384f095bb3a82b2614652385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae74aeb49384f095bb3a82b2614652385">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2682c718a532b7c298429719679ad6e0">_GPIO_P_MODEL_MODE2_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00180">180</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2187d4d7bad5f8400a7d8e09c40d1345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2187d4d7bad5f8400a7d8e09c40d1345">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf9bf53ce6e06147d11be70702f09351a">_GPIO_P_MODEL_MODE2_DISABLED</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00181">181</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0ae4280bcb061334f1a2fc6873eed82b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ae4280bcb061334f1a2fc6873eed82b">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad2956a890e77a630e8b7bae684e68d16">_GPIO_P_MODEL_MODE2_INPUT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00182">182</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaea346e531eb8970cfec35df0dceb81bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea346e531eb8970cfec35df0dceb81bb">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae3af0f609e9c787ffc0339e4e82216b5">_GPIO_P_MODEL_MODE2_INPUTPULL</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00183">183</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7432ece2397b1fa5cc9ace804acf01e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7432ece2397b1fa5cc9ace804acf01e1">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga94c86f5fcc919c683f4763d46da0e208">_GPIO_P_MODEL_MODE2_INPUTPULLFILTER</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00184">184</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6ccb966ba4d203b356f6eaf665960bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ccb966ba4d203b356f6eaf665960bf1">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga61456b30a39f97d9c182292f86a33d75">_GPIO_P_MODEL_MODE2_PUSHPULL</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00185">185</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae7f554167d048dbbe85508ea6684ff9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7f554167d048dbbe85508ea6684ff9d">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga334d1cfd0f16634c07e0b5216a1429e9">_GPIO_P_MODEL_MODE2_PUSHPULLDRIVE</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00186">186</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac87424d85ce606819711c592bdef51d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac87424d85ce606819711c592bdef51d2">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacd4eaf59e5c74692bc0035bb8e6ba411">_GPIO_P_MODEL_MODE2_WIREDAND</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00189">189</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8d67704590620f55fa3ae4f0734e4145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d67704590620f55fa3ae4f0734e4145">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab9dfa290325a2413aebab0e7c1abc7bf">_GPIO_P_MODEL_MODE2_WIREDANDDRIVE</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00193">193</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9d5ffcb899823b277956d71465fd13cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d5ffcb899823b277956d71465fd13cd">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2f4759e8f3cf87f0705fbc9b6c1ca16a">_GPIO_P_MODEL_MODE2_WIREDANDDRIVEFILTER</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00194">194</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6e93434f44a1a756a0d905fc8d9fd34b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e93434f44a1a756a0d905fc8d9fd34b">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacf3b0c93c643db2cf9c71bb2767d1570">_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUP</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00195">195</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4f3c60aa8db37492bb617efb349c1656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f3c60aa8db37492bb617efb349c1656">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga506942119ebb97aa8e861eba213a4518">_GPIO_P_MODEL_MODE2_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00196">196</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1d38966ed7d834e3cb81ad327f5f55a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d38966ed7d834e3cb81ad327f5f55a7">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4e68ceac107b36b9cc643727bb0bd3f2">_GPIO_P_MODEL_MODE2_WIREDANDFILTER</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00190">190</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa74b682ad72e1da1f937ec3c9edfac6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa74b682ad72e1da1f937ec3c9edfac6f">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaec74383896c55045eec21a18dc6dc7ec">_GPIO_P_MODEL_MODE2_WIREDANDPULLUP</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00191">191</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa217e052633f7a321600ee493a1cf9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa217e052633f7a321600ee493a1cf9b7">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6dcc6837159843680ebdf916774b93f1">_GPIO_P_MODEL_MODE2_WIREDANDPULLUPFILTER</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00192">192</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaef893da44958285e76cde8aa91809caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef893da44958285e76cde8aa91809caa">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9153e1371e2c89e361e85bef65e2fa46">_GPIO_P_MODEL_MODE2_WIREDOR</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00187">187</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab71c1edcbcea669cf81bd97d0425bd87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab71c1edcbcea669cf81bd97d0425bd87">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE2_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE2_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga07cc8c1afa15c70e7463b439c0e20bec">_GPIO_P_MODEL_MODE2_WIREDORPULLDOWN</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00188">188</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf5ce808db9c003028252a40d2790172e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5ce808db9c003028252a40d2790172e">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga167e8b4bb9c38d7d55855761425de241">_GPIO_P_MODEL_MODE3_DEFAULT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00216">216</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae87344055cdb21c333c629ced2482f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae87344055cdb21c333c629ced2482f03">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga85b8256d9ef86f65f6df9486ff5c5087">_GPIO_P_MODEL_MODE3_DISABLED</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00217">217</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8dc6b617d2e30e8a0e635ad4646a023e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dc6b617d2e30e8a0e635ad4646a023e">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7bc97fc81a5dd415786ccef0035a60b4">_GPIO_P_MODEL_MODE3_INPUT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00218">218</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3b670b573a5069bca39c9c018d858408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b670b573a5069bca39c9c018d858408">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga39ac56171a4bc6081299f83adbce957b">_GPIO_P_MODEL_MODE3_INPUTPULL</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00219">219</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gabb6a3d9da452701eb9bbb8d870b1f6c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb6a3d9da452701eb9bbb8d870b1f6c8">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1c99fc57e710523447da94e4118504bb">_GPIO_P_MODEL_MODE3_INPUTPULLFILTER</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00220">220</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2cfbff95f206e2e775a67d27c9029f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cfbff95f206e2e775a67d27c9029f6a">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaecfb543dd226ab665dfee6929e7d1e5e">_GPIO_P_MODEL_MODE3_PUSHPULL</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00221">221</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga299649f74c95d65417a659150f373be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga299649f74c95d65417a659150f373be3">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga89b12793f34831ed5e0863305fbf1f1e">_GPIO_P_MODEL_MODE3_PUSHPULLDRIVE</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00222">222</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0e2c36f78e6ef656ddf024e348de0934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e2c36f78e6ef656ddf024e348de0934">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3ff73963568188e45dd7c8be0493f215">_GPIO_P_MODEL_MODE3_WIREDAND</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00225">225</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4b6fdd3d03fd5e4bd9c2a4bc7cbf0f58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b6fdd3d03fd5e4bd9c2a4bc7cbf0f58">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2c9497f55459965f692b87de06c8271e">_GPIO_P_MODEL_MODE3_WIREDANDDRIVE</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00229">229</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga681854e3290b68fef417cebe8a29df49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga681854e3290b68fef417cebe8a29df49">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga05e44e03066afbb40f76c62b9ef7e591">_GPIO_P_MODEL_MODE3_WIREDANDDRIVEFILTER</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00230">230</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9b3acc3f13ff1080f527ce9906665c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b3acc3f13ff1080f527ce9906665c42">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga864aaa708ca172e91e3cc32ec05badb6">_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUP</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00231">231</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1f0b9345fdae8cc41fbf95ff25b46ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0b9345fdae8cc41fbf95ff25b46ea7">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9b228c70888c47591e0e1e25aa9b3af9">_GPIO_P_MODEL_MODE3_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00232">232</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6731aab439581acf909e8a0c29ff446f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6731aab439581acf909e8a0c29ff446f">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabfa606cde82b00515337eefa8318b997">_GPIO_P_MODEL_MODE3_WIREDANDFILTER</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00226">226</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae4a2bcdd483eb10698fd2bda328b3c38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4a2bcdd483eb10698fd2bda328b3c38">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2d0868e9f4f7daf92481fcc991da912f">_GPIO_P_MODEL_MODE3_WIREDANDPULLUP</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00227">227</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga473c287fc728f26af1e0a6f7ea549b44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga473c287fc728f26af1e0a6f7ea549b44">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga155e64872975800a9aefc051531c3021">_GPIO_P_MODEL_MODE3_WIREDANDPULLUPFILTER</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00228">228</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaec64fd23fbb6eb56f6cb89b8b743a4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec64fd23fbb6eb56f6cb89b8b743a4b4">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga9fd002fff676569d83d10305e939915a">_GPIO_P_MODEL_MODE3_WIREDOR</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00223">223</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2dcde746904499f7f58bb9ad937430d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dcde746904499f7f58bb9ad937430d4">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE3_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE3_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7809419ae2bc3293b11673a3b657f038">_GPIO_P_MODEL_MODE3_WIREDORPULLDOWN</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00224">224</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga628fae8b96414c8fef9b2a0824bc71ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga628fae8b96414c8fef9b2a0824bc71ec">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac3cce1af43a38cb84b94dda2ed48e1e3">_GPIO_P_MODEL_MODE4_DEFAULT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00252">252</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1e27212da4ebb414ea649c7fb7afdeb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e27212da4ebb414ea649c7fb7afdeb3">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga974cb77e75489b3898e7cefb06f690a7">_GPIO_P_MODEL_MODE4_DISABLED</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00253">253</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga76a7338a79f3b6c5e69cebff093a4841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76a7338a79f3b6c5e69cebff093a4841">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab02b8f0634599abd50d9ca83e7c8915a">_GPIO_P_MODEL_MODE4_INPUT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00254">254</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa03e424646fe450a35fcd73b6b10b0ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa03e424646fe450a35fcd73b6b10b0ae">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga871d2301c6f98989b3d55715efaa07f1">_GPIO_P_MODEL_MODE4_INPUTPULL</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00255">255</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4508918df6c63f0c81db021f9e384d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4508918df6c63f0c81db021f9e384d9b">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1f01b4d36a1da99f647f8615478b426b">_GPIO_P_MODEL_MODE4_INPUTPULLFILTER</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00256">256</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2f2937f5177bffeab94353f1157af674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2937f5177bffeab94353f1157af674">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5d949cd5c10ed35e6ffbd5e21f3ec942">_GPIO_P_MODEL_MODE4_PUSHPULL</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00257">257</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8d15c5d1e19a66f69721a73d421a82e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d15c5d1e19a66f69721a73d421a82e4">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga6c362a08647e8226a15d51b7ed417923">_GPIO_P_MODEL_MODE4_PUSHPULLDRIVE</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00258">258</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac0acc8764b8bc96b0bed9ecb014d090e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0acc8764b8bc96b0bed9ecb014d090e">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2cfefbaa6259465755752548209e368c">_GPIO_P_MODEL_MODE4_WIREDAND</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00261">261</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6d55f0abf0b59d877cd967b777e03467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d55f0abf0b59d877cd967b777e03467">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaddc94c48b8b66e6496a057123b97e1f2">_GPIO_P_MODEL_MODE4_WIREDANDDRIVE</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00265">265</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5bfeee57997ec19a1c63480734843adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bfeee57997ec19a1c63480734843adf">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae45fdc9a897f09315ba5beb2d95cf8d5">_GPIO_P_MODEL_MODE4_WIREDANDDRIVEFILTER</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00266">266</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1c61f64b72be74fa40f8b7de71204d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c61f64b72be74fa40f8b7de71204d84">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacb0d1e7d325c53213374c86aff40f74b">_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUP</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00267">267</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9ed48bda92edb7dbb41e0441a8b4d9f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ed48bda92edb7dbb41e0441a8b4d9f0">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga94c8254e0f69634c4652fa402cc63f02">_GPIO_P_MODEL_MODE4_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00268">268</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga488895417fc7d51d2bb3b02b8b253e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga488895417fc7d51d2bb3b02b8b253e3d">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab97835f41b1d4326aeaa59ae4178244f">_GPIO_P_MODEL_MODE4_WIREDANDFILTER</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00262">262</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad161370b693cc5f8fe57d626286fe521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad161370b693cc5f8fe57d626286fe521">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5cecb132922e68ff2e3c1f80456c1b36">_GPIO_P_MODEL_MODE4_WIREDANDPULLUP</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00263">263</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga46b49ce3eb156f8004741c7ef6155a82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46b49ce3eb156f8004741c7ef6155a82">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga570095c2d98fdaaf50cf7045c1197e85">_GPIO_P_MODEL_MODE4_WIREDANDPULLUPFILTER</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00264">264</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae544e125a2559869e7b115ab9ee4c0eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae544e125a2559869e7b115ab9ee4c0eb">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7db28d5144f835111260685832327dbd">_GPIO_P_MODEL_MODE4_WIREDOR</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00259">259</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafbca416c0fe9a913a6233d40e177d319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbca416c0fe9a913a6233d40e177d319">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE4_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE4_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga953ee51f5678ef772a5a1fa092ba5976">_GPIO_P_MODEL_MODE4_WIREDORPULLDOWN</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00260">260</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7da4a0817bd589efbc3dc6d4d4897a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7da4a0817bd589efbc3dc6d4d4897a16">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2f31a880a25bb4991025bd8c15bb6d4d">_GPIO_P_MODEL_MODE5_DEFAULT</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00288">288</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad2cb6cfb2448e90538b19485747ee110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2cb6cfb2448e90538b19485747ee110">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga543df364a3e5c7df3cdabb8f13d62907">_GPIO_P_MODEL_MODE5_DISABLED</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00289">289</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9558b73fe592527ab2cd0ccb871b264f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9558b73fe592527ab2cd0ccb871b264f">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f23f915abce45114532b09334b8a4c6">_GPIO_P_MODEL_MODE5_INPUT</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00290">290</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1fb0215893978dc58b7cc8385b07bd56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fb0215893978dc58b7cc8385b07bd56">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga01c5850e8b19d121ea1ca8fa67a14de7">_GPIO_P_MODEL_MODE5_INPUTPULL</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00291">291</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga73547021068b34cbf784444dadb42f5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73547021068b34cbf784444dadb42f5a">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4780b220450d082a2f92374ec9a4827d">_GPIO_P_MODEL_MODE5_INPUTPULLFILTER</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00292">292</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacdd6b070c1a4fd73dc401de849601783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdd6b070c1a4fd73dc401de849601783">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf93088bcb1f0aea6a958972f57b7b931">_GPIO_P_MODEL_MODE5_PUSHPULL</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00293">293</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga826ab977a2e4850e4ec83c6f20798f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga826ab977a2e4850e4ec83c6f20798f98">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga298a2c0658d20327c7336acf59f6ca94">_GPIO_P_MODEL_MODE5_PUSHPULLDRIVE</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00294">294</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9cd48a87a74b46a2e42a668255ce161e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cd48a87a74b46a2e42a668255ce161e">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga865ac6efa404c2efc795d06996b51bca">_GPIO_P_MODEL_MODE5_WIREDAND</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00297">297</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf5699e8c364692f1cf9c863d5dbb388b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5699e8c364692f1cf9c863d5dbb388b">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga4b994d50391e2d1c351bc63b2ab081cc">_GPIO_P_MODEL_MODE5_WIREDANDDRIVE</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00301">301</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad0f58e03555fb793dbd0830871cbffb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0f58e03555fb793dbd0830871cbffb9">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f2572fffa5bd507f1ab80358c3ba7f1">_GPIO_P_MODEL_MODE5_WIREDANDDRIVEFILTER</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00302">302</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga813e79f03680edb7bbe19a3924ab691a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga813e79f03680edb7bbe19a3924ab691a">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga1fb051d098bc0454c8a60b300c20970c">_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUP</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00303">303</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga90f63b250b9b53a1814c5b4810da5515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90f63b250b9b53a1814c5b4810da5515">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f3e54c61c7c70ee88a42839ef5ecece">_GPIO_P_MODEL_MODE5_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00304">304</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga53d4fd5104b2afffb8d49e3b94d2769a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53d4fd5104b2afffb8d49e3b94d2769a">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga68d4c2ca090f6cc0c0e18705621b96d2">_GPIO_P_MODEL_MODE5_WIREDANDFILTER</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00298">298</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacfb602eb903e12a06b785e5befaa5f5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfb602eb903e12a06b785e5befaa5f5d">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gab4136ec6b3daa12ded454c3b0ab3e49c">_GPIO_P_MODEL_MODE5_WIREDANDPULLUP</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00299">299</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga393f45464b649ccd659f74321cf9a7bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga393f45464b649ccd659f74321cf9a7bf">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gacca523d66c9a6b707aeef3b5f92ad5fa">_GPIO_P_MODEL_MODE5_WIREDANDPULLUPFILTER</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00300">300</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga684b68c8521ce350c4183a5c2e0e12e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga684b68c8521ce350c4183a5c2e0e12e4">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaedca4b3f56c7cd319eff2b35a9dd599e">_GPIO_P_MODEL_MODE5_WIREDOR</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00295">295</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacdbe0f2810639aed334bc9a128de8f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdbe0f2810639aed334bc9a128de8f02">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE5_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE5_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga940faf6f629a94a86d19f9f4388ab895">_GPIO_P_MODEL_MODE5_WIREDORPULLDOWN</a> &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00296">296</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga500eeb16af2ee5441efa44b31d9a440a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga500eeb16af2ee5441efa44b31d9a440a">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga828db44d3d4cfbd3e6b6eb9e45bd44b7">_GPIO_P_MODEL_MODE6_DEFAULT</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00324">324</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga00e691c836abdbe9a60fb739748b4182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00e691c836abdbe9a60fb739748b4182">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga127b26f64ea7a68a68bdef04de6c1c1d">_GPIO_P_MODEL_MODE6_DISABLED</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00325">325</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga410b34a162909b33e45741861efe576f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga410b34a162909b33e45741861efe576f">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae4098228da27a192c0453def2a5ff138">_GPIO_P_MODEL_MODE6_INPUT</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00326">326</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga2288ff9b38525e426886afa744bd5365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2288ff9b38525e426886afa744bd5365">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae181297b6bc3a3d914ffd719bc4a8035">_GPIO_P_MODEL_MODE6_INPUTPULL</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00327">327</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga68f0a7ed47adb3748ad8c484b5c18e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68f0a7ed47adb3748ad8c484b5c18e6a">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga791e847175ce995571718163380f693c">_GPIO_P_MODEL_MODE6_INPUTPULLFILTER</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00328">328</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga085953a4129d61ed990dde9b67267809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga085953a4129d61ed990dde9b67267809">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga53fd91e1b8c054dfb8c679dc8bd4563e">_GPIO_P_MODEL_MODE6_PUSHPULL</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00329">329</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8da78d444042b18f8f1336fa0cea5ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8da78d444042b18f8f1336fa0cea5ab6">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae2e231f78755d29249c84de9f4d8354f">_GPIO_P_MODEL_MODE6_PUSHPULLDRIVE</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00330">330</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab73e0d8e9d6708528cbffbd03f842ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab73e0d8e9d6708528cbffbd03f842ca4">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8e5a09edf0f4085b023fd5ac5ba1b164">_GPIO_P_MODEL_MODE6_WIREDAND</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00333">333</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad112399aa7735dd03befc162f3359bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad112399aa7735dd03befc162f3359bb4">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga8fbc3f75e32af0649d9442e59ac88560">_GPIO_P_MODEL_MODE6_WIREDANDDRIVE</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00337">337</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae470c28dff235cf67d7905d3d1770633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae470c28dff235cf67d7905d3d1770633">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga542ea8e9b5d04271ac7a2938f00c078f">_GPIO_P_MODEL_MODE6_WIREDANDDRIVEFILTER</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00338">338</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac3fdd663866568dfbd7b9de84b217579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3fdd663866568dfbd7b9de84b217579">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaca4aa9e6b7c5ef544e90612332915a5e">_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUP</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00339">339</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga4888753ced244a3cc61f009ad1d394aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4888753ced244a3cc61f009ad1d394aa">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga5860421e404f4ac25876902d9de5abd2">_GPIO_P_MODEL_MODE6_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00340">340</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab3f71ae309641e07d18f4348572255df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f71ae309641e07d18f4348572255df">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga203ee97f0d24e82b977277f8bb2d7569">_GPIO_P_MODEL_MODE6_WIREDANDFILTER</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00334">334</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa2c6be9abc8193829fbf0fb2bc1b3698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2c6be9abc8193829fbf0fb2bc1b3698">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga77c5fbd4774ac8a620b6402552d603d8">_GPIO_P_MODEL_MODE6_WIREDANDPULLUP</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00335">335</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8f67e944e8aec0bb31e7afb8db7b2ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f67e944e8aec0bb31e7afb8db7b2ae2">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaecb3f06dde598ef6a4bc366508f0bb15">_GPIO_P_MODEL_MODE6_WIREDANDPULLUPFILTER</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00336">336</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gadf629e5d05c1115eadc5ac2e5b466a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf629e5d05c1115eadc5ac2e5b466a7d">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gac034ac4dd63dd261b3ed906fef7f0c8a">_GPIO_P_MODEL_MODE6_WIREDOR</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00331">331</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga66b295c479bf7041000e677af709a3f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66b295c479bf7041000e677af709a3f7">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE6_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE6_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7a51136754c989212411f4e1945cc2f2">_GPIO_P_MODEL_MODE6_WIREDORPULLDOWN</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00332">332</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga03b2b3ab27f40ae793baf07a187151ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03b2b3ab27f40ae793baf07a187151ca">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga08c6c5d9e6a4e1b7a89b907418739985">_GPIO_P_MODEL_MODE7_DEFAULT</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00360">360</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga67f8bcc4fdc59c31adbb4225428e5f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67f8bcc4fdc59c31adbb4225428e5f5c">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_DISABLED&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga37f33fffc8146cdbb225d1d2f2e56f13">_GPIO_P_MODEL_MODE7_DISABLED</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DISABLED for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00361">361</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga13053b471cdd14edf92aeda1e9af9b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13053b471cdd14edf92aeda1e9af9b4f">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_INPUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_INPUT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaab3b3d2a902617816ace2567143db5f7">_GPIO_P_MODEL_MODE7_INPUT</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUT for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00362">362</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga59c1424e3993c47d6593a6d3cb089d8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59c1424e3993c47d6593a6d3cb089d8e">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_INPUTPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_INPUTPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga42f31cef5233fe4d5aeec4bc28fc8257">_GPIO_P_MODEL_MODE7_INPUTPULL</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00363">363</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga3428c4f1ec56694946dfb6ec92689c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3428c4f1ec56694946dfb6ec92689c57">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_INPUTPULLFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_INPUTPULLFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gadc9f395912cdd149cd2377b71a962912">_GPIO_P_MODEL_MODE7_INPUTPULLFILTER</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode INPUTPULLFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00364">364</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf9fc348a04971b96b886823062b60a33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9fc348a04971b96b886823062b60a33">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_PUSHPULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_PUSHPULL&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gae92fd585a937fdfea85930ff0edd5f90">_GPIO_P_MODEL_MODE7_PUSHPULL</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULL for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00365">365</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7dcae8b98b178ca89e40ffbf3a24b54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dcae8b98b178ca89e40ffbf3a24b54f">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_PUSHPULLDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_PUSHPULLDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaaff81ef3a4edeaea3a9cb678225d5180">_GPIO_P_MODEL_MODE7_PUSHPULLDRIVE</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode PUSHPULLDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00366">366</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga92f49b866110ac04594ba6e4a54f9097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92f49b866110ac04594ba6e4a54f9097">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_WIREDAND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDAND&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga3accd558d602e71dd391227b422f4c2e">_GPIO_P_MODEL_MODE7_WIREDAND</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDAND for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00369">369</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5f1c4e0284e46e4c32f8d60a1e84cc15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f1c4e0284e46e4c32f8d60a1e84cc15">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_WIREDANDDRIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDANDDRIVE&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga347ae173576ebc08b699f1c3eb4639b6">_GPIO_P_MODEL_MODE7_WIREDANDDRIVE</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVE for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00373">373</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gacfe749e819af46b5dd8b99a059dd6a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfe749e819af46b5dd8b99a059dd6a96">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaeb8e37571d1b46ec920123997df1b9ec">_GPIO_P_MODEL_MODE7_WIREDANDDRIVEFILTER</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00374">374</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga8c01b79256eb195d69f6be2a3756ded3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c01b79256eb195d69f6be2a3756ded3">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga0f14abfa1a3e6e2f2e3ec08324e4c876">_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUP</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00375">375</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gac2816a5819f349a9dae92f2f88d5ca6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2816a5819f349a9dae92f2f88d5ca6a">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga43f5befe7997a8fa1fc4e8aa4c7eb05a">_GPIO_P_MODEL_MODE7_WIREDANDDRIVEPULLUPFILTER</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDDRIVEPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00376">376</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf8e147c0f8251af51a9c33d8d15f24e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8e147c0f8251af51a9c33d8d15f24e0">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_WIREDANDFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDANDFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7449c2e1cfcd9cbe55ab94075a476201">_GPIO_P_MODEL_MODE7_WIREDANDFILTER</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00370">370</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga44f6d9c7567ede1d195f892367f16255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44f6d9c7567ede1d195f892367f16255">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_WIREDANDPULLUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDANDPULLUP&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaba0de36ec5701287159abd12dedbc2d2">_GPIO_P_MODEL_MODE7_WIREDANDPULLUP</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUP for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00371">371</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga17cd55b3c61a59807eb737e76ec67ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17cd55b3c61a59807eb737e76ec67ab1">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa28a63f0c473c2fa1edacf7065e76cb0">_GPIO_P_MODEL_MODE7_WIREDANDPULLUPFILTER</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDANDPULLUPFILTER for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00372">372</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa77e188d9481ea0637b77b7bff222dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa77e188d9481ea0637b77b7bff222dc4">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_WIREDOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDOR&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga68b14ff137ed2ef2b356a41bec22cf34">_GPIO_P_MODEL_MODE7_WIREDOR</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDOR for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00367">367</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga47bf88212a62c15a63f7b75f5a2fd809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47bf88212a62c15a63f7b75f5a2fd809">&#9670;&nbsp;</a></span>GPIO_P_MODEL_MODE7_WIREDORPULLDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_MODEL_MODE7_WIREDORPULLDOWN&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga44917cae767475d451654613970f36a7">_GPIO_P_MODEL_MODE7_WIREDORPULLDOWN</a> &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode WIREDORPULLDOWN for GPIO_P_MODEL </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00368">368</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab02b902da1cca3f0396045cae01308f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab02b902da1cca3f0396045cae01308f2">&#9670;&nbsp;</a></span>GPIO_P_PINLOCKN_PINLOCKN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_P_PINLOCKN_PINLOCKN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga38921c6607b2fb949283f9cc62d3daba">_GPIO_P_PINLOCKN_PINLOCKN_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_P_PINLOCKN </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l00716">716</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga5c306935a670c6227958abc29e723e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c306935a670c6227958abc29e723e66">&#9670;&nbsp;</a></span>GPIO_ROUTE_ETMLOCATION_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_ETMLOCATION_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga46e62505e996cbef55ce74216a30ab69">_GPIO_ROUTE_ETMLOCATION_DEFAULT</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01093">1093</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga826bd995c4a9a197dc45120b6a2ca2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga826bd995c4a9a197dc45120b6a2ca2a8">&#9670;&nbsp;</a></span>GPIO_ROUTE_ETMLOCATION_LOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_ETMLOCATION_LOC0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gad72dee186222ddcd1c40b12a76a62749">_GPIO_ROUTE_ETMLOCATION_LOC0</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC0 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01092">1092</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga7e1d3aa00e3a3890fc4019b8b339abfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e1d3aa00e3a3890fc4019b8b339abfb">&#9670;&nbsp;</a></span>GPIO_ROUTE_ETMLOCATION_LOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_ETMLOCATION_LOC1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga357ebb086c0ffec1d8eddec8a99c0987">_GPIO_ROUTE_ETMLOCATION_LOC1</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC1 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01094">1094</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga1a095d37fee10c4d9dbe14880b65ac30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a095d37fee10c4d9dbe14880b65ac30">&#9670;&nbsp;</a></span>GPIO_ROUTE_ETMLOCATION_LOC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_ETMLOCATION_LOC2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga89423f339a3c4cde8571165e0327fcb5">_GPIO_ROUTE_ETMLOCATION_LOC2</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC2 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01095">1095</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gafe7afc6cf5f3366088005410016a0574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe7afc6cf5f3366088005410016a0574">&#9670;&nbsp;</a></span>GPIO_ROUTE_ETMLOCATION_LOC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_ETMLOCATION_LOC3&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gabb202546186e47e05127a8a442e4e919">_GPIO_ROUTE_ETMLOCATION_LOC3</a> &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC3 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01096">1096</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaf846391e2a4cb43408432cb3a8c7485b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf846391e2a4cb43408432cb3a8c7485b">&#9670;&nbsp;</a></span>GPIO_ROUTE_SWCLKPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWCLKPEN&#160;&#160;&#160;(0x1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Serial Wire Clock Pin Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01033">1033</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga84fe5f9ab9d84831a120f5457c7d77b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84fe5f9ab9d84831a120f5457c7d77b3">&#9670;&nbsp;</a></span>GPIO_ROUTE_SWCLKPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWCLKPEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaa577cd36ba209371b304b4fb23a2baeb">_GPIO_ROUTE_SWCLKPEN_DEFAULT</a> &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01037">1037</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga6587c1db25c705d1fd467d785dfca24d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6587c1db25c705d1fd467d785dfca24d">&#9670;&nbsp;</a></span>GPIO_ROUTE_SWDIOPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWDIOPEN&#160;&#160;&#160;(0x1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Serial Wire Data Pin Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01038">1038</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga23f4a8af8fad68fb10850c42eb640971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23f4a8af8fad68fb10850c42eb640971">&#9670;&nbsp;</a></span>GPIO_ROUTE_SWDIOPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWDIOPEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf220b5bacbc35ae91490fe82f1f40ab4">_GPIO_ROUTE_SWDIOPEN_DEFAULT</a> &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01042">1042</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gad9f997302bbc39bf7f62faa8a2ccedba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9f997302bbc39bf7f62faa8a2ccedba">&#9670;&nbsp;</a></span>GPIO_ROUTE_SWLOCATION_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWLOCATION_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga2e59bf4a67496122f77cec7c79462719">_GPIO_ROUTE_SWLOCATION_DEFAULT</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01056">1056</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga951cc78ff9ad4832ff01f7b07971dae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga951cc78ff9ad4832ff01f7b07971dae6">&#9670;&nbsp;</a></span>GPIO_ROUTE_SWLOCATION_LOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWLOCATION_LOC0&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaf725b2237d19eb3216dedd69d4f4cc60">_GPIO_ROUTE_SWLOCATION_LOC0</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC0 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01055">1055</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gada1d735a8b4b5da7d9845a5e7e992cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada1d735a8b4b5da7d9845a5e7e992cd7">&#9670;&nbsp;</a></span>GPIO_ROUTE_SWLOCATION_LOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWLOCATION_LOC1&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga758017c878b135db0a7810d6b6fd83d0">_GPIO_ROUTE_SWLOCATION_LOC1</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC1 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01057">1057</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gabc35fb0a198ae0241fb2fff459d48fdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc35fb0a198ae0241fb2fff459d48fdd">&#9670;&nbsp;</a></span>GPIO_ROUTE_SWLOCATION_LOC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWLOCATION_LOC2&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga7df351569400dd2f977193b85df85950">_GPIO_ROUTE_SWLOCATION_LOC2</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC2 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01058">1058</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gab96bae9b5c78533b89c4766607846a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab96bae9b5c78533b89c4766607846a26">&#9670;&nbsp;</a></span>GPIO_ROUTE_SWLOCATION_LOC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWLOCATION_LOC3&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga299d699a0947f2758c6b60d603d8cb7c">_GPIO_ROUTE_SWLOCATION_LOC3</a> &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode LOC3 for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01059">1059</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae9c301970a26a946ada7eb12aff69f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9c301970a26a946ada7eb12aff69f33">&#9670;&nbsp;</a></span>GPIO_ROUTE_SWOPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWOPEN&#160;&#160;&#160;(0x1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Serial Wire Viewer Output Pin Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01043">1043</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga68dc37748f80ed99f4410a6abba4ea94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68dc37748f80ed99f4410a6abba4ea94">&#9670;&nbsp;</a></span>GPIO_ROUTE_SWOPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_SWOPEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga26b32bedbe4ac6d32c46ca4c22ba3186">_GPIO_ROUTE_SWOPEN_DEFAULT</a> &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01047">1047</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaae67446065bfdb52469952d3aa6845dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae67446065bfdb52469952d3aa6845dd">&#9670;&nbsp;</a></span>GPIO_ROUTE_TCLKPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TCLKPEN&#160;&#160;&#160;(0x1UL &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETM Trace Clock Pin Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01060">1060</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga0b4284398194b4df8d36f48d9fa5093c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b4284398194b4df8d36f48d9fa5093c">&#9670;&nbsp;</a></span>GPIO_ROUTE_TCLKPEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TCLKPEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga994ed9b86ed0b6b5d649cf49abe69e2b">_GPIO_ROUTE_TCLKPEN_DEFAULT</a> &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01064">1064</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa9de2768fd572a1c6c1cdb47fd84fec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9de2768fd572a1c6c1cdb47fd84fec3">&#9670;&nbsp;</a></span>GPIO_ROUTE_TD0PEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD0PEN&#160;&#160;&#160;(0x1UL &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETM Trace Data Pin Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01065">1065</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gaa855e3e13c34e7100bd69a2c11b190b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa855e3e13c34e7100bd69a2c11b190b2">&#9670;&nbsp;</a></span>GPIO_ROUTE_TD0PEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD0PEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gada980cb9c0b67b106362cf43f190d732">_GPIO_ROUTE_TD0PEN_DEFAULT</a> &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01069">1069</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="gae32b07c6fe06059894a21512c7ae96c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae32b07c6fe06059894a21512c7ae96c3">&#9670;&nbsp;</a></span>GPIO_ROUTE_TD1PEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD1PEN&#160;&#160;&#160;(0x1UL &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETM Trace Data Pin Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01070">1070</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga9ec35fad89e3b588936bd04c6f68f293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ec35fad89e3b588936bd04c6f68f293">&#9670;&nbsp;</a></span>GPIO_ROUTE_TD1PEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD1PEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaacaa1f81aba3c6af07302cbe34369223">_GPIO_ROUTE_TD1PEN_DEFAULT</a> &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01074">1074</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga80e8a8e67b84bd5ba8c9b42f72f1d4c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80e8a8e67b84bd5ba8c9b42f72f1d4c4">&#9670;&nbsp;</a></span>GPIO_ROUTE_TD2PEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD2PEN&#160;&#160;&#160;(0x1UL &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETM Trace Data Pin Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01075">1075</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga32bdfe4e38fc71fe55c2df85fdff1855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32bdfe4e38fc71fe55c2df85fdff1855">&#9670;&nbsp;</a></span>GPIO_ROUTE_TD2PEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD2PEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#ga13718832e049f6458ea08850e1ea77a9">_GPIO_ROUTE_TD2PEN_DEFAULT</a> &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01079">1079</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga017bda960de273d23cbb7edbc16ce592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga017bda960de273d23cbb7edbc16ce592">&#9670;&nbsp;</a></span>GPIO_ROUTE_TD3PEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD3PEN&#160;&#160;&#160;(0x1UL &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ETM Trace Data Pin Enable </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01080">1080</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
<a id="ga71f4430a320008ae6567a3119edfe232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71f4430a320008ae6567a3119edfe232">&#9670;&nbsp;</a></span>GPIO_ROUTE_TD3PEN_DEFAULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ROUTE_TD3PEN_DEFAULT&#160;&#160;&#160;(<a class="el" href="group___e_z_r32_w_g___g_p_i_o___bit_fields.html#gaadf82b7d5f9e20973636203016a22c4a">_GPIO_ROUTE_TD3PEN_DEFAULT</a> &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Shifted mode DEFAULT for GPIO_ROUTE </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__gpio_8h_source.html#l01084">1084</a> of file <a class="el" href="ezr32wg__gpio_8h_source.html">ezr32wg_gpio.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:37 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
