; BTOR description generated by Yosys 0.29+34 (git sha1 57c9eb70f, clang 10.0.0-4ubuntu1 -fPIC -Os) for module top.
1 sort bitvec 1
2 input 1 ap_clk ; top.v:1.18-1.24
3 input 1 ap_rst ; top.v:1.32-1.38
4 sort bitvec 4
5 input 4 out_V ; top.v:4.22-4.27
6 input 1 out_V_ap_vld ; top.v:5.16-5.28
7 sort bitvec 12
8 input 7 vars_V ; top.v:2.22-2.28
9 output 5 out_V ; top.v:4.22-4.27
10 output 6 out_V_ap_vld ; top.v:5.16-5.28
11 const 1 0
12 state 1 vu_1_buf
13 init 1 12 11
14 state 1 vu_2_buf
15 init 1 14 11
16 and 1 12 14
17 not 1 16
18 state 4 outputu_1_buf
19 state 4 outputu_2_buf
20 eq 1 18 19
21 or 1 17 20
22 state 1 vx_1_buf
23 init 1 22 11
24 state 1 vx_2_buf
25 init 1 24 11
26 and 1 22 24
27 not 1 26
28 state 4 outputx_1_buf
29 state 4 outputx_2_buf
30 eq 1 28 29
31 or 1 27 30
32 and 1 21 31
33 state 1 vy_1_buf
34 init 1 33 11
35 state 1 vy_2_buf
36 init 1 35 11
37 and 1 33 35
38 not 1 37
39 state 4 outputy_1_buf
40 state 4 outputy_2_buf
41 eq 1 39 40
42 or 1 38 41
43 and 1 32 42
44 const 1 1
45 not 1 43
46 and 1 44 45
47 state 4 u1.y_var_V_1_reg_224
48 state 4 u1.p_0423_0_reg_91
49 uext 4 11 3
50 sort bitvec 2
51 const 50 00
52 slice 50 48 1 0
53 concat 4 52 51
54 sub 4 49 53
55 add 4 48 54
56 state 4 u1.t1_V_reg_101
57 state 4 u1.p_0426_0_reg_82
58 slice 50 57 1 0
59 concat 4 58 51
60 sub 4 59 57
61 mul 4 56 60
62 sub 4 56 61
63 add 4 55 62
64 add 4 48 63
65 uext 4 64 0 u1.y_var_V_1_fu_189_p2 ; top.v:33.17-41.30|diffeq2.v:49.14-49.33
66 slice 4 8 3 0
67 uext 4 66 0 u1.x_var_V_fu_111_p1 ; top.v:33.17-41.30|diffeq2.v:42.14-42.31
68 uext 7 8 0 u1.vars_V ; top.v:33.17-41.30|diffeq2.v:30.15-30.21
69 state 4 u1.u_var_V_2_reg_219
70 uext 4 63 0 u1.u_var_V_2_fu_183_p2 ; top.v:33.17-41.30|diffeq2.v:45.14-45.33
71 uext 4 62 0 u1.t6_V_fu_159_p2 ; top.v:33.17-41.30|diffeq2.v:63.14-63.28
72 uext 4 61 0 u1.t4_V_fu_153_p2 ; top.v:33.17-41.30|diffeq2.v:59.14-59.28
73 uext 4 60 0 u1.t2_V_fu_147_p2 ; top.v:33.17-41.30|diffeq2.v:58.20-58.34
74 uext 4 54 0 u1.sub_ln214_3_fu_171_p2 ; top.v:33.17-41.30|diffeq2.v:61.14-61.35
75 uext 4 59 0 u1.shl_ln214_fu_141_p2 ; top.v:33.17-41.30|diffeq2.v:57.14-57.33
76 uext 4 53 0 u1.shl_ln214_1_fu_165_p2 ; top.v:33.17-41.30|diffeq2.v:60.14-60.35
77 const 4 1111
78 eq 1 57 77
79 ite 1 78 44 11
80 uext 1 79 0 u1.icmp_ln887_fu_135_p2 ; top.v:33.17-41.30|diffeq2.v:48.14-48.34
81 uext 1 3 0 u1.ap_rst ; top.v:33.17-41.30|diffeq2.v:29.9-29.15
82 uext 1 2 0 u1.ap_clk ; top.v:33.17-41.30|diffeq2.v:28.9-28.15
83 sort bitvec 3
84 input 83
85 const 83 010
86 const 83 001
87 state 83 u1.ap_CS_fsm
88 init 83 87 86
89 const 83 100
90 eq 1 87 89
91 uext 83 44 2
92 eq 1 87 91
93 concat 50 92 90
94 redor 1 93
95 ite 83 94 85 84
96 slice 1 87 1 1
97 and 1 79 96
98 ite 83 97 86 89
99 const 50 10
100 uext 83 99 1
101 eq 1 87 100
102 ite 83 101 98 95
103 uext 83 102 0 u1.ap_NS_fsm ; top.v:33.17-41.30|diffeq2.v:64.13-64.22
104 slice 1 87 2 2
105 uext 1 104 0 u1.ap_CS_fsm_state3 ; top.v:33.17-41.30|diffeq2.v:54.9-54.25
106 uext 1 96 0 u1.ap_CS_fsm_state2 ; top.v:33.17-41.30|diffeq2.v:47.9-47.25
107 slice 1 87 0 0
108 uext 1 107 0 u1.ap_CS_fsm_state1 ; top.v:33.17-41.30|diffeq2.v:44.9-44.25
109 state 4 u1.add_ln214_reg_229
110 uext 4 44 3
111 add 4 57 110
112 uext 4 111 0 u1.add_ln214_fu_195_p2 ; top.v:33.17-41.30|diffeq2.v:51.14-51.33
113 uext 4 55 0 u1.add_ln214_1_fu_177_p2 ; top.v:33.17-41.30|diffeq2.v:62.14-62.35
114 ite 1 97 44 11
115 uext 1 114 0 u1.Youtport_V_ap_vld ; top.v:33.17-41.30|diffeq2.v:34.10-34.27
116 uext 4 48 0 u1.Youtport_V ; top.v:33.17-41.30|diffeq2.v:33.15-33.25
117 uext 1 114 0 u1.Xoutport_V_ap_vld ; top.v:33.17-41.30|diffeq2.v:32.10-32.27
118 uext 4 77 0 u1.Xoutport_V ; top.v:33.17-41.30|diffeq2.v:31.15-31.25
119 uext 1 114 0 u1.Uoutport_V_ap_vld ; top.v:33.17-41.30|diffeq2.v:36.10-36.27
120 uext 4 56 0 u1.Uoutport_V ; top.v:33.17-41.30|diffeq2.v:35.15-35.25
121 state 4 u2.p_0423_0_reg_87
122 input 4
123 state 4 u2.reg_78
124 slice 50 123 1 0
125 concat 4 124 51
126 const 4 0001
127 state 4 u2.ap_CS_fsm
128 init 4 127 126
129 slice 1 127 1 1
130 ite 4 129 125 122
131 state 4 u2.t1_V_reg_98
132 slice 1 127 2 2
133 ite 4 132 131 130
134 const 4 0000
135 slice 1 127 3 3
136 ite 4 135 134 133
137 input 4
138 ite 4 129 123 137
139 state 4 u2.t2_V_reg_118
140 mul 4 131 139
141 ite 4 132 140 138
142 slice 50 121 1 0
143 concat 4 142 51
144 ite 4 135 143 141
145 sub 4 136 144
146 add 4 121 145
147 add 4 146 123
148 add 4 121 147
149 uext 4 148 0 u2.y_var_V_1_fu_202_p2 ; top.v:43.17-51.30|diffeq3.v:56.14-56.33
150 uext 4 66 0 u2.x_var_V_fu_133_p1 ; top.v:43.17-51.30|diffeq3.v:50.14-50.31
151 uext 7 8 0 u2.vars_V ; top.v:43.17-51.30|diffeq3.v:31.15-31.21
152 uext 4 147 0 u2.u_var_V_2_fu_196_p2 ; top.v:43.17-51.30|diffeq3.v:54.14-54.33
153 uext 4 140 0 u2.t4_V_fu_176_p2 ; top.v:43.17-51.30|diffeq3.v:62.14-62.28
154 uext 4 125 0 u2.shl_ln214_fu_163_p2 ; top.v:43.17-51.30|diffeq3.v:60.14-60.33
155 uext 4 143 0 u2.shl_ln214_1_fu_183_p2 ; top.v:43.17-51.30|diffeq3.v:63.14-63.35
156 eq 1 123 77
157 ite 1 156 44 11
158 uext 1 157 0 u2.icmp_ln887_fu_157_p2 ; top.v:43.17-51.30|diffeq3.v:49.14-49.34
159 uext 4 145 0 u2.grp_fu_109_p2 ; top.v:43.17-51.30|diffeq3.v:43.20-43.33
160 uext 4 144 0 u2.grp_fu_109_p1 ; top.v:43.17-51.30|diffeq3.v:61.13-61.26
161 uext 4 136 0 u2.grp_fu_109_p0 ; top.v:43.17-51.30|diffeq3.v:59.13-59.26
162 uext 1 3 0 u2.ap_rst ; top.v:43.17-51.30|diffeq3.v:30.9-30.15
163 uext 1 2 0 u2.ap_clk ; top.v:43.17-51.30|diffeq3.v:29.9-29.15
164 input 4
165 const 4 0010
166 const 4 1000
167 eq 1 127 166
168 uext 4 44 3
169 eq 1 127 168
170 concat 50 169 167
171 redor 1 170
172 ite 4 171 165 164
173 uext 4 89 1
174 eq 1 127 173
175 ite 4 174 166 172
176 and 1 157 129
177 ite 83 176 86 89
178 concat 4 11 177
179 uext 4 99 2
180 eq 1 127 179
181 ite 4 180 178 175
182 uext 4 181 0 u2.ap_NS_fsm ; top.v:43.17-51.30|diffeq3.v:66.13-66.22
183 uext 1 135 0 u2.ap_CS_fsm_state4 ; top.v:43.17-51.30|diffeq3.v:55.9-55.25
184 uext 1 132 0 u2.ap_CS_fsm_state3 ; top.v:43.17-51.30|diffeq3.v:46.9-46.25
185 uext 1 129 0 u2.ap_CS_fsm_state2 ; top.v:43.17-51.30|diffeq3.v:48.9-48.25
186 slice 1 127 0 0
187 uext 1 186 0 u2.ap_CS_fsm_state1 ; top.v:43.17-51.30|diffeq3.v:51.9-51.25
188 state 4 u2.add_ln214_reg_226
189 uext 4 44 3
190 add 4 123 189
191 uext 4 190 0 u2.add_ln214_fu_170_p2 ; top.v:43.17-51.30|diffeq3.v:52.14-52.33
192 uext 4 146 0 u2.add_ln214_1_fu_190_p2 ; top.v:43.17-51.30|diffeq3.v:65.14-65.35
193 uext 4 145 0 u2.add_ln214_1_fu_190_p1 ; top.v:43.17-51.30|diffeq3.v:64.14-64.35
194 ite 1 176 44 11
195 uext 1 194 0 u2.Youtport_V_ap_vld ; top.v:43.17-51.30|diffeq3.v:35.10-35.27
196 uext 4 121 0 u2.Youtport_V ; top.v:43.17-51.30|diffeq3.v:34.15-34.25
197 uext 1 194 0 u2.Xoutport_V_ap_vld ; top.v:43.17-51.30|diffeq3.v:33.10-33.27
198 uext 4 77 0 u2.Xoutport_V ; top.v:43.17-51.30|diffeq3.v:32.15-32.25
199 uext 1 194 0 u2.Uoutport_V_ap_vld ; top.v:43.17-51.30|diffeq3.v:37.10-37.27
200 uext 4 131 0 u2.Uoutport_V ; top.v:43.17-51.30|diffeq3.v:36.15-36.25
201 uext 4 56 0 outputu_1 ; top.v:15.15-15.24
202 uext 4 131 0 outputu_2 ; top.v:28.15-28.24
203 uext 4 77 0 outputx_1 ; top.v:13.15-13.24
204 uext 4 77 0 outputx_2 ; top.v:26.15-26.24
205 uext 4 48 0 outputy_1 ; top.v:14.15-14.24
206 uext 4 121 0 outputy_2 ; top.v:27.15-27.24
207 uext 1 114 0 vu_1 ; top.v:12.9-12.13
208 uext 1 194 0 vu_2 ; top.v:25.9-25.13
209 uext 1 114 0 vx_1 ; top.v:10.9-10.13
210 uext 1 194 0 vx_2 ; top.v:23.9-23.13
211 uext 1 114 0 vy_1 ; top.v:11.9-11.13
212 uext 1 194 0 vy_2 ; top.v:24.9-24.13
213 not 1 12
214 and 1 114 213
215 ite 1 214 44 12
216 ite 1 3 11 215
217 next 1 12 216
218 not 1 14
219 and 1 194 218
220 ite 1 219 44 14
221 ite 1 3 11 220
222 next 1 14 221
223 ite 4 214 56 18
224 ite 4 3 18 223
225 next 4 18 224
226 ite 4 219 131 19
227 ite 4 3 19 226
228 next 4 19 227
229 not 1 22
230 and 1 114 229
231 ite 1 230 44 22
232 ite 1 3 11 231
233 next 1 22 232
234 not 1 24
235 and 1 194 234
236 ite 1 235 44 24
237 ite 1 3 11 236
238 next 1 24 237
239 ite 4 230 77 28
240 ite 4 3 28 239
241 next 4 28 240
242 ite 4 235 77 29
243 ite 4 3 29 242
244 next 4 29 243
245 not 1 33
246 and 1 114 245
247 ite 1 246 44 33
248 ite 1 3 11 247
249 next 1 33 248
250 not 1 35
251 and 1 194 250
252 ite 1 251 44 35
253 ite 1 3 11 252
254 next 1 35 253
255 ite 4 246 48 39
256 ite 4 3 39 255
257 next 4 39 256
258 ite 4 251 121 40
259 ite 4 3 40 258
260 next 4 40 259
261 not 1 79
262 and 1 261 96
263 ite 4 262 64 47
264 next 4 47 263
265 slice 4 8 7 4
266 ite 4 107 265 48
267 ite 4 104 47 266
268 next 4 48 267
269 slice 4 8 11 8
270 ite 4 107 269 56
271 ite 4 104 69 270
272 next 4 56 271
273 ite 4 107 66 57
274 ite 4 104 109 273
275 next 4 57 274
276 ite 4 262 63 69
277 next 4 69 276
278 ite 83 3 86 102
279 next 83 87 278
280 ite 4 262 111 109
281 next 4 109 280
282 ite 4 186 265 121
283 ite 4 135 148 282
284 next 4 121 283
285 ite 4 132 145 123
286 ite 4 186 66 285
287 ite 4 135 188 286
288 next 4 123 287
289 ite 4 3 126 181
290 next 4 127 289
291 ite 4 186 269 131
292 ite 4 135 147 291
293 next 4 131 292
294 not 1 157
295 and 1 294 129
296 ite 4 295 145 139
297 next 4 139 296
298 ite 4 295 190 188
299 next 4 188 298
300 bad 46
; end of yosys output
