--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml ALU_Control.twx ALU_Control.ncd -o ALU_Control.twr
ALU_Control.pcf -ucf pc.ucf

Design file:              ALU_Control.ncd
Physical constraint file: ALU_Control.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+------------------+---------+
Source Pad     |Destination Pad   |  Delay  |
---------------+------------------+---------+
ALU_Funct_In<0>|ALU_Control_out<0>|    7.044|
ALU_Funct_In<0>|ALU_Control_out<1>|    6.985|
ALU_Funct_In<0>|ALU_Control_out<2>|    6.751|
ALU_Funct_In<0>|ALU_Control_out<3>|    7.585|
ALU_Funct_In<1>|ALU_Control_out<0>|    7.831|
ALU_Funct_In<1>|ALU_Control_out<1>|    7.221|
ALU_Funct_In<1>|ALU_Control_out<2>|    6.728|
ALU_Funct_In<1>|ALU_Control_out<3>|    8.209|
ALU_Funct_In<2>|ALU_Control_out<0>|    6.974|
ALU_Funct_In<2>|ALU_Control_out<1>|    6.831|
ALU_Funct_In<2>|ALU_Control_out<2>|    6.664|
ALU_Funct_In<2>|ALU_Control_out<3>|    8.025|
ALU_Funct_In<3>|ALU_Control_out<0>|    7.345|
ALU_Funct_In<3>|ALU_Control_out<1>|    7.240|
ALU_Funct_In<3>|ALU_Control_out<2>|    6.672|
ALU_Funct_In<3>|ALU_Control_out<3>|    8.216|
ALU_Funct_In<4>|ALU_Control_out<0>|    7.153|
ALU_Funct_In<4>|ALU_Control_out<1>|    7.064|
ALU_Funct_In<4>|ALU_Control_out<2>|    6.701|
ALU_Funct_In<4>|ALU_Control_out<3>|    8.024|
ALU_Funct_In<5>|ALU_Control_out<0>|    7.287|
ALU_Funct_In<5>|ALU_Control_out<1>|    6.978|
ALU_Funct_In<5>|ALU_Control_out<2>|    6.418|
ALU_Funct_In<5>|ALU_Control_out<3>|    8.158|
ALU_OP<0>      |ALU_Control_out<0>|    6.171|
ALU_OP<0>      |ALU_Control_out<1>|    6.158|
ALU_OP<0>      |ALU_Control_out<2>|    6.425|
ALU_OP<0>      |ALU_Control_out<3>|    6.344|
ALU_OP<1>      |ALU_Control_out<0>|    6.566|
ALU_OP<1>      |ALU_Control_out<1>|    6.171|
ALU_OP<1>      |ALU_Control_out<2>|    6.390|
ALU_OP<1>      |ALU_Control_out<3>|    7.123|
---------------+------------------+---------+


Analysis completed Tue Jan 19 11:01:11 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4514 MB



