cluster_generated -part_name Part_0 -lut 402760 -bram 133 -reg 381377 -dsp 46176 -ramlut 834 -qiwc_bit 78 -cut 0
defcoremapping {zebu_top.hydra_system_gnd} Part_0
defcoremapping {zebu_top.hydra_system_vcc} Part_0
defcoremapping {zebu_top.ref_clk_cnt[0]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[1]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[2]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[3]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[4]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[5]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[6]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[7]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[8]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[9]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[10]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[11]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[12]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[13]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[14]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[15]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[16]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[17]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[18]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[19]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[20]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[21]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[22]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[23]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[24]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[25]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[26]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[27]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[28]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[29]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[30]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[31]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[32]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[33]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[34]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[35]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[36]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[37]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[38]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[39]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[40]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[41]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[42]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[43]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[44]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[45]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[46]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[47]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[48]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[49]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[50]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[51]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[52]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[53]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[54]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[55]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[56]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[57]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[58]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[59]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[60]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[61]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[62]} Part_0
defcoremapping {zebu_top.ref_clk_cnt[63]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[1]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[2]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[3]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[4]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[5]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[6]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[7]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[8]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[9]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[10]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[11]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[12]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[13]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[14]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[15]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[16]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[17]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[18]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[19]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[20]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[21]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[22]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[23]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[24]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[25]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[26]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[27]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[28]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[29]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[30]} Part_0
defcoremapping {zebu_top.sqnod_core0_pc[31]} Part_0
defcoremapping {zebu_top.zebu_top\.unnamed_4_O-Pos_sys_xtor_mcp} Part_0
defcoremapping {zebu_top.zebu_top\.unnamed_4_O-Neg_sys_xtor_mcp} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_bind_rgon0_ibp_wrsp_chnl_valid[0]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_bind_rgon0_ibp_rd_chnl_valid[0]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_valid} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_last} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[0]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[1]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[2]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[3]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[4]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[5]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[6]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[7]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[8]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[9]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[10]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[11]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[12]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[13]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[14]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[15]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[16]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[17]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[18]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[19]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[20]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[21]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[22]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[23]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[24]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[25]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[26]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[27]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[28]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[29]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[30]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[31]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[32]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[33]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[34]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[35]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[36]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[37]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[38]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[39]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[40]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[41]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[42]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[43]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[44]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[45]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[46]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[47]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[48]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[49]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[50]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[51]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[52]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[53]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[54]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[55]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[56]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[57]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[58]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[59]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[60]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[61]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[62]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[63]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[64]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[65]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[66]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[67]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[68]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[69]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[70]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[71]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[72]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[73]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[74]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[75]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[76]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[77]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[78]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[79]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[80]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[81]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[82]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[83]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[84]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[85]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[86]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[87]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[88]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[89]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[90]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[91]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[92]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[93]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[94]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[95]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[96]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[97]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[98]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[99]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[100]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[101]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[102]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[103]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[104]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[105]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[106]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[107]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[108]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[109]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[110]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[111]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[112]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[113]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[114]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[115]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[116]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[117]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[118]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[119]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[120]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[121]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[122]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[123]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[124]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[125]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[126]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_splt_i_ibp_rd_data[127]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_wr_done} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_valid} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_last} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[0]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[1]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[2]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[3]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[4]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[5]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[6]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[7]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[8]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[9]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[10]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[11]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[12]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[13]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[14]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[15]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[16]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[17]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[18]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[19]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[20]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[21]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[22]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[23]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[24]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[25]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[26]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[27]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[28]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[29]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[30]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[31]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[32]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[33]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[34]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[35]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[36]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[37]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[38]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[39]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[40]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[41]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[42]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[43]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[44]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[45]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[46]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[47]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[48]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[49]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[50]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[51]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[52]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[53]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[54]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[55]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[56]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[57]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[58]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[59]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[60]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[61]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[62]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[63]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[64]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[65]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[66]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[67]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[68]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[69]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[70]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[71]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[72]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[73]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[74]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[75]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[76]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[77]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[78]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[79]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[80]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[81]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[82]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[83]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[84]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[85]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[86]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[87]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[88]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[89]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[90]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[91]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[92]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[93]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[94]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[95]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[96]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[97]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[98]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[99]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[100]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[101]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[102]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[103]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[104]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[105]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[106]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[107]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[108]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[109]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[110]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[111]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[112]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[113]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[114]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[115]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[116]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[117]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[118]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[119]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[120]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[121]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[122]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[123]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[124]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[125]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[126]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_rd_data[127]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.sqnod_pre_byp_rgon0_ibp_err_wr} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_qi27n616tudo1} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_wgv42u1ybfjv2} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_7078xgcgz5412} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_sioh0xm15vh} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_tisg7n71u5p22} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_odzpgaktkuqq2} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_befjw7l7vcrd3} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_uj34qvpwgv5x1} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_qqpu8fhojzjg2} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_hueyy7swvgd32} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_0dx8i91bsiqi1} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_bs2c3yd6b071} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_fs8kqhayo0m62} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_epimqddbrxex} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_dog3r0r8g64a3} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_9g07yrwrqyht2} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.zfast_4ldpisv1t4du1} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.zfast_pnfkg96slpm83} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.zfast_02wd7n2yxw7u1} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.zfast_2o00mq85hoji} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[4]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[5]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[6]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[7]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[8]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[9]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[10]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[11]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[12]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[13]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[14]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[15]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[16]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[17]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[18]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[19]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[20]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[21]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[22]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[23]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[24]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[25]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[26]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[27]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[28]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[29]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[30]} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.addr_r[31]} Part_0
defcoremapping {zebu_top.zfast_2qmqp6emsb073} Part_0
defcoremapping {zebu_top.zfast_dg5ei8xcp6ul2} Part_0
defcoremapping {zebu_top.zfast_69u5pmythfl5} Part_0
defcoremapping {zebu_top.zfast_8r5uvxuhxtxe3} Part_0
defcoremapping {zebu_top.zfast_eor0cx8xjo1f1} Part_0
defcoremapping {zebu_top.zfast_0eyfli1baazu2} Part_0
defcoremapping {zebu_top.zfast_iqo8lutkc3jl} Part_0
defcoremapping {zebu_top.zfast_ie7calw5tbwk2} Part_0
defcoremapping {zebu_top.trigger_pc} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[0]_773801} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[1]_773802} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[2]_773803} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[3]_773804} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[4]_773805} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[5]_773806} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[6]_773807} Part_0
defcoremapping {zebu_top.zebu_clockGen} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[7]_773967} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[8]_773968} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[9]_773969} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[10]_773970} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[11]_773971} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[12]_773972} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[13]_773973} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[14]_773974} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[15]_773975} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[16]_773976} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[17]_773977} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[18]_773978} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[19]_773979} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[20]_773980} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[21]_773981} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[22]_773982} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[23]_773983} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[24]_773984} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[25]_773985} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[26]_773986} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[27]_773987} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[28]_773988} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[29]_773989} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[30]_773990} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[31]_773991} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[32]_773992} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[33]_773993} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[34]_773994} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[35]_773995} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[36]_773996} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[37]_773997} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[38]_773998} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[39]_773999} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[40]_774000} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[41]_774001} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[42]_774002} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[43]_774003} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[44]_774004} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[45]_774005} Part_0
defcoremapping {zebu_top.zebu_zebu_disable_zinject} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[46]_774007} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[47]_774008} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[48]_774010} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[49]_774012} Part_0
defcoremapping {zebu_top.val} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[50]_774014} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[51]_774015} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[52]_774016} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[53]_774017} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[54]_774018} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[55]_774019} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[56]_774020} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[57]_774021} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[58]_774022} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[59]_774023} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[60]_774024} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[61]_774025} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[62]_774026} Part_0
defcoremapping {zebu_top.probe_ref_clk_cnt[63]_774027} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[0]_783447} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[1]_783448} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[2]_783449} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[3]_783450} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[4]_783451} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[5]_783452} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[6]_783453} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[7]_783454} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[8]_783455} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[9]_783456} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[10]_783457} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[11]_783458} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[12]_783459} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[13]_783460} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[14]_783461} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[15]_783462} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[16]_783463} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[17]_783464} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[18]_783465} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[19]_783466} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[20]_783467} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[21]_783468} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[22]_783469} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[23]_783470} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[24]_783471} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[25]_783472} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[26]_783473} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[27]_783474} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[28]_783475} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[29]_783476} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[30]_783477} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[31]_783478} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[32]_783479} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[33]_783480} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[34]_783481} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[35]_783482} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[36]_783483} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[37]_783484} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[38]_783485} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[39]_783486} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[40]_783487} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[41]_783488} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[42]_783489} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[43]_783490} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[44]_783491} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[45]_783492} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[46]_783493} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[47]_783494} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[48]_783495} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[49]_783496} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[50]_783497} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[51]_783498} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[52]_783499} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[53]_783500} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[54]_783501} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[55]_783502} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[56]_783503} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[57]_783504} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[58]_783505} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[59]_783506} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[60]_783507} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[61]_783508} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[62]_783509} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[63]_783510} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[64]_783511} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[65]_783512} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[66]_783513} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[67]_783514} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[68]_783515} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[69]_783516} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[70]_783517} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[71]_783518} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[72]_783519} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[73]_783520} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[74]_783521} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[75]_783522} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[76]_783523} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[77]_783524} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[78]_783525} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[79]_783526} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[80]_783527} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[81]_783528} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[82]_783529} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[83]_783530} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[84]_783531} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[85]_783532} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[86]_783533} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[87]_783534} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[88]_783535} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[89]_783536} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[90]_783537} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[91]_783538} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[92]_783539} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[93]_783540} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[94]_783541} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[95]_783542} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[96]_783543} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[97]_783544} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[98]_783545} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[99]_783546} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[100]_783547} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[101]_783548} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[102]_783549} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[103]_783550} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[104]_783551} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[105]_783552} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[106]_783553} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[107]_783554} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[108]_783555} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[109]_783556} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[110]_783557} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[111]_783558} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[112]_783559} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[113]_783560} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[114]_783561} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[115]_783562} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[116]_783563} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[117]_783564} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[118]_783565} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[119]_783566} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[120]_783567} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[121]_783568} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[122]_783569} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[123]_783570} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[124]_783571} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[125]_783572} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[126]_783573} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.probe_pre_byp_rgon0_ibp_rd_data[127]_783574} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_qi27n616tudo1_801580} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_wgv42u1ybfjv2_801581} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_7078xgcgz5412_801582} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_sioh0xm15vh_801583} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_tisg7n71u5p22_801584} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_odzpgaktkuqq2_801585} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_befjw7l7vcrd3_801586} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_uj34qvpwgv5x1_801587} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_qqpu8fhojzjg2_801588} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_hueyy7swvgd32_801589} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_0dx8i91bsiqi1_801590} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_bs2c3yd6b071_801591} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_fs8kqhayo0m62_801592} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_epimqddbrxex_801593} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_dog3r0r8g64a3_801594} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_9g07yrwrqyht2_801595} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.probe_zfast_4ldpisv1t4du1_801596} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.mem_r} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_zfast_2o00mq85hoji_812220} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[0]_812221} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[1]_812222} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[2]_812223} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[3]_812224} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[4]_812225} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[5]_812226} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[6]_812227} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[7]_812228} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[8]_812229} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[9]_812230} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[10]_812231} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[11]_812232} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[12]_812233} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[13]_812234} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[14]_812235} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[15]_812236} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[16]_812237} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[17]_812238} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[18]_812239} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[19]_812240} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[20]_812241} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[21]_812242} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[22]_812243} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[23]_812244} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[24]_812245} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[25]_812246} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[26]_812247} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[27]_812248} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[28]_812249} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[29]_812250} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[30]_812251} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[31]_812252} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[32]_812253} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[33]_812254} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[34]_812255} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[35]_812256} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[36]_812257} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[37]_812258} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[38]_812259} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[39]_812260} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[40]_812261} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[41]_812262} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[42]_812263} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[43]_812264} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[44]_812265} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[45]_812266} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[46]_812267} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[47]_812268} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[48]_812269} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[49]_812270} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[50]_812271} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[51]_812272} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[52]_812273} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[53]_812274} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[54]_812275} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[55]_812276} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[56]_812277} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[57]_812278} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[58]_812279} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[59]_812280} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[60]_812281} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[61]_812282} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[62]_812283} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[63]_812284} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[64]_812285} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[65]_812286} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[66]_812287} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[67]_812288} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[68]_812289} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[69]_812290} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[70]_812291} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[71]_812292} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[72]_812293} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[73]_812294} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[74]_812295} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[75]_812296} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[76]_812297} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[77]_812298} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[78]_812299} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[79]_812300} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[80]_812301} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[81]_812302} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[82]_812303} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[83]_812304} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[84]_812305} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[85]_812306} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[86]_812307} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[87]_812308} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[88]_812309} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[89]_812310} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[90]_812311} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[91]_812312} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[92]_812313} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[93]_812314} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[94]_812315} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[95]_812316} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[96]_812317} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[97]_812318} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[98]_812319} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[99]_812320} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[100]_812321} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[101]_812322} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[102]_812323} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[103]_812324} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[104]_812325} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[105]_812326} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[106]_812327} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[107]_812328} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[108]_812329} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[109]_812330} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[110]_812331} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[111]_812332} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[112]_812333} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[113]_812334} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[114]_812335} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[115]_812336} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[116]_812337} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[117]_812338} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[118]_812339} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[119]_812340} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[120]_812341} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[121]_812342} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[122]_812343} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[123]_812344} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[124]_812345} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[125]_812346} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[126]_812347} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_dout1[127]_812348} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[4]_812349} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[5]_812350} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[6]_812351} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[7]_812352} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[8]_812353} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[9]_812354} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[10]_812355} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[11]_812356} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[12]_812357} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[13]_812358} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[14]_812359} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[15]_812360} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[16]_812361} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[17]_812362} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[18]_812363} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[19]_812364} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[20]_812365} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[21]_812366} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[22]_812367} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[23]_812368} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[24]_812369} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[25]_812370} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[26]_812371} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[27]_812372} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[28]_812373} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[29]_812374} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[30]_812375} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_mem_inst.u_alb_mss_mem_ram.probe_addr_r[31]_812376} Part_0
defcoremapping {zebu_top.zebu_orion_tickClk_inst} Part_0
defcoremapping {zebu_top.zebu_time_capture} Part_0
defcoremapping {zebu_top.i_t32Jtag_driver} Part_0
defcoremapping {zebu_top.zebuclk_uart_sclk} Part_0
defcoremapping {zebu_top.zebuclk_jtag_clk} Part_0
defcoremapping {zebu_top.zebuclk_ref_clk} Part_0
defcoremapping {zebu_top.ts_runman_0} Part_0
defcoremapping {zebu_top.ts_runman_1} Part_0
defcoremapping {zebu_top.ts_runman_2} Part_0
defcoremapping {zebu_top.ts_runman_3} Part_0
defcoremapping {zebu_top.ts_runman_4} Part_0
defcoremapping {zebu_top.ts_runman_5} Part_0
defcoremapping {zebu_top.ts_runman_6} Part_0
defcoremapping {zebu_top.ts_runman_7} Part_0
defcoremapping {zebu_top.ts_runman_8} Part_0
defcoremapping {zebu_top.core_chip_dut.iio_pad_ring} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.iarchipelago} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.izebu_axi_xtor} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_perfctrl} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_dummy_slave} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_clkctrl} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_fab} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_cg_inst} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_ctrl_inst} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_ibp_cwbind} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_ibp_bypbuf} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_ibp2single} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_rgon0_lat_inst} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_mem_exclusive_monitor} Part_0
defcoremapping {zebu_top.core_chip_dut.icore_sys.ialb_mss_mem.u_ibp_buf_inst} Part_0
