INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus/Documents/Vivado/4-bit-full-adder/4-bit-full-adder.srcs/sources_1/new/adder_register_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_register_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus/Documents/Vivado/4-bit-full-adder/4-bit-full-adder.srcs/sim_1/new/tb_adder_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_register
