VHDL util_bus_split_v1_00_a /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/util_bus_split_v1_00_a/hdl/vhdl/util_bus_split.vhd
vhdl work ../hdl/sram_util_bus_split_0_wrapper.vhd
