
*** Running vivado
    with args -log design_1_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ila_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 400.211 ; gain = 189.746
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [d:/Vivado_workspace/vivado2016.4/FLIR_Thermal_Camera/FLIR_Thermal_Camera.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'design_1_ila_0_0' (48#1) [d:/Vivado_workspace/vivado2016.4/FLIR_Thermal_Camera/FLIR_Thermal_Camera.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/synth/design_1_ila_0_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:02:23 ; elapsed = 00:02:32 . Memory (MB): peak = 801.438 ; gain = 590.973
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:24 ; elapsed = 00:02:33 . Memory (MB): peak = 801.438 ; gain = 590.973
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.220 . Memory (MB): peak = 937.063 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:46 ; elapsed = 00:02:55 . Memory (MB): peak = 937.063 ; gain = 726.598
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:46 ; elapsed = 00:02:55 . Memory (MB): peak = 937.063 ; gain = 726.598
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:47 ; elapsed = 00:02:56 . Memory (MB): peak = 937.063 ; gain = 726.598
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:53 ; elapsed = 00:03:03 . Memory (MB): peak = 937.063 ; gain = 726.598
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:00 ; elapsed = 00:03:11 . Memory (MB): peak = 937.063 ; gain = 726.598
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:10 ; elapsed = 00:03:21 . Memory (MB): peak = 937.063 ; gain = 726.598
Finished Timing Optimization : Time (s): cpu = 00:03:11 ; elapsed = 00:03:22 . Memory (MB): peak = 937.063 ; gain = 726.598
Finished Technology Mapping : Time (s): cpu = 00:03:13 ; elapsed = 00:03:23 . Memory (MB): peak = 937.063 ; gain = 726.598
Finished IO Insertion : Time (s): cpu = 00:03:14 ; elapsed = 00:03:25 . Memory (MB): peak = 937.063 ; gain = 726.598
Finished Renaming Generated Instances : Time (s): cpu = 00:03:14 ; elapsed = 00:03:25 . Memory (MB): peak = 937.063 ; gain = 726.598
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:15 ; elapsed = 00:03:26 . Memory (MB): peak = 937.063 ; gain = 726.598
Finished Renaming Generated Ports : Time (s): cpu = 00:03:15 ; elapsed = 00:03:26 . Memory (MB): peak = 937.063 ; gain = 726.598
Finished Handling Custom Attributes : Time (s): cpu = 00:03:15 ; elapsed = 00:03:26 . Memory (MB): peak = 937.063 ; gain = 726.598
Finished Renaming Generated Nets : Time (s): cpu = 00:03:15 ; elapsed = 00:03:26 . Memory (MB): peak = 937.063 ; gain = 726.598

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    58|
|2     |CFGLUT5    |   125|
|3     |LUT1       |    72|
|4     |LUT2       |    55|
|5     |LUT3       |   197|
|6     |LUT4       |   168|
|7     |LUT5       |   103|
|8     |LUT6       |  1162|
|9     |MUXF7      |   271|
|10    |RAMB36E1   |   224|
|11    |RAMB36E1_1 |     2|
|12    |RAMB36E1_2 |     2|
|13    |SRL16E     |    68|
|14    |SRLC16E    |     2|
|15    |SRLC32E    |    17|
|16    |FDRE       |  1766|
|17    |FDSE       |     9|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:15 ; elapsed = 00:03:26 . Memory (MB): peak = 937.063 ; gain = 726.598
synth_design: Time (s): cpu = 00:03:17 ; elapsed = 00:03:23 . Memory (MB): peak = 937.063 ; gain = 632.602
