// Seed: 73825046
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic id_3;
  ;
  assign module_1.id_4 = 0;
  assign id_3 = id_1 + id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd47
) (
    output tri0 id_0,
    input wor id_1,
    input wor id_2,
    input supply0 _id_3,
    output tri id_4,
    output supply0 id_5,
    input supply1 id_6,
    input uwire id_7,
    output tri1 id_8
);
  assign id_8 = id_2;
  wire [id_3 : -1  &  -1] id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
