irq_set_chip_and_handler	,	F_26
parent	,	V_41
ENOMEM	,	V_48
virq	,	V_35
"%08x.mic"	,	L_5
hwirq	,	V_9
writel_relaxed	,	F_4
irq_set_type	,	V_52
LPC32XX_INTC_POL	,	V_19
irq_set_chip_data	,	F_25
hw	,	V_36
irq_desc	,	V_29
of_device_is_compatible	,	F_31
ic	,	V_2
irq_domain	,	V_33
id	,	V_34
is_mic	,	V_43
val	,	V_5
LPC32XX_INTC_TYPE	,	V_20
"reg"	,	L_3
lpc32xx_irq_unmask	,	F_8
be32_to_cpu	,	F_33
IRQ_TYPE_LEVEL_LOW	,	V_17
node	,	V_40
of_irq_count	,	F_42
IRQ_TYPE_LEVEL_HIGH	,	V_16
irq_set_handler_locked	,	F_13
domain	,	V_28
LPC32XX_INTC_STAT	,	V_26
lpc32xx_irq_domain_map	,	F_24
pr_err	,	F_36
GFP_KERNEL	,	V_47
chained_irq_enter	,	F_20
parent_irq	,	V_44
irq_data	,	V_6
irq_mask	,	V_50
ENODEV	,	V_56
__exception_irq_entry	,	T_2
kfree	,	F_37
IRQ_LEVEL	,	V_38
lpc32xx_irq_mask	,	F_5
__be32	,	T_5
"%08x.sic"	,	L_6
of_get_property	,	F_32
lpc32xx_irq_domain_unmap	,	F_29
handle_level_irq	,	V_22
device_node	,	V_39
irq_hw_number_t	,	T_3
irq_data_get_irq_chip_data	,	F_6
lpc32xx_irq_chip	,	V_1
lpc32xx_sic_handler	,	F_17
lpc32xx_mic_irqc	,	V_25
lpc32xx_of_ic_init	,	F_30
"nxp,lpc3220-mic"	,	L_2
chip	,	V_32
d	,	V_7
pr_info	,	F_11
lpc32xx_handle_irq	,	F_14
irq	,	V_27
i	,	V_45
irq_ack	,	V_49
regs	,	V_24
IRQ_TYPE_EDGE_RISING	,	V_14
EINVAL	,	V_18
__init	,	T_4
of_iomap	,	F_35
lpc32xx_ic_write	,	F_3
"unsupported irq type %d\n"	,	L_1
IRQ_TYPE_EDGE_FALLING	,	V_15
lpc32xx_irq_domain_ops	,	V_55
high	,	V_12
edge	,	V_13
u32	,	T_1
reg	,	V_3
kasprintf	,	F_38
irq_set_chained_handler_and_data	,	F_44
irq_domain_add_linear	,	F_39
pt_regs	,	V_23
"unable to add irq domain\n"	,	L_7
irqd_set_trigger_type	,	F_12
handle_domain_irq	,	F_16
readl_relaxed	,	F_2
irq_desc_get_chip	,	F_19
__ffs	,	F_15
name	,	V_53
irq_of_parse_and_map	,	F_43
generic_handle_irq	,	F_21
desc	,	V_30
iounmap	,	F_40
NR_LPC32XX_IC_IRQS	,	V_54
chained_irq_exit	,	F_23
irq_set_status_flags	,	F_27
irqc	,	V_42
lpc32xx_irq_ack	,	F_9
LPC32XX_INTC_MASK	,	V_10
kzalloc	,	F_34
LPC32XX_INTC_RAW	,	V_11
irq_find_mapping	,	F_22
host_data	,	V_37
irq_set_noprobe	,	F_28
addr	,	V_46
irq_chip	,	V_31
mask	,	V_8
"%pOF: unable to map registers\n"	,	L_4
handle_edge_irq	,	V_21
set_handle_irq	,	F_41
lpc32xx_ic_read	,	F_1
irq_unmask	,	V_51
lpc32xx_irq_set_type	,	F_10
BIT	,	F_7
base	,	V_4
irq_desc_get_handler_data	,	F_18
