
*** Running vivado
    with args -log audio_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source audio_wrapper.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Nov 27 15:41:06 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source audio_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_codec_ctrl_v1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.srcs/utils_1/imports/synth_1/audio_wrapper.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from /home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.srcs/utils_1/imports/synth_1/audio_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top audio_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27388
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1926.402 ; gain = 287.699 ; free physical = 15814 ; free virtual = 28831
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'audio_wrapper' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/hdl/audio_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80391]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80391]
INFO: [Synth 8-6157] synthesizing module 'audio' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:13]
INFO: [Synth 8-6157] synthesizing module 'audio_audio_codec_ctrl_0_0' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_audio_codec_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'audio_audio_codec_ctrl_0_0' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_audio_codec_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'audio_axi_interconnect_0_0' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:585]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1HD0X53' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1401]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1HD0X53' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1401]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_XR9RN3' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1516]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_XR9RN3' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1516]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_T38FVA' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1631]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_T38FVA' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1631]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1M1DU4E' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1746]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1M1DU4E' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1746]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_KKY46C' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_KKY46C' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1861]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_15NQL9O' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1976]
INFO: [Synth 8-6157] synthesizing module 'audio_axi_interconnect_0_imp_auto_pc_0' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_axi_interconnect_0_imp_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'audio_axi_interconnect_0_imp_auto_pc_0' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_axi_interconnect_0_imp_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'audio_axi_interconnect_0_imp_s00_regslice_0' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_axi_interconnect_0_imp_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'audio_axi_interconnect_0_imp_s00_regslice_0' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_axi_interconnect_0_imp_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_15NQL9O' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1976]
INFO: [Synth 8-6157] synthesizing module 'audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0' is unconnected for instance 'xbar' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1360]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0' is unconnected for instance 'xbar' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1360]
WARNING: [Synth 8-7023] instance 'xbar' of module 'audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0' has 40 connections declared, but only 38 given [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:1360]
INFO: [Synth 8-6155] done synthesizing module 'audio_axi_interconnect_0_0' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:585]
INFO: [Synth 8-6157] synthesizing module 'audio_axi_gpio_0_3' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_axi_gpio_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'audio_axi_gpio_0_3' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_axi_gpio_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'audio_clk_wiz_0_0' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'audio_clk_wiz_0_0' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_clk_wiz_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'locked' of module 'audio_clk_wiz_0_0' is unconnected for instance 'clk_wiz_10MHz' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:439]
WARNING: [Synth 8-7023] instance 'clk_wiz_10MHz' of module 'audio_clk_wiz_0_0' has 4 connections declared, but only 3 given [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:439]
INFO: [Synth 8-6157] synthesizing module 'audio_axi_gpio_0_1' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'audio_axi_gpio_0_1' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_axi_gpio_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'audio_axi_gpio_0_1' is unconnected for instance 'leds_gpio' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:443]
WARNING: [Synth 8-7023] instance 'leds_gpio' of module 'audio_axi_gpio_0_1' has 21 connections declared, but only 20 given [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:443]
INFO: [Synth 8-6157] synthesizing module 'audio_proc_sys_reset_0_0' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'audio_proc_sys_reset_0_0' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'audio_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:464]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'audio_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:464]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'audio_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:464]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'audio_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:464]
INFO: [Synth 8-6157] synthesizing module 'audio_processing_system7_0_0' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'audio_processing_system7_0_0' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'audio_axi_gpio_0_2' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_axi_gpio_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'audio_axi_gpio_0_2' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_axi_gpio_0_2_stub.v:6]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'audio_axi_gpio_0_2' is unconnected for instance 'rgbleds_gpio' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:541]
WARNING: [Synth 8-7023] instance 'rgbleds_gpio' of module 'audio_axi_gpio_0_2' has 21 connections declared, but only 20 given [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:541]
INFO: [Synth 8-6157] synthesizing module 'audio_axi_gpio_0_0' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'audio_axi_gpio_0_0' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/.Xil/Vivado-27300-alan-Yilong15-Series-GM5HG0A/realtime/audio_axi_gpio_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'audio_axi_gpio_0_0' is unconnected for instance 'switched_gpio' [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:562]
WARNING: [Synth 8-7023] instance 'switched_gpio' of module 'audio_axi_gpio_0_0' has 21 connections declared, but only 20 given [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:562]
INFO: [Synth 8-6155] done synthesizing module 'audio' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/synth/audio.v:13]
INFO: [Synth 8-6155] done synthesizing module 'audio_wrapper' (0#1) [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/hdl/audio_wrapper.v:13]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_15NQL9O is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_15NQL9O is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m04_couplers_imp_KKY46C is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m04_couplers_imp_KKY46C is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m04_couplers_imp_KKY46C is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m04_couplers_imp_KKY46C is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_1M1DU4E is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_1M1DU4E is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_1M1DU4E is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_1M1DU4E is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_T38FVA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_T38FVA is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_T38FVA is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_T38FVA is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_XR9RN3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_XR9RN3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_XR9RN3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_XR9RN3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_1HD0X53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_1HD0X53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_1HD0X53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_1HD0X53 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.340 ; gain = 366.637 ; free physical = 15713 ; free virtual = 28731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2020.184 ; gain = 381.480 ; free physical = 15713 ; free virtual = 28731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2020.184 ; gain = 381.480 ; free physical = 15713 ; free virtual = 28731
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2020.184 ; gain = 0.000 ; free physical = 15713 ; free virtual = 28730
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc] for cell 'audio_i/processing_system7_0'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc] for cell 'audio_i/processing_system7_0'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0/audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0/audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0_in_context.xdc] for cell 'audio_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0/audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0/audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0_in_context.xdc] for cell 'audio_i/axi_interconnect_0/xbar'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_interconnect_0_imp_s00_regslice_0/audio_axi_interconnect_0_imp_s00_regslice_0/audio_axi_interconnect_0_imp_s00_regslice_0_in_context.xdc] for cell 'audio_i/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_interconnect_0_imp_s00_regslice_0/audio_axi_interconnect_0_imp_s00_regslice_0/audio_axi_interconnect_0_imp_s00_regslice_0_in_context.xdc] for cell 'audio_i/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_interconnect_0_imp_auto_pc_0/audio_axi_interconnect_0_imp_auto_pc_0/audio_axi_interconnect_0_imp_auto_pc_0_in_context.xdc] for cell 'audio_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_interconnect_0_imp_auto_pc_0/audio_axi_interconnect_0_imp_auto_pc_0/audio_axi_interconnect_0_imp_auto_pc_0_in_context.xdc] for cell 'audio_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_clk_wiz_0_0/audio_clk_wiz_0_0/audio_clk_wiz_0_0_in_context.xdc] for cell 'audio_i/clk_wiz_10MHz'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_clk_wiz_0_0/audio_clk_wiz_0_0/audio_clk_wiz_0_0_in_context.xdc] for cell 'audio_i/clk_wiz_10MHz'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_proc_sys_reset_0_0/audio_proc_sys_reset_0_0/audio_proc_sys_reset_0_0_in_context.xdc] for cell 'audio_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_proc_sys_reset_0_0/audio_proc_sys_reset_0_0/audio_proc_sys_reset_0_0_in_context.xdc] for cell 'audio_i/proc_sys_reset_0'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_audio_codec_ctrl_0_0/audio_audio_codec_ctrl_0_0/audio_audio_codec_ctrl_0_0_in_context.xdc] for cell 'audio_i/audio_codec_ctrl_0'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_audio_codec_ctrl_0_0/audio_audio_codec_ctrl_0_0/audio_audio_codec_ctrl_0_0_in_context.xdc] for cell 'audio_i/audio_codec_ctrl_0'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_0/audio_axi_gpio_0_0/audio_axi_gpio_0_0_in_context.xdc] for cell 'audio_i/switched_gpio'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_0/audio_axi_gpio_0_0/audio_axi_gpio_0_0_in_context.xdc] for cell 'audio_i/switched_gpio'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_1/audio_axi_gpio_0_1/audio_axi_gpio_0_1_in_context.xdc] for cell 'audio_i/leds_gpio'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_1/audio_axi_gpio_0_1/audio_axi_gpio_0_1_in_context.xdc] for cell 'audio_i/leds_gpio'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_2/audio_axi_gpio_0_2/audio_axi_gpio_0_2_in_context.xdc] for cell 'audio_i/rgbleds_gpio'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_2/audio_axi_gpio_0_2/audio_axi_gpio_0_2_in_context.xdc] for cell 'audio_i/rgbleds_gpio'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_3/audio_axi_gpio_0_3/audio_axi_gpio_0_3_in_context.xdc] for cell 'audio_i/btns_gpio'
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_axi_gpio_0_3/audio_axi_gpio_0_3/audio_axi_gpio_0_3_in_context.xdc] for cell 'audio_i/btns_gpio'
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/vivado/constraints/base.xdc]
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/vivado/constraints/base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/vivado/constraints/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/audio_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/audio_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2073.078 ; gain = 0.000 ; free physical = 15734 ; free virtual = 28752
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2073.078 ; gain = 0.000 ; free physical = 15734 ; free virtual = 28752
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2073.078 ; gain = 434.375 ; free physical = 15763 ; free virtual = 28779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2081.082 ; gain = 442.379 ; free physical = 15763 ; free virtual = 28779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  {/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.gen/sources_1/bd/audio/ip/audio_processing_system7_0_0/audio_processing_system7_0_0/audio_processing_system7_0_0_in_context.xdc}, line 261).
Applied set_property KEEP_HIERARCHY = SOFT for audio_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for audio_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for audio_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for audio_i/axi_interconnect_0/s00_couplers/s00_regslice. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for audio_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for audio_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for audio_i/clk_wiz_10MHz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for audio_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for audio_i/audio_codec_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for audio_i/switched_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for audio_i/leds_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for audio_i/rgbleds_gpio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for audio_i/btns_gpio. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2081.082 ; gain = 442.379 ; free physical = 15763 ; free virtual = 28779
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2081.082 ; gain = 442.379 ; free physical = 15763 ; free virtual = 28780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module audio_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module audio_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module audio_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module audio_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module audio_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module audio_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module audio_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module audio_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module audio_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module audio_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2081.082 ; gain = 442.379 ; free physical = 15775 ; free virtual = 28797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2155.082 ; gain = 516.379 ; free physical = 15705 ; free virtual = 28727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2155.082 ; gain = 516.379 ; free physical = 15705 ; free virtual = 28727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2166.098 ; gain = 527.395 ; free physical = 15697 ; free virtual = 28719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.910 ; gain = 696.207 ; free physical = 15577 ; free virtual = 28598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.910 ; gain = 696.207 ; free physical = 15577 ; free virtual = 28598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.910 ; gain = 696.207 ; free physical = 15577 ; free virtual = 28598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.910 ; gain = 696.207 ; free physical = 15577 ; free virtual = 28598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.910 ; gain = 696.207 ; free physical = 15577 ; free virtual = 28598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.910 ; gain = 696.207 ; free physical = 15577 ; free virtual = 28598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------------+----------+
|      |BlackBox name                                    |Instances |
+------+-------------------------------------------------+----------+
|1     |audio_audio_codec_ctrl_0_0                       |         1|
|2     |audio_axi_interconnect_0_upgraded_ipi_imp_xbar_0 |         1|
|3     |audio_axi_interconnect_0_imp_auto_pc_0           |         1|
|4     |audio_axi_interconnect_0_imp_s00_regslice_0      |         1|
|5     |audio_axi_gpio_0_3                               |         1|
|6     |audio_clk_wiz_0_0                                |         1|
|7     |audio_axi_gpio_0_1                               |         1|
|8     |audio_proc_sys_reset_0_0                         |         1|
|9     |audio_processing_system7_0_0                     |         1|
|10    |audio_axi_gpio_0_2                               |         1|
|11    |audio_axi_gpio_0_0                               |         1|
+------+-------------------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------------+------+
|      |Cell                                           |Count |
+------+-----------------------------------------------+------+
|1     |audio_audio_codec_ctrl_0                       |     1|
|2     |audio_axi_gpio_0                               |     4|
|6     |audio_axi_interconnect_0_imp_auto_pc           |     1|
|7     |audio_axi_interconnect_0_imp_s00_regslice      |     1|
|8     |audio_axi_interconnect_0_upgraded_ipi_imp_xbar |     1|
|9     |audio_clk_wiz_0                                |     1|
|10    |audio_proc_sys_reset_0                         |     1|
|11    |audio_processing_system7_0                     |     1|
|12    |IBUF                                           |     7|
|13    |IOBUF                                          |     2|
|14    |OBUF                                           |    16|
+------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.910 ; gain = 696.207 ; free physical = 15577 ; free virtual = 28598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2334.910 ; gain = 643.312 ; free physical = 15577 ; free virtual = 28598
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.918 ; gain = 696.207 ; free physical = 15577 ; free virtual = 28598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2334.918 ; gain = 0.000 ; free physical = 15610 ; free virtual = 28632
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.918 ; gain = 0.000 ; free physical = 15747 ; free virtual = 28769
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Synth Design complete | Checksum: ca77fa75
INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2358.922 ; gain = 0.000 ; free physical = 15749 ; free virtual = 28771
INFO: [Common 17-1381] The checkpoint '/home/alan/Learning/FPGA/fpgachina/FPGA-HUST-2025/Project Files/basic_overlay/audio_test/audio_test.runs/synth_1/audio_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file audio_wrapper_utilization_synth.rpt -pb audio_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 27 15:41:30 2025...
