v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_1s01:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_1l01:auto_generated|mac_out2,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,SDRAM_PLL:PLL1|altpll:altpll_component|_clk0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,SDRAM_PLL:PLL1|altpll:altpll_component|_clk1,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,SDRAM_PLL:PLL1|altpll:altpll_component|_clk2,Global Clock,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,DE2_QSYS:U0|DE2_QSYS_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0,DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_oci_debug:the_DE2_QSYS_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|full1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|full1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|oe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|full1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|byteen_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|byteen_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|end_begintransfer,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_bytecount_reg_zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|saved_grant[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|use_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|full0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|full0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_next[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_next[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|ack_refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|DE2_QSYS_sdram_input_efifo_module:the_DE2_QSYS_sdram_input_efifo_module|wr_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_next[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_next[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_next[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_next[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|refresh_request,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_state[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_state[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_state[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_state[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|f_pop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|DE2_QSYS_sdram_input_efifo_module:the_DE2_QSYS_sdram_input_efifo_module|entries[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|DE2_QSYS_sdram_input_efifo_module:the_DE2_QSYS_sdram_input_efifo_module|entries[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|init_done,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|i_addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_state[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|DE2_QSYS_sdram_input_efifo_module:the_DE2_QSYS_sdram_input_efifo_module|rd_address,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_cmd[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_cmd[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_dqm[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_dqm[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_cmd[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_cmd[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_bank[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_bank[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|m_addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|full1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data1[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|endofpacket_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|burstcount_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|address_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|address_register[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data1[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|rd_valid[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|data_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|share_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_translator:vga_to_sdram_translator|first_burst_stalled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_042|altera_avalon_st_pipeline_base:core|data0[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_master_agent:vga_to_sdram_translator_avalon_universal_master_0_agent|hold_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|share_count_zero_flag,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021|altera_merlin_arbitrator:arb|top_priority_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|full0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter|count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[81],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[82],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_043|altera_avalon_st_pipeline_base:core|data0[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_merlin_slave_translator:vga_to_nios_2_datamaster_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|full0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][76],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][97],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|za_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][96],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|rd_valid[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_sc_fifo:vga_to_nios_2_datamaster_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_036|altera_avalon_st_pipeline_base:core|data0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_sdram:sdram|rd_valid[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_037|altera_avalon_st_pipeline_base:core|data0[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|pre_sop_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|int_ready_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a23~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~portb_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_b[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|q_a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~portb_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~portb_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~portb_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~portb_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~portb_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~portb_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~porta_address_reg9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~porta_address_reg8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~porta_address_reg7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~porta_address_reg6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_address_int[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|trying_to_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|parity11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|sop_out_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_brp|dffe21a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_bwp|dffe21a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_brp|dffe21a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_bwp|dffe21a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_brp|dffe21a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_bwp|dffe21a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_brp|dffe21a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_bwp|dffe21a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_brp|dffe21a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_bwp|dffe21a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_brp|dffe21a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_bwp|dffe21a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_brp|dffe21a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_bwp|dffe21a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_brp|dffe21a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_bwp|dffe21a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_brp|dffe21a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_bwp|dffe21a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_brp|dffe21a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_pe9:ws_bwp|dffe21a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|synced_int,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_eop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|image_packet,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|enable_synced_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|do_control_packet,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|cmd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|full_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|writing_control,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|outputs_waiting[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|empty_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|internal_output_is_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|dout_sop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_stream_output:outputter|int_valid_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rs_dgwp_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdemp_eq_comp_msb_aeb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|rdemp_eq_comp_lsb_aeb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_brp|dffe17a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|rst_vid_clk_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.len_be[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_q_reg.mode[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|interlaced_of_next_vid_packet[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|interlaced_of_next_vid_packet[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|interlaced_of_next_vid_packet[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|interlaced_of_next_vid_packet[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.mode[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|outstanding_reads[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|height_of_next_vid_packet[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|width_of_next_vid_packet[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|reads_issued[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder|control_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|empty_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|frame_complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|interrupt_enables[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|outputs_waiting_delay0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|perform_discard_delay0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|complete,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_enables[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|interrupt_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.len_be[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_cmd.mode[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|cmd_fifo_empty_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|split_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|bank_to_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|outputs_waiting_delay1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|perform_discard_delay1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|interrupt_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_address[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_address[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_address[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|clear_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|input_valid_shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|input_valid_shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|active_cmd.len_be[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|write_count[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|have_active_cmd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|av_burstcount_int[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|sub_parity12a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|sub_parity12a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|a_graycounter_fgc:wrptr_gp|sub_parity12a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|ws_dgrp_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|ws_dgrp_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|ws_dgrp_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|ws_dgrp_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|ws_dgrp_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|ws_dgrp_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|ws_dgrp_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|ws_dgrp_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|ws_dgrp_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|ws_dgrp_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|ws_dgrp_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|delayed_wrptr_g[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|delayed_wrptr_g[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|delayed_wrptr_g[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|delayed_wrptr_g[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|delayed_wrptr_g[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|delayed_wrptr_g[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|delayed_wrptr_g[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|delayed_wrptr_g[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|delayed_wrptr_g[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|delayed_wrptr_g[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0|alt_vipitc130_common_fifo:input_fifo|dcfifo:input_fifo|dcfifo_8dk1:auto_generated|delayed_wrptr_g[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor|buffers[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|pre_eop_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|eop_out_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|q_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_rdcounter_prev[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|discard_remaining_data_of_read_word,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|input_valid_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core|data_out_d1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|shift_register[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|master_writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|q_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:clock_crossed_wrcounter_prev[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave|internal_registers[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|empty_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:data_in_transit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|\dual_clock_or_large_gen:output_logic_fifo_gen:data_in_transit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:rdcounter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|\dual_clock_gen:wrcounter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|\some_delay_gen:shift_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|rdpointer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|wrpointer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_controller:controller|running,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[17][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[12][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[9][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[10][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[11][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[0][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[4][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[1][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[2][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[3][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[8][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[5][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[7][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[6][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[16][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[13][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[15][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|internal_registers[14][24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|gray_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock|gray_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_one_bit_delay:\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer|\some_delay_gen:shift_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:rdcounter_to_wrclock|shift_register[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_std_logic_vector_delay:\dual_clock_gen:writes_this_read_cycle_delayer|\some_delay_gen:shift_register[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|rdusedw_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|shift_register[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_logic_fifo:\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|wrusedw_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave|av_readdata[27],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,DE2_QSYS:U0|DE2_QSYS_vga:vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,hack_ltm_sincronization:hack_ltm_sincronization_inst|line_rdy,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,DE2_QSYS:U0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,signal_generator:Generate_1Hz_Clock|outclk,lfsr:lfsr5bit|out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,signal_generator:Generate_1Hz_Clock|outclk,lfsr:lfsr5bit|out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,signal_generator:Generate_1Hz_Clock|outclk,lfsr:lfsr5bit|out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,signal_generator:Generate_1Hz_Clock|outclk,lfsr:lfsr5bit|out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,signal_generator:Generate_1Hz_Clock|outclk,lfsr:lfsr5bit|out[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,signal_generator:Generate_1Hz_Clock|outclk,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|full1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_N,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_F2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_F1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data1[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data1[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data1[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data1[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_DOWN_ARROW,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_UP_ARROW,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_RIGHT_ARROW,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_M,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_LEFT_ARROW,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,HOLDING_SPACE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanReady,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanByteCntr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanByteCntr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanByteCntr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|oScanByte[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,doublesync_no_reset:sync_reset_from_key|sync_srl16_inferred[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[3][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[3][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[2][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[2][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[3][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[2][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[2][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[2][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[2][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[2][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[3][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[3][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[3][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[3][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[2][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[3][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[6][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[6][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[6][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[6][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[6][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[5][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[5][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[5][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[5][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[5][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[5][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[5][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[5][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[4][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[4][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[4][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[4][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[4][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[4][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[4][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[4][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[7][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[7][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[7][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[7][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[7][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[7][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[7][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[7][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[6][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[6][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[6][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[0][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[0][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[0][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[0][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[0][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[0][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[0][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|ScanBytes[0][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|waitrequest_reset_override,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,doublesync_no_reset:sync_reset_from_key|sync_srl16_inferred[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|oEventType[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|oEventType[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|oEventType[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|oEventType[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|oEventType[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|oEventType[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|oEventType[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|oEventType[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|full0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|data0[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_buffer[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_buffer[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_buffer[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_buffer[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_buffer[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_buffer[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_buffer[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_buffer[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|DE2_QSYS_keyboard_keys:keyboard_keys|readdata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_sc_fifo:keyboard_keys_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|BitCntr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_debounced_prev,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|PS2_CLK_debounced,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ReadingChar,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,Keyboard_Controller:kc0|PS2_ScanCodeReader:PS2_SCR|ShiftIn[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_merlin_slave_translator:keyboard_keys_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK_25MHZ,DE2_QSYS:U0|altera_avalon_st_pipeline_stage:agent_pipeline_029|altera_avalon_st_pipeline_base:core|data0[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,CLK_25MHZ,Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,actual_selected_signal[5]~2,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,actual_selected_signal[5]~2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,sampler,sync_fast2slow:sync_sig|FF1_reg,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sampler,Global Clock,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~_wirecell,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~_wirecell,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[18],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|BITP7563_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLOCK_50,SDRAM_PLL:PLL1|altpll:altpll_component|_clk0,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,CLOCK_50,Global Clock,
