`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 08.10.2024 22:28:55
// Design Name: 
// Module Name: SPI_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
module spi_master_slave_tb;
    // Signals between Master and Slave
    reg clk;                   // System clock
    reg rst;                   // Reset signal
    wire sclk;                 // SPI clock generated by master
    wire ss;                   // Slave select (active low)
    wire mosi;                 // Master Out Slave In
    wire miso;                 // Master In Slave Out
    reg [7:0] master_data_in;  // Data sent by the master
    reg [7:0] slave_data_in;   // Data sent by the slave
    wire [7:0] master_data_out; // Data received by the master
    wire [7:0] slave_data_out;  // Data received by the slave

  // Clock generation (for system clock)
    initial begin
        clk = 0;
        forever #5 clk = ~clk; // Generate a clock with a period of 10 time units
    end

  // Testbench process
    initial begin
        rst = 1;
        master_data_in = 8'b10101010;  // Example data to be sent from master
        slave_data_in = 8'b11001100;   // Example data to be sent from slave
        #20 rst = 0;                   // Deassert reset after 20 time units

  // Simulation running for some time to test data transfer
        #500 $finish;                  // End simulation after 500 time units
    end

  // Instantiate SPI Master
    spi_master master (
        .clk(clk),
        .rst(rst),
        .data_in(master_data_in),     // Data to be sent to slave
        .miso(miso),                  // Data coming from slave
        .mosi(mosi),                  // Data sent to slave
        .sclk(sclk),                  // SPI clock
        .ss(ss),                      // Slave select
        .data_out(master_data_out)  // Data received from slave
    );

  // Instantiate SPI Slave
    spi_slave slave (
        .clk(clk),
        .rst(rst),
        .mosi(mosi),                  // Data coming from master
        .sclk(sclk),                  // SPI clock from master
        .ss(ss),                      // Slave select from master
        .miso(miso),                  // Data sent to master
        .data_in(slave_data_in),      // Data to be sent to master
        .data_out(slave_data_out)  // Data received from master
    );

endmodule
