
combined_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c94  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08009e28  08009e28  0000ae28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a24c  0800a24c  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a24c  0800a24c  0000b24c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a254  0800a254  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a254  0800a254  0000b254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a258  0800a258  0000b258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a25c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1d8  2**0
                  CONTENTS
 10 .bss          000042c4  200001d8  200001d8  0000c1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000449c  2000449c  0000c1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018e18  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000035d2  00000000  00000000  00025020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001618  00000000  00000000  000285f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001152  00000000  00000000  00029c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002583c  00000000  00000000  0002ad62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018c33  00000000  00000000  0005059e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e510a  00000000  00000000  000691d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014e2db  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006f04  00000000  00000000  0014e320  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000084  00000000  00000000  00155224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e0c 	.word	0x08009e0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08009e0c 	.word	0x08009e0c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	4a07      	ldr	r2, [pc, #28]	@ (8000f00 <vApplicationGetIdleTaskMemory+0x2c>)
 8000ee4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ee6:	68bb      	ldr	r3, [r7, #8]
 8000ee8:	4a06      	ldr	r2, [pc, #24]	@ (8000f04 <vApplicationGetIdleTaskMemory+0x30>)
 8000eea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	2280      	movs	r2, #128	@ 0x80
 8000ef0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000ef2:	bf00      	nop
 8000ef4:	3714      	adds	r7, #20
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	200001f4 	.word	0x200001f4
 8000f04:	20000294 	.word	0x20000294

08000f08 <MPU6050_Init>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void MPU6050_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b086      	sub	sp, #24
 8000f0c:	af04      	add	r7, sp, #16
    uint8_t check = 0;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	71fb      	strb	r3, [r7, #7]
    uint8_t data = 0;
 8000f12:	2300      	movs	r3, #0
 8000f14:	71bb      	strb	r3, [r7, #6]

    // Read WHO_AM_I (default = 0x68)
    if (HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, I2C_MEMADD_SIZE_8BIT, &check, 1, 1000) != HAL_OK) {
 8000f16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f1a:	9302      	str	r3, [sp, #8]
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	9301      	str	r3, [sp, #4]
 8000f20:	1dfb      	adds	r3, r7, #7
 8000f22:	9300      	str	r3, [sp, #0]
 8000f24:	2301      	movs	r3, #1
 8000f26:	2275      	movs	r2, #117	@ 0x75
 8000f28:	21d0      	movs	r1, #208	@ 0xd0
 8000f2a:	482a      	ldr	r0, [pc, #168]	@ (8000fd4 <MPU6050_Init+0xcc>)
 8000f2c:	f001 ff5a 	bl	8002de4 <HAL_I2C_Mem_Read>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d149      	bne.n	8000fca <MPU6050_Init+0xc2>
    // I2C read failed  optional: report error via UART if available
        return;
    }

    if (check == 0x68)
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	2b68      	cmp	r3, #104	@ 0x68
 8000f3a:	d147      	bne.n	8000fcc <MPU6050_Init+0xc4>
    {
        // Wake up the MPU6050 (clear sleep bit)
        data = 0x00;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
 8000f40:	2364      	movs	r3, #100	@ 0x64
 8000f42:	9302      	str	r3, [sp, #8]
 8000f44:	2301      	movs	r3, #1
 8000f46:	9301      	str	r3, [sp, #4]
 8000f48:	1dbb      	adds	r3, r7, #6
 8000f4a:	9300      	str	r3, [sp, #0]
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	226b      	movs	r2, #107	@ 0x6b
 8000f50:	21d0      	movs	r1, #208	@ 0xd0
 8000f52:	4820      	ldr	r0, [pc, #128]	@ (8000fd4 <MPU6050_Init+0xcc>)
 8000f54:	f001 fe4c 	bl	8002bf0 <HAL_I2C_Mem_Write>

        // Sample Rate = Gyro output rate / (1 + SMPLRT_DIV)
        data = 0x07;
 8000f58:	2307      	movs	r3, #7
 8000f5a:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x19, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
 8000f5c:	2364      	movs	r3, #100	@ 0x64
 8000f5e:	9302      	str	r3, [sp, #8]
 8000f60:	2301      	movs	r3, #1
 8000f62:	9301      	str	r3, [sp, #4]
 8000f64:	1dbb      	adds	r3, r7, #6
 8000f66:	9300      	str	r3, [sp, #0]
 8000f68:	2301      	movs	r3, #1
 8000f6a:	2219      	movs	r2, #25
 8000f6c:	21d0      	movs	r1, #208	@ 0xd0
 8000f6e:	4819      	ldr	r0, [pc, #100]	@ (8000fd4 <MPU6050_Init+0xcc>)
 8000f70:	f001 fe3e 	bl	8002bf0 <HAL_I2C_Mem_Write>

        // Configure DLPF
        data = 0x00;
 8000f74:	2300      	movs	r3, #0
 8000f76:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x1A, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
 8000f78:	2364      	movs	r3, #100	@ 0x64
 8000f7a:	9302      	str	r3, [sp, #8]
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	9301      	str	r3, [sp, #4]
 8000f80:	1dbb      	adds	r3, r7, #6
 8000f82:	9300      	str	r3, [sp, #0]
 8000f84:	2301      	movs	r3, #1
 8000f86:	221a      	movs	r2, #26
 8000f88:	21d0      	movs	r1, #208	@ 0xd0
 8000f8a:	4812      	ldr	r0, [pc, #72]	@ (8000fd4 <MPU6050_Init+0xcc>)
 8000f8c:	f001 fe30 	bl	8002bf0 <HAL_I2C_Mem_Write>

        // Configure Gyroscope Range = 250 /s
        data = 0x00;
 8000f90:	2300      	movs	r3, #0
 8000f92:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x1B, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
 8000f94:	2364      	movs	r3, #100	@ 0x64
 8000f96:	9302      	str	r3, [sp, #8]
 8000f98:	2301      	movs	r3, #1
 8000f9a:	9301      	str	r3, [sp, #4]
 8000f9c:	1dbb      	adds	r3, r7, #6
 8000f9e:	9300      	str	r3, [sp, #0]
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	221b      	movs	r2, #27
 8000fa4:	21d0      	movs	r1, #208	@ 0xd0
 8000fa6:	480b      	ldr	r0, [pc, #44]	@ (8000fd4 <MPU6050_Init+0xcc>)
 8000fa8:	f001 fe22 	bl	8002bf0 <HAL_I2C_Mem_Write>

        // Configure Accelerometer Range = 2g
        data = 0x00;
 8000fac:	2300      	movs	r3, #0
 8000fae:	71bb      	strb	r3, [r7, #6]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x1C, I2C_MEMADD_SIZE_8BIT, &data, 1, 100);
 8000fb0:	2364      	movs	r3, #100	@ 0x64
 8000fb2:	9302      	str	r3, [sp, #8]
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	9301      	str	r3, [sp, #4]
 8000fb8:	1dbb      	adds	r3, r7, #6
 8000fba:	9300      	str	r3, [sp, #0]
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	221c      	movs	r2, #28
 8000fc0:	21d0      	movs	r1, #208	@ 0xd0
 8000fc2:	4804      	ldr	r0, [pc, #16]	@ (8000fd4 <MPU6050_Init+0xcc>)
 8000fc4:	f001 fe14 	bl	8002bf0 <HAL_I2C_Mem_Write>
 8000fc8:	e000      	b.n	8000fcc <MPU6050_Init+0xc4>
        return;
 8000fca:	bf00      	nop
    } else {
        // Optional: handle unexpected WHO_AM_I
    }
}
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20000504 	.word	0x20000504

08000fd8 <MPU6050_Ready>:

HAL_StatusTypeDef MPU6050_Ready(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af04      	add	r7, sp, #16
    // Read 14 consecutive bytes starting from ACCEL_XOUT_H
    return HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H, I2C_MEMADD_SIZE_8BIT, (uint8_t*)data_buffer, 14, 1000);
 8000fde:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fe2:	9302      	str	r3, [sp, #8]
 8000fe4:	230e      	movs	r3, #14
 8000fe6:	9301      	str	r3, [sp, #4]
 8000fe8:	4b05      	ldr	r3, [pc, #20]	@ (8001000 <MPU6050_Ready+0x28>)
 8000fea:	9300      	str	r3, [sp, #0]
 8000fec:	2301      	movs	r3, #1
 8000fee:	223b      	movs	r2, #59	@ 0x3b
 8000ff0:	21d0      	movs	r1, #208	@ 0xd0
 8000ff2:	4804      	ldr	r0, [pc, #16]	@ (8001004 <MPU6050_Ready+0x2c>)
 8000ff4:	f001 fef6 	bl	8002de4 <HAL_I2C_Mem_Read>
 8000ff8:	4603      	mov	r3, r0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20000494 	.word	0x20000494
 8001004:	20000504 	.word	0x20000504

08001008 <MPU6050_Task>:
//	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
//    return HAL_OK;
//}


void MPU6050_Task(void *data1){
 8001008:	b580      	push	{r7, lr}
 800100a:	b088      	sub	sp, #32
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8001010:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001014:	483f      	ldr	r0, [pc, #252]	@ (8001114 <MPU6050_Task+0x10c>)
 8001016:	f001 fc8c 	bl	8002932 <HAL_GPIO_TogglePin>
	queue_data_t qdata;
	    int16_t ax, ay, az;

	    while (1)
	    {
	        if (MPU6050_Ready() == HAL_OK)
 800101a:	f7ff ffdd 	bl	8000fd8 <MPU6050_Ready>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d171      	bne.n	8001108 <MPU6050_Task+0x100>
	        {
	        	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8001024:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001028:	483a      	ldr	r0, [pc, #232]	@ (8001114 <MPU6050_Task+0x10c>)
 800102a:	f001 fc82 	bl	8002932 <HAL_GPIO_TogglePin>
	            ax = (int16_t)((data_buffer[0] << 8) | data_buffer[1]);
 800102e:	4b3a      	ldr	r3, [pc, #232]	@ (8001118 <MPU6050_Task+0x110>)
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	b21b      	sxth	r3, r3
 8001034:	021b      	lsls	r3, r3, #8
 8001036:	b21a      	sxth	r2, r3
 8001038:	4b37      	ldr	r3, [pc, #220]	@ (8001118 <MPU6050_Task+0x110>)
 800103a:	885b      	ldrh	r3, [r3, #2]
 800103c:	b21b      	sxth	r3, r3
 800103e:	4313      	orrs	r3, r2
 8001040:	83fb      	strh	r3, [r7, #30]
	            ay = (int16_t)((data_buffer[2] << 8) | data_buffer[3]);
 8001042:	4b35      	ldr	r3, [pc, #212]	@ (8001118 <MPU6050_Task+0x110>)
 8001044:	889b      	ldrh	r3, [r3, #4]
 8001046:	b21b      	sxth	r3, r3
 8001048:	021b      	lsls	r3, r3, #8
 800104a:	b21a      	sxth	r2, r3
 800104c:	4b32      	ldr	r3, [pc, #200]	@ (8001118 <MPU6050_Task+0x110>)
 800104e:	88db      	ldrh	r3, [r3, #6]
 8001050:	b21b      	sxth	r3, r3
 8001052:	4313      	orrs	r3, r2
 8001054:	83bb      	strh	r3, [r7, #28]
	            az = (int16_t)((data_buffer[4] << 8) | data_buffer[5]);
 8001056:	4b30      	ldr	r3, [pc, #192]	@ (8001118 <MPU6050_Task+0x110>)
 8001058:	891b      	ldrh	r3, [r3, #8]
 800105a:	b21b      	sxth	r3, r3
 800105c:	021b      	lsls	r3, r3, #8
 800105e:	b21a      	sxth	r2, r3
 8001060:	4b2d      	ldr	r3, [pc, #180]	@ (8001118 <MPU6050_Task+0x110>)
 8001062:	895b      	ldrh	r3, [r3, #10]
 8001064:	b21b      	sxth	r3, r3
 8001066:	4313      	orrs	r3, r2
 8001068:	837b      	strh	r3, [r7, #26]

	            qdata.type = SENSOR_MPU6050;
 800106a:	2300      	movs	r3, #0
 800106c:	723b      	strb	r3, [r7, #8]

	            qdata.payload.mpu.ax = ((ax / 16384.0f)-0.25);
 800106e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001072:	ee07 3a90 	vmov	s15, r3
 8001076:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800107a:	eddf 6a28 	vldr	s13, [pc, #160]	@ 800111c <MPU6050_Task+0x114>
 800107e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001082:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8001086:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800108a:	edc7 7a03 	vstr	s15, [r7, #12]
	            qdata.payload.mpu.ay = ((ay / 16384.0f)-0.25);
 800108e:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001092:	ee07 3a90 	vmov	s15, r3
 8001096:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800109a:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800111c <MPU6050_Task+0x114>
 800109e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010a2:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 80010a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80010aa:	edc7 7a04 	vstr	s15, [r7, #16]
	            qdata.payload.mpu.az = az / 16384.0f;
 80010ae:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80010b2:	ee07 3a90 	vmov	s15, r3
 80010b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010ba:	eddf 6a18 	vldr	s13, [pc, #96]	@ 800111c <MPU6050_Task+0x114>
 80010be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c2:	edc7 7a05 	vstr	s15, [r7, #20]
	            //flag = 1;

	            	if((qdata.payload.mpu.ax < 0 && qdata.payload.mpu.az) && qdata.payload.mpu.ay < 0)
 80010c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010d2:	d510      	bpl.n	80010f6 <MPU6050_Task+0xee>
 80010d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80010d8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80010dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e0:	d009      	beq.n	80010f6 <MPU6050_Task+0xee>
 80010e2:	edd7 7a04 	vldr	s15, [r7, #16]
 80010e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010ee:	d502      	bpl.n	80010f6 <MPU6050_Task+0xee>
	            	{
	            		flag = 1;
 80010f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001120 <MPU6050_Task+0x118>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
	            	}
	            xQueueSendToBack(queue1, &qdata, portMAX_DELAY);
 80010f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001124 <MPU6050_Task+0x11c>)
 80010f8:	6818      	ldr	r0, [r3, #0]
 80010fa:	f107 0108 	add.w	r1, r7, #8
 80010fe:	2300      	movs	r3, #0
 8001100:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001104:	f004 f9be 	bl	8005484 <xQueueGenericSend>
	        }
	        vTaskDelay(pdMS_TO_TICKS(1000));
 8001108:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800110c:	f004 fe5e 	bl	8005dcc <vTaskDelay>
	        if (MPU6050_Ready() == HAL_OK)
 8001110:	e783      	b.n	800101a <MPU6050_Task+0x12>
 8001112:	bf00      	nop
 8001114:	40020c00 	.word	0x40020c00
 8001118:	20000494 	.word	0x20000494
 800111c:	46800000 	.word	0x46800000
 8001120:	200005a8 	.word	0x200005a8
 8001124:	200005a4 	.word	0x200005a4

08001128 <HeartRate_Task>:
	    }
}

void HeartRate_Task(void *data1){
 8001128:	b580      	push	{r7, lr}
 800112a:	b088      	sub	sp, #32
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8001130:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001134:	4815      	ldr	r0, [pc, #84]	@ (800118c <HeartRate_Task+0x64>)
 8001136:	f001 fbfc 	bl	8002932 <HAL_GPIO_TogglePin>
	    queue_data_t qdata;
	    uint32_t adc_value;

	    while (1)
	    {
	    	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 800113a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800113e:	4813      	ldr	r0, [pc, #76]	@ (800118c <HeartRate_Task+0x64>)
 8001140:	f001 fbf7 	bl	8002932 <HAL_GPIO_TogglePin>
	        HAL_ADC_Start(&hadc1);
 8001144:	4812      	ldr	r0, [pc, #72]	@ (8001190 <HeartRate_Task+0x68>)
 8001146:	f000 fda1 	bl	8001c8c <HAL_ADC_Start>
	        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800114a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800114e:	4810      	ldr	r0, [pc, #64]	@ (8001190 <HeartRate_Task+0x68>)
 8001150:	f000 fea1 	bl	8001e96 <HAL_ADC_PollForConversion>
	        adc_value = HAL_ADC_GetValue(&hadc1);
 8001154:	480e      	ldr	r0, [pc, #56]	@ (8001190 <HeartRate_Task+0x68>)
 8001156:	f000 ff29 	bl	8001fac <HAL_ADC_GetValue>
 800115a:	61f8      	str	r0, [r7, #28]
	        HAL_ADC_Stop(&hadc1);
 800115c:	480c      	ldr	r0, [pc, #48]	@ (8001190 <HeartRate_Task+0x68>)
 800115e:	f000 fe67 	bl	8001e30 <HAL_ADC_Stop>

	        qdata.type = SENSOR_HEART;
 8001162:	2301      	movs	r3, #1
 8001164:	733b      	strb	r3, [r7, #12]
	        qdata.payload.heart = (uint16_t)adc_value;
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	b29b      	uxth	r3, r3
 800116a:	823b      	strh	r3, [r7, #16]

	        xQueueSendToBack(queue1, &qdata, portMAX_DELAY);
 800116c:	4b09      	ldr	r3, [pc, #36]	@ (8001194 <HeartRate_Task+0x6c>)
 800116e:	6818      	ldr	r0, [r3, #0]
 8001170:	f107 010c 	add.w	r1, r7, #12
 8001174:	2300      	movs	r3, #0
 8001176:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800117a:	f004 f983 	bl	8005484 <xQueueGenericSend>

	        vTaskDelay(pdMS_TO_TICKS(1000));
 800117e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001182:	f004 fe23 	bl	8005dcc <vTaskDelay>
	    	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001186:	bf00      	nop
 8001188:	e7d7      	b.n	800113a <HeartRate_Task+0x12>
 800118a:	bf00      	nop
 800118c:	40020c00 	.word	0x40020c00
 8001190:	200004bc 	.word	0x200004bc
 8001194:	200005a4 	.word	0x200005a4

08001198 <UART>:
	    }
}

void UART(void *data1)
{
 8001198:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800119c:	b09a      	sub	sp, #104	@ 0x68
 800119e:	af06      	add	r7, sp, #24
 80011a0:	6078      	str	r0, [r7, #4]

	queue_data_t rxData;
	    char msg[50];
	    while (1)
	    {
	        if (xQueueReceive(queue1, &rxData, portMAX_DELAY) == pdPASS)
 80011a2:	4b2f      	ldr	r3, [pc, #188]	@ (8001260 <UART+0xc8>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80011aa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011ae:	4618      	mov	r0, r3
 80011b0:	f004 fa6a 	bl	8005688 <xQueueReceive>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d1f3      	bne.n	80011a2 <UART+0xa>
	        {
	            if (rxData.type == SENSOR_MPU6050)
 80011ba:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d132      	bne.n	8001228 <UART+0x90>
	            {
	            	if(flag == 1){
 80011c2:	4b28      	ldr	r3, [pc, #160]	@ (8001264 <UART+0xcc>)
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d11e      	bne.n	800120a <UART+0x72>
//	            		(	Alert!!  )
	            		snprintf(msg, sizeof(msg)," AX=%.2f AY=%.2f AZ=%.2f\r\n",
	            				rxData.payload.mpu.ax,
 80011cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
	            		snprintf(msg, sizeof(msg)," AX=%.2f AY=%.2f AZ=%.2f\r\n",
 80011ce:	4618      	mov	r0, r3
 80011d0:	f7ff f9ba 	bl	8000548 <__aeabi_f2d>
 80011d4:	4604      	mov	r4, r0
 80011d6:	460d      	mov	r5, r1
								rxData.payload.mpu.ay,
 80011d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
	            		snprintf(msg, sizeof(msg)," AX=%.2f AY=%.2f AZ=%.2f\r\n",
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff f9b4 	bl	8000548 <__aeabi_f2d>
 80011e0:	4680      	mov	r8, r0
 80011e2:	4689      	mov	r9, r1
								rxData.payload.mpu.az);
 80011e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
	            		snprintf(msg, sizeof(msg)," AX=%.2f AY=%.2f AZ=%.2f\r\n",
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff f9ae 	bl	8000548 <__aeabi_f2d>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	f107 000c 	add.w	r0, r7, #12
 80011f4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80011f8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80011fc:	e9cd 4500 	strd	r4, r5, [sp]
 8001200:	4a19      	ldr	r2, [pc, #100]	@ (8001268 <UART+0xd0>)
 8001202:	2132      	movs	r1, #50	@ 0x32
 8001204:	f006 fc5e 	bl	8007ac4 <sniprintf>
 8001208:	e01a      	b.n	8001240 <UART+0xa8>
	            	}
	            	else
	            	{
	            		strcpy(msg,"safe\n\r");
 800120a:	f107 030c 	add.w	r3, r7, #12
 800120e:	4a17      	ldr	r2, [pc, #92]	@ (800126c <UART+0xd4>)
 8001210:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001214:	6018      	str	r0, [r3, #0]
 8001216:	3304      	adds	r3, #4
 8001218:	8019      	strh	r1, [r3, #0]
 800121a:	3302      	adds	r3, #2
 800121c:	0c0a      	lsrs	r2, r1, #16
 800121e:	701a      	strb	r2, [r3, #0]
	            		flag = 0;
 8001220:	4b10      	ldr	r3, [pc, #64]	@ (8001264 <UART+0xcc>)
 8001222:	2200      	movs	r2, #0
 8001224:	701a      	strb	r2, [r3, #0]
 8001226:	e00b      	b.n	8001240 <UART+0xa8>
	            	}
	            }
	            else if (rxData.type == SENSOR_HEART)
 8001228:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800122c:	2b01      	cmp	r3, #1
 800122e:	d107      	bne.n	8001240 <UART+0xa8>
	            {
	                snprintf(msg, sizeof(msg),"Heart Rate ADC=%d\r\n",rxData.payload.heart);
 8001230:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001234:	f107 000c 	add.w	r0, r7, #12
 8001238:	4a0d      	ldr	r2, [pc, #52]	@ (8001270 <UART+0xd8>)
 800123a:	2132      	movs	r1, #50	@ 0x32
 800123c:	f006 fc42 	bl	8007ac4 <sniprintf>
	            }

	            HAL_UART_Transmit(&huart2,(uint8_t *)msg,strlen(msg),HAL_MAX_DELAY);
 8001240:	f107 030c 	add.w	r3, r7, #12
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff f813 	bl	8000270 <strlen>
 800124a:	4603      	mov	r3, r0
 800124c:	b29a      	uxth	r2, r3
 800124e:	f107 010c 	add.w	r1, r7, #12
 8001252:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001256:	4807      	ldr	r0, [pc, #28]	@ (8001274 <UART+0xdc>)
 8001258:	f003 fb60 	bl	800491c <HAL_UART_Transmit>
	        if (xQueueReceive(queue1, &rxData, portMAX_DELAY) == pdPASS)
 800125c:	e7a1      	b.n	80011a2 <UART+0xa>
 800125e:	bf00      	nop
 8001260:	200005a4 	.word	0x200005a4
 8001264:	200005a8 	.word	0x200005a8
 8001268:	08009e28 	.word	0x08009e28
 800126c:	08009e44 	.word	0x08009e44
 8001270:	08009e4c 	.word	0x08009e4c
 8001274:	20000558 	.word	0x20000558

08001278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001278:	b5b0      	push	{r4, r5, r7, lr}
 800127a:	b08a      	sub	sp, #40	@ 0x28
 800127c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800127e:	f000 fc7f 	bl	8001b80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001282:	f000 f85b 	bl	800133c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001286:	f000 f96d 	bl	8001564 <MX_GPIO_Init>
  MX_I2C1_Init();
 800128a:	f000 f913 	bl	80014b4 <MX_I2C1_Init>
  MX_ADC1_Init();
 800128e:	f000 f8bf 	bl	8001410 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001292:	f000 f93d 	bl	8001510 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  MPU6050_Init();
 8001296:	f7ff fe37 	bl	8000f08 <MPU6050_Init>
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

  queue1 = xQueueCreate(5,sizeof(queue_data_t));
 800129a:	2200      	movs	r2, #0
 800129c:	2110      	movs	r1, #16
 800129e:	2005      	movs	r0, #5
 80012a0:	f004 f896 	bl	80053d0 <xQueueGenericCreate>
 80012a4:	4603      	mov	r3, r0
 80012a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001318 <main+0xa0>)
 80012a8:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 80012aa:	4b1c      	ldr	r3, [pc, #112]	@ (800131c <main+0xa4>)
 80012ac:	1d3c      	adds	r4, r7, #4
 80012ae:	461d      	mov	r5, r3
 80012b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012b4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80012bc:	1d3b      	adds	r3, r7, #4
 80012be:	2100      	movs	r1, #0
 80012c0:	4618      	mov	r0, r3
 80012c2:	f003 ff06 	bl	80050d2 <osThreadCreate>
 80012c6:	4603      	mov	r3, r0
 80012c8:	4a15      	ldr	r2, [pc, #84]	@ (8001320 <main+0xa8>)
 80012ca:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  xTaskCreate(MPU6050_Task, "MPU6050_Task1", 256, NULL, 3, NULL);
 80012cc:	2300      	movs	r3, #0
 80012ce:	9301      	str	r3, [sp, #4]
 80012d0:	2303      	movs	r3, #3
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	2300      	movs	r3, #0
 80012d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012da:	4912      	ldr	r1, [pc, #72]	@ (8001324 <main+0xac>)
 80012dc:	4812      	ldr	r0, [pc, #72]	@ (8001328 <main+0xb0>)
 80012de:	f004 fc25 	bl	8005b2c <xTaskCreate>
  xTaskCreate(HeartRate_Task, "HeartRate_Task2", 256, NULL, 2, NULL);
 80012e2:	2300      	movs	r3, #0
 80012e4:	9301      	str	r3, [sp, #4]
 80012e6:	2302      	movs	r3, #2
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	2300      	movs	r3, #0
 80012ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012f0:	490e      	ldr	r1, [pc, #56]	@ (800132c <main+0xb4>)
 80012f2:	480f      	ldr	r0, [pc, #60]	@ (8001330 <main+0xb8>)
 80012f4:	f004 fc1a 	bl	8005b2c <xTaskCreate>
  xTaskCreate(UART, "UART_Task3", 256, NULL, 1, NULL);
 80012f8:	2300      	movs	r3, #0
 80012fa:	9301      	str	r3, [sp, #4]
 80012fc:	2301      	movs	r3, #1
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	2300      	movs	r3, #0
 8001302:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001306:	490b      	ldr	r1, [pc, #44]	@ (8001334 <main+0xbc>)
 8001308:	480b      	ldr	r0, [pc, #44]	@ (8001338 <main+0xc0>)
 800130a:	f004 fc0f 	bl	8005b2c <xTaskCreate>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800130e:	f003 fed9 	bl	80050c4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001312:	bf00      	nop
 8001314:	e7fd      	b.n	8001312 <main+0x9a>
 8001316:	bf00      	nop
 8001318:	200005a4 	.word	0x200005a4
 800131c:	08009e98 	.word	0x08009e98
 8001320:	200005a0 	.word	0x200005a0
 8001324:	08009e60 	.word	0x08009e60
 8001328:	08001009 	.word	0x08001009
 800132c:	08009e70 	.word	0x08009e70
 8001330:	08001129 	.word	0x08001129
 8001334:	08009e80 	.word	0x08009e80
 8001338:	08001199 	.word	0x08001199

0800133c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b094      	sub	sp, #80	@ 0x50
 8001340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001342:	f107 0320 	add.w	r3, r7, #32
 8001346:	2230      	movs	r2, #48	@ 0x30
 8001348:	2100      	movs	r1, #0
 800134a:	4618      	mov	r0, r3
 800134c:	f006 fc33 	bl	8007bb6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001350:	f107 030c 	add.w	r3, r7, #12
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001360:	2300      	movs	r3, #0
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	4b28      	ldr	r3, [pc, #160]	@ (8001408 <SystemClock_Config+0xcc>)
 8001366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001368:	4a27      	ldr	r2, [pc, #156]	@ (8001408 <SystemClock_Config+0xcc>)
 800136a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800136e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001370:	4b25      	ldr	r3, [pc, #148]	@ (8001408 <SystemClock_Config+0xcc>)
 8001372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001374:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001378:	60bb      	str	r3, [r7, #8]
 800137a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800137c:	2300      	movs	r3, #0
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	4b22      	ldr	r3, [pc, #136]	@ (800140c <SystemClock_Config+0xd0>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a21      	ldr	r2, [pc, #132]	@ (800140c <SystemClock_Config+0xd0>)
 8001386:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800138a:	6013      	str	r3, [r2, #0]
 800138c:	4b1f      	ldr	r3, [pc, #124]	@ (800140c <SystemClock_Config+0xd0>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001394:	607b      	str	r3, [r7, #4]
 8001396:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001398:	2302      	movs	r3, #2
 800139a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800139c:	2301      	movs	r3, #1
 800139e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013a0:	2310      	movs	r3, #16
 80013a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013a4:	2302      	movs	r3, #2
 80013a6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013a8:	2300      	movs	r3, #0
 80013aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80013ac:	2308      	movs	r3, #8
 80013ae:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80013b0:	2332      	movs	r3, #50	@ 0x32
 80013b2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013b4:	2302      	movs	r3, #2
 80013b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80013b8:	2307      	movs	r3, #7
 80013ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013bc:	f107 0320 	add.w	r3, r7, #32
 80013c0:	4618      	mov	r0, r3
 80013c2:	f002 faf5 	bl	80039b0 <HAL_RCC_OscConfig>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80013cc:	f000 f936 	bl	800163c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d0:	230f      	movs	r3, #15
 80013d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013d4:	2302      	movs	r3, #2
 80013d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013dc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80013e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80013e8:	f107 030c 	add.w	r3, r7, #12
 80013ec:	2101      	movs	r1, #1
 80013ee:	4618      	mov	r0, r3
 80013f0:	f002 fd56 	bl	8003ea0 <HAL_RCC_ClockConfig>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80013fa:	f000 f91f 	bl	800163c <Error_Handler>
  }
}
 80013fe:	bf00      	nop
 8001400:	3750      	adds	r7, #80	@ 0x50
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	40023800 	.word	0x40023800
 800140c:	40007000 	.word	0x40007000

08001410 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001416:	463b      	mov	r3, r7
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001422:	4b21      	ldr	r3, [pc, #132]	@ (80014a8 <MX_ADC1_Init+0x98>)
 8001424:	4a21      	ldr	r2, [pc, #132]	@ (80014ac <MX_ADC1_Init+0x9c>)
 8001426:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001428:	4b1f      	ldr	r3, [pc, #124]	@ (80014a8 <MX_ADC1_Init+0x98>)
 800142a:	2200      	movs	r2, #0
 800142c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800142e:	4b1e      	ldr	r3, [pc, #120]	@ (80014a8 <MX_ADC1_Init+0x98>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001434:	4b1c      	ldr	r3, [pc, #112]	@ (80014a8 <MX_ADC1_Init+0x98>)
 8001436:	2200      	movs	r2, #0
 8001438:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800143a:	4b1b      	ldr	r3, [pc, #108]	@ (80014a8 <MX_ADC1_Init+0x98>)
 800143c:	2200      	movs	r2, #0
 800143e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001440:	4b19      	ldr	r3, [pc, #100]	@ (80014a8 <MX_ADC1_Init+0x98>)
 8001442:	2200      	movs	r2, #0
 8001444:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001448:	4b17      	ldr	r3, [pc, #92]	@ (80014a8 <MX_ADC1_Init+0x98>)
 800144a:	2200      	movs	r2, #0
 800144c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800144e:	4b16      	ldr	r3, [pc, #88]	@ (80014a8 <MX_ADC1_Init+0x98>)
 8001450:	4a17      	ldr	r2, [pc, #92]	@ (80014b0 <MX_ADC1_Init+0xa0>)
 8001452:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001454:	4b14      	ldr	r3, [pc, #80]	@ (80014a8 <MX_ADC1_Init+0x98>)
 8001456:	2200      	movs	r2, #0
 8001458:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800145a:	4b13      	ldr	r3, [pc, #76]	@ (80014a8 <MX_ADC1_Init+0x98>)
 800145c:	2201      	movs	r2, #1
 800145e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001460:	4b11      	ldr	r3, [pc, #68]	@ (80014a8 <MX_ADC1_Init+0x98>)
 8001462:	2200      	movs	r2, #0
 8001464:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001468:	4b0f      	ldr	r3, [pc, #60]	@ (80014a8 <MX_ADC1_Init+0x98>)
 800146a:	2201      	movs	r2, #1
 800146c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800146e:	480e      	ldr	r0, [pc, #56]	@ (80014a8 <MX_ADC1_Init+0x98>)
 8001470:	f000 fbc8 	bl	8001c04 <HAL_ADC_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800147a:	f000 f8df 	bl	800163c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800147e:	2301      	movs	r3, #1
 8001480:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001482:	2301      	movs	r3, #1
 8001484:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001486:	2300      	movs	r3, #0
 8001488:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800148a:	463b      	mov	r3, r7
 800148c:	4619      	mov	r1, r3
 800148e:	4806      	ldr	r0, [pc, #24]	@ (80014a8 <MX_ADC1_Init+0x98>)
 8001490:	f000 fd9a 	bl	8001fc8 <HAL_ADC_ConfigChannel>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800149a:	f000 f8cf 	bl	800163c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800149e:	bf00      	nop
 80014a0:	3710      	adds	r7, #16
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	200004bc 	.word	0x200004bc
 80014ac:	40012000 	.word	0x40012000
 80014b0:	0f000001 	.word	0x0f000001

080014b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014b8:	4b12      	ldr	r3, [pc, #72]	@ (8001504 <MX_I2C1_Init+0x50>)
 80014ba:	4a13      	ldr	r2, [pc, #76]	@ (8001508 <MX_I2C1_Init+0x54>)
 80014bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014be:	4b11      	ldr	r3, [pc, #68]	@ (8001504 <MX_I2C1_Init+0x50>)
 80014c0:	4a12      	ldr	r2, [pc, #72]	@ (800150c <MX_I2C1_Init+0x58>)
 80014c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001504 <MX_I2C1_Init+0x50>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001504 <MX_I2C1_Init+0x50>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001504 <MX_I2C1_Init+0x50>)
 80014d2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80014d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001504 <MX_I2C1_Init+0x50>)
 80014da:	2200      	movs	r2, #0
 80014dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80014de:	4b09      	ldr	r3, [pc, #36]	@ (8001504 <MX_I2C1_Init+0x50>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014e4:	4b07      	ldr	r3, [pc, #28]	@ (8001504 <MX_I2C1_Init+0x50>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014ea:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <MX_I2C1_Init+0x50>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014f0:	4804      	ldr	r0, [pc, #16]	@ (8001504 <MX_I2C1_Init+0x50>)
 80014f2:	f001 fa39 	bl	8002968 <HAL_I2C_Init>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014fc:	f000 f89e 	bl	800163c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001500:	bf00      	nop
 8001502:	bd80      	pop	{r7, pc}
 8001504:	20000504 	.word	0x20000504
 8001508:	40005400 	.word	0x40005400
 800150c:	000186a0 	.word	0x000186a0

08001510 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001514:	4b11      	ldr	r3, [pc, #68]	@ (800155c <MX_USART2_UART_Init+0x4c>)
 8001516:	4a12      	ldr	r2, [pc, #72]	@ (8001560 <MX_USART2_UART_Init+0x50>)
 8001518:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800151a:	4b10      	ldr	r3, [pc, #64]	@ (800155c <MX_USART2_UART_Init+0x4c>)
 800151c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001520:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001522:	4b0e      	ldr	r3, [pc, #56]	@ (800155c <MX_USART2_UART_Init+0x4c>)
 8001524:	2200      	movs	r2, #0
 8001526:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001528:	4b0c      	ldr	r3, [pc, #48]	@ (800155c <MX_USART2_UART_Init+0x4c>)
 800152a:	2200      	movs	r2, #0
 800152c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800152e:	4b0b      	ldr	r3, [pc, #44]	@ (800155c <MX_USART2_UART_Init+0x4c>)
 8001530:	2200      	movs	r2, #0
 8001532:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001534:	4b09      	ldr	r3, [pc, #36]	@ (800155c <MX_USART2_UART_Init+0x4c>)
 8001536:	220c      	movs	r2, #12
 8001538:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800153a:	4b08      	ldr	r3, [pc, #32]	@ (800155c <MX_USART2_UART_Init+0x4c>)
 800153c:	2200      	movs	r2, #0
 800153e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001540:	4b06      	ldr	r3, [pc, #24]	@ (800155c <MX_USART2_UART_Init+0x4c>)
 8001542:	2200      	movs	r2, #0
 8001544:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001546:	4805      	ldr	r0, [pc, #20]	@ (800155c <MX_USART2_UART_Init+0x4c>)
 8001548:	f003 f998 	bl	800487c <HAL_UART_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001552:	f000 f873 	bl	800163c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	20000558 	.word	0x20000558
 8001560:	40004400 	.word	0x40004400

08001564 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b088      	sub	sp, #32
 8001568:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156a:	f107 030c 	add.w	r3, r7, #12
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	605a      	str	r2, [r3, #4]
 8001574:	609a      	str	r2, [r3, #8]
 8001576:	60da      	str	r2, [r3, #12]
 8001578:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	60bb      	str	r3, [r7, #8]
 800157e:	4b20      	ldr	r3, [pc, #128]	@ (8001600 <MX_GPIO_Init+0x9c>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	4a1f      	ldr	r2, [pc, #124]	@ (8001600 <MX_GPIO_Init+0x9c>)
 8001584:	f043 0301 	orr.w	r3, r3, #1
 8001588:	6313      	str	r3, [r2, #48]	@ 0x30
 800158a:	4b1d      	ldr	r3, [pc, #116]	@ (8001600 <MX_GPIO_Init+0x9c>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	60bb      	str	r3, [r7, #8]
 8001594:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	4b19      	ldr	r3, [pc, #100]	@ (8001600 <MX_GPIO_Init+0x9c>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159e:	4a18      	ldr	r2, [pc, #96]	@ (8001600 <MX_GPIO_Init+0x9c>)
 80015a0:	f043 0308 	orr.w	r3, r3, #8
 80015a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a6:	4b16      	ldr	r3, [pc, #88]	@ (8001600 <MX_GPIO_Init+0x9c>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015aa:	f003 0308 	and.w	r3, r3, #8
 80015ae:	607b      	str	r3, [r7, #4]
 80015b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	603b      	str	r3, [r7, #0]
 80015b6:	4b12      	ldr	r3, [pc, #72]	@ (8001600 <MX_GPIO_Init+0x9c>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	4a11      	ldr	r2, [pc, #68]	@ (8001600 <MX_GPIO_Init+0x9c>)
 80015bc:	f043 0302 	orr.w	r3, r3, #2
 80015c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001600 <MX_GPIO_Init+0x9c>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	603b      	str	r3, [r7, #0]
 80015cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80015ce:	2200      	movs	r2, #0
 80015d0:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80015d4:	480b      	ldr	r0, [pc, #44]	@ (8001604 <MX_GPIO_Init+0xa0>)
 80015d6:	f001 f993 	bl	8002900 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80015da:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80015de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e0:	2301      	movs	r3, #1
 80015e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e8:	2300      	movs	r3, #0
 80015ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ec:	f107 030c 	add.w	r3, r7, #12
 80015f0:	4619      	mov	r1, r3
 80015f2:	4804      	ldr	r0, [pc, #16]	@ (8001604 <MX_GPIO_Init+0xa0>)
 80015f4:	f000 ffe8 	bl	80025c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015f8:	bf00      	nop
 80015fa:	3720      	adds	r7, #32
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	40023800 	.word	0x40023800
 8001604:	40020c00 	.word	0x40020c00

08001608 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001610:	2001      	movs	r0, #1
 8001612:	f003 fdaa 	bl	800516a <osDelay>
 8001616:	e7fb      	b.n	8001610 <StartDefaultTask+0x8>

08001618 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a04      	ldr	r2, [pc, #16]	@ (8001638 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d101      	bne.n	800162e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800162a:	f000 facb 	bl	8001bc4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40010000 	.word	0x40010000

0800163c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001640:	b672      	cpsid	i
}
 8001642:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001644:	bf00      	nop
 8001646:	e7fd      	b.n	8001644 <Error_Handler+0x8>

08001648 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	607b      	str	r3, [r7, #4]
 8001652:	4b12      	ldr	r3, [pc, #72]	@ (800169c <HAL_MspInit+0x54>)
 8001654:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001656:	4a11      	ldr	r2, [pc, #68]	@ (800169c <HAL_MspInit+0x54>)
 8001658:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800165c:	6453      	str	r3, [r2, #68]	@ 0x44
 800165e:	4b0f      	ldr	r3, [pc, #60]	@ (800169c <HAL_MspInit+0x54>)
 8001660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001662:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001666:	607b      	str	r3, [r7, #4]
 8001668:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	603b      	str	r3, [r7, #0]
 800166e:	4b0b      	ldr	r3, [pc, #44]	@ (800169c <HAL_MspInit+0x54>)
 8001670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001672:	4a0a      	ldr	r2, [pc, #40]	@ (800169c <HAL_MspInit+0x54>)
 8001674:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001678:	6413      	str	r3, [r2, #64]	@ 0x40
 800167a:	4b08      	ldr	r3, [pc, #32]	@ (800169c <HAL_MspInit+0x54>)
 800167c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800167e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001682:	603b      	str	r3, [r7, #0]
 8001684:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001686:	2200      	movs	r2, #0
 8001688:	210f      	movs	r1, #15
 800168a:	f06f 0001 	mvn.w	r0, #1
 800168e:	f000 ff71 	bl	8002574 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40023800 	.word	0x40023800

080016a0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08a      	sub	sp, #40	@ 0x28
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a8:	f107 0314 	add.w	r3, r7, #20
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	605a      	str	r2, [r3, #4]
 80016b2:	609a      	str	r2, [r3, #8]
 80016b4:	60da      	str	r2, [r3, #12]
 80016b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a17      	ldr	r2, [pc, #92]	@ (800171c <HAL_ADC_MspInit+0x7c>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d127      	bne.n	8001712 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016c2:	2300      	movs	r3, #0
 80016c4:	613b      	str	r3, [r7, #16]
 80016c6:	4b16      	ldr	r3, [pc, #88]	@ (8001720 <HAL_ADC_MspInit+0x80>)
 80016c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ca:	4a15      	ldr	r2, [pc, #84]	@ (8001720 <HAL_ADC_MspInit+0x80>)
 80016cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80016d2:	4b13      	ldr	r3, [pc, #76]	@ (8001720 <HAL_ADC_MspInit+0x80>)
 80016d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016da:	613b      	str	r3, [r7, #16]
 80016dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	60fb      	str	r3, [r7, #12]
 80016e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001720 <HAL_ADC_MspInit+0x80>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e6:	4a0e      	ldr	r2, [pc, #56]	@ (8001720 <HAL_ADC_MspInit+0x80>)
 80016e8:	f043 0301 	orr.w	r3, r3, #1
 80016ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001720 <HAL_ADC_MspInit+0x80>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	60fb      	str	r3, [r7, #12]
 80016f8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016fa:	2302      	movs	r3, #2
 80016fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016fe:	2303      	movs	r3, #3
 8001700:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001706:	f107 0314 	add.w	r3, r7, #20
 800170a:	4619      	mov	r1, r3
 800170c:	4805      	ldr	r0, [pc, #20]	@ (8001724 <HAL_ADC_MspInit+0x84>)
 800170e:	f000 ff5b 	bl	80025c8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001712:	bf00      	nop
 8001714:	3728      	adds	r7, #40	@ 0x28
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40012000 	.word	0x40012000
 8001720:	40023800 	.word	0x40023800
 8001724:	40020000 	.word	0x40020000

08001728 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08a      	sub	sp, #40	@ 0x28
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001730:	f107 0314 	add.w	r3, r7, #20
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
 800173e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a19      	ldr	r2, [pc, #100]	@ (80017ac <HAL_I2C_MspInit+0x84>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d12b      	bne.n	80017a2 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800174a:	2300      	movs	r3, #0
 800174c:	613b      	str	r3, [r7, #16]
 800174e:	4b18      	ldr	r3, [pc, #96]	@ (80017b0 <HAL_I2C_MspInit+0x88>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	4a17      	ldr	r2, [pc, #92]	@ (80017b0 <HAL_I2C_MspInit+0x88>)
 8001754:	f043 0302 	orr.w	r3, r3, #2
 8001758:	6313      	str	r3, [r2, #48]	@ 0x30
 800175a:	4b15      	ldr	r3, [pc, #84]	@ (80017b0 <HAL_I2C_MspInit+0x88>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175e:	f003 0302 	and.w	r3, r3, #2
 8001762:	613b      	str	r3, [r7, #16]
 8001764:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001766:	23c0      	movs	r3, #192	@ 0xc0
 8001768:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800176a:	2312      	movs	r3, #18
 800176c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001772:	2303      	movs	r3, #3
 8001774:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001776:	2304      	movs	r3, #4
 8001778:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177a:	f107 0314 	add.w	r3, r7, #20
 800177e:	4619      	mov	r1, r3
 8001780:	480c      	ldr	r0, [pc, #48]	@ (80017b4 <HAL_I2C_MspInit+0x8c>)
 8001782:	f000 ff21 	bl	80025c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	4b09      	ldr	r3, [pc, #36]	@ (80017b0 <HAL_I2C_MspInit+0x88>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178e:	4a08      	ldr	r2, [pc, #32]	@ (80017b0 <HAL_I2C_MspInit+0x88>)
 8001790:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001794:	6413      	str	r3, [r2, #64]	@ 0x40
 8001796:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <HAL_I2C_MspInit+0x88>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80017a2:	bf00      	nop
 80017a4:	3728      	adds	r7, #40	@ 0x28
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40005400 	.word	0x40005400
 80017b0:	40023800 	.word	0x40023800
 80017b4:	40020400 	.word	0x40020400

080017b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b08a      	sub	sp, #40	@ 0x28
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c0:	f107 0314 	add.w	r3, r7, #20
 80017c4:	2200      	movs	r2, #0
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	605a      	str	r2, [r3, #4]
 80017ca:	609a      	str	r2, [r3, #8]
 80017cc:	60da      	str	r2, [r3, #12]
 80017ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a19      	ldr	r2, [pc, #100]	@ (800183c <HAL_UART_MspInit+0x84>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d12b      	bne.n	8001832 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	613b      	str	r3, [r7, #16]
 80017de:	4b18      	ldr	r3, [pc, #96]	@ (8001840 <HAL_UART_MspInit+0x88>)
 80017e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e2:	4a17      	ldr	r2, [pc, #92]	@ (8001840 <HAL_UART_MspInit+0x88>)
 80017e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80017ea:	4b15      	ldr	r3, [pc, #84]	@ (8001840 <HAL_UART_MspInit+0x88>)
 80017ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017f2:	613b      	str	r3, [r7, #16]
 80017f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	60fb      	str	r3, [r7, #12]
 80017fa:	4b11      	ldr	r3, [pc, #68]	@ (8001840 <HAL_UART_MspInit+0x88>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	4a10      	ldr	r2, [pc, #64]	@ (8001840 <HAL_UART_MspInit+0x88>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6313      	str	r3, [r2, #48]	@ 0x30
 8001806:	4b0e      	ldr	r3, [pc, #56]	@ (8001840 <HAL_UART_MspInit+0x88>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001812:	230c      	movs	r3, #12
 8001814:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001816:	2302      	movs	r3, #2
 8001818:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181a:	2300      	movs	r3, #0
 800181c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800181e:	2303      	movs	r3, #3
 8001820:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001822:	2307      	movs	r3, #7
 8001824:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001826:	f107 0314 	add.w	r3, r7, #20
 800182a:	4619      	mov	r1, r3
 800182c:	4805      	ldr	r0, [pc, #20]	@ (8001844 <HAL_UART_MspInit+0x8c>)
 800182e:	f000 fecb 	bl	80025c8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001832:	bf00      	nop
 8001834:	3728      	adds	r7, #40	@ 0x28
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40004400 	.word	0x40004400
 8001840:	40023800 	.word	0x40023800
 8001844:	40020000 	.word	0x40020000

08001848 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b08c      	sub	sp, #48	@ 0x30
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001850:	2300      	movs	r3, #0
 8001852:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001854:	2300      	movs	r3, #0
 8001856:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001858:	2300      	movs	r3, #0
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	4b2f      	ldr	r3, [pc, #188]	@ (800191c <HAL_InitTick+0xd4>)
 800185e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001860:	4a2e      	ldr	r2, [pc, #184]	@ (800191c <HAL_InitTick+0xd4>)
 8001862:	f043 0301 	orr.w	r3, r3, #1
 8001866:	6453      	str	r3, [r2, #68]	@ 0x44
 8001868:	4b2c      	ldr	r3, [pc, #176]	@ (800191c <HAL_InitTick+0xd4>)
 800186a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800186c:	f003 0301 	and.w	r3, r3, #1
 8001870:	60bb      	str	r3, [r7, #8]
 8001872:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001874:	f107 020c 	add.w	r2, r7, #12
 8001878:	f107 0310 	add.w	r3, r7, #16
 800187c:	4611      	mov	r1, r2
 800187e:	4618      	mov	r0, r3
 8001880:	f002 fd2e 	bl	80042e0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001884:	f002 fd18 	bl	80042b8 <HAL_RCC_GetPCLK2Freq>
 8001888:	4603      	mov	r3, r0
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800188e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001890:	4a23      	ldr	r2, [pc, #140]	@ (8001920 <HAL_InitTick+0xd8>)
 8001892:	fba2 2303 	umull	r2, r3, r2, r3
 8001896:	0c9b      	lsrs	r3, r3, #18
 8001898:	3b01      	subs	r3, #1
 800189a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800189c:	4b21      	ldr	r3, [pc, #132]	@ (8001924 <HAL_InitTick+0xdc>)
 800189e:	4a22      	ldr	r2, [pc, #136]	@ (8001928 <HAL_InitTick+0xe0>)
 80018a0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80018a2:	4b20      	ldr	r3, [pc, #128]	@ (8001924 <HAL_InitTick+0xdc>)
 80018a4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018a8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80018aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001924 <HAL_InitTick+0xdc>)
 80018ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ae:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80018b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001924 <HAL_InitTick+0xdc>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001924 <HAL_InitTick+0xdc>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018bc:	4b19      	ldr	r3, [pc, #100]	@ (8001924 <HAL_InitTick+0xdc>)
 80018be:	2200      	movs	r2, #0
 80018c0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80018c2:	4818      	ldr	r0, [pc, #96]	@ (8001924 <HAL_InitTick+0xdc>)
 80018c4:	f002 fd3e 	bl	8004344 <HAL_TIM_Base_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80018ce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d11b      	bne.n	800190e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80018d6:	4813      	ldr	r0, [pc, #76]	@ (8001924 <HAL_InitTick+0xdc>)
 80018d8:	f002 fd8e 	bl	80043f8 <HAL_TIM_Base_Start_IT>
 80018dc:	4603      	mov	r3, r0
 80018de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80018e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d111      	bne.n	800190e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80018ea:	2019      	movs	r0, #25
 80018ec:	f000 fe5e 	bl	80025ac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b0f      	cmp	r3, #15
 80018f4:	d808      	bhi.n	8001908 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80018f6:	2200      	movs	r2, #0
 80018f8:	6879      	ldr	r1, [r7, #4]
 80018fa:	2019      	movs	r0, #25
 80018fc:	f000 fe3a 	bl	8002574 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001900:	4a0a      	ldr	r2, [pc, #40]	@ (800192c <HAL_InitTick+0xe4>)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6013      	str	r3, [r2, #0]
 8001906:	e002      	b.n	800190e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800190e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001912:	4618      	mov	r0, r3
 8001914:	3730      	adds	r7, #48	@ 0x30
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	40023800 	.word	0x40023800
 8001920:	431bde83 	.word	0x431bde83
 8001924:	200005ac 	.word	0x200005ac
 8001928:	40010000 	.word	0x40010000
 800192c:	20000004 	.word	0x20000004

08001930 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001934:	bf00      	nop
 8001936:	e7fd      	b.n	8001934 <NMI_Handler+0x4>

08001938 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <HardFault_Handler+0x4>

08001940 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001944:	bf00      	nop
 8001946:	e7fd      	b.n	8001944 <MemManage_Handler+0x4>

08001948 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800194c:	bf00      	nop
 800194e:	e7fd      	b.n	800194c <BusFault_Handler+0x4>

08001950 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001954:	bf00      	nop
 8001956:	e7fd      	b.n	8001954 <UsageFault_Handler+0x4>

08001958 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
	...

08001968 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800196c:	4802      	ldr	r0, [pc, #8]	@ (8001978 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800196e:	f002 fdb3 	bl	80044d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001972:	bf00      	nop
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	200005ac 	.word	0x200005ac

0800197c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  return 1;
 8001980:	2301      	movs	r3, #1
}
 8001982:	4618      	mov	r0, r3
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <_kill>:

int _kill(int pid, int sig)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001996:	f006 f9bf 	bl	8007d18 <__errno>
 800199a:	4603      	mov	r3, r0
 800199c:	2216      	movs	r2, #22
 800199e:	601a      	str	r2, [r3, #0]
  return -1;
 80019a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}

080019ac <_exit>:

void _exit (int status)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f7ff ffe7 	bl	800198c <_kill>
  while (1) {}    /* Make sure we hang here */
 80019be:	bf00      	nop
 80019c0:	e7fd      	b.n	80019be <_exit+0x12>

080019c2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b086      	sub	sp, #24
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	60f8      	str	r0, [r7, #12]
 80019ca:	60b9      	str	r1, [r7, #8]
 80019cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ce:	2300      	movs	r3, #0
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	e00a      	b.n	80019ea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019d4:	f3af 8000 	nop.w
 80019d8:	4601      	mov	r1, r0
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	1c5a      	adds	r2, r3, #1
 80019de:	60ba      	str	r2, [r7, #8]
 80019e0:	b2ca      	uxtb	r2, r1
 80019e2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	3301      	adds	r3, #1
 80019e8:	617b      	str	r3, [r7, #20]
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	429a      	cmp	r2, r3
 80019f0:	dbf0      	blt.n	80019d4 <_read+0x12>
  }

  return len;
 80019f2:	687b      	ldr	r3, [r7, #4]
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3718      	adds	r7, #24
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}

080019fc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]
 8001a0c:	e009      	b.n	8001a22 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	1c5a      	adds	r2, r3, #1
 8001a12:	60ba      	str	r2, [r7, #8]
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	3301      	adds	r3, #1
 8001a20:	617b      	str	r3, [r7, #20]
 8001a22:	697a      	ldr	r2, [r7, #20]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	dbf1      	blt.n	8001a0e <_write+0x12>
  }
  return len;
 8001a2a:	687b      	ldr	r3, [r7, #4]
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3718      	adds	r7, #24
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <_close>:

int _close(int file)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a3c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a5c:	605a      	str	r2, [r3, #4]
  return 0;
 8001a5e:	2300      	movs	r3, #0
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr

08001a6c <_isatty>:

int _isatty(int file)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a74:	2301      	movs	r3, #1
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr

08001a82 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a82:	b480      	push	{r7}
 8001a84:	b085      	sub	sp, #20
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	60f8      	str	r0, [r7, #12]
 8001a8a:	60b9      	str	r1, [r7, #8]
 8001a8c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a8e:	2300      	movs	r3, #0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3714      	adds	r7, #20
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr

08001a9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b086      	sub	sp, #24
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001aa4:	4a14      	ldr	r2, [pc, #80]	@ (8001af8 <_sbrk+0x5c>)
 8001aa6:	4b15      	ldr	r3, [pc, #84]	@ (8001afc <_sbrk+0x60>)
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ab0:	4b13      	ldr	r3, [pc, #76]	@ (8001b00 <_sbrk+0x64>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d102      	bne.n	8001abe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ab8:	4b11      	ldr	r3, [pc, #68]	@ (8001b00 <_sbrk+0x64>)
 8001aba:	4a12      	ldr	r2, [pc, #72]	@ (8001b04 <_sbrk+0x68>)
 8001abc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001abe:	4b10      	ldr	r3, [pc, #64]	@ (8001b00 <_sbrk+0x64>)
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d207      	bcs.n	8001adc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001acc:	f006 f924 	bl	8007d18 <__errno>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	220c      	movs	r2, #12
 8001ad4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ad6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001ada:	e009      	b.n	8001af0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001adc:	4b08      	ldr	r3, [pc, #32]	@ (8001b00 <_sbrk+0x64>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ae2:	4b07      	ldr	r3, [pc, #28]	@ (8001b00 <_sbrk+0x64>)
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4413      	add	r3, r2
 8001aea:	4a05      	ldr	r2, [pc, #20]	@ (8001b00 <_sbrk+0x64>)
 8001aec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aee:	68fb      	ldr	r3, [r7, #12]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3718      	adds	r7, #24
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	20020000 	.word	0x20020000
 8001afc:	00000400 	.word	0x00000400
 8001b00:	200005f4 	.word	0x200005f4
 8001b04:	200044a0 	.word	0x200044a0

08001b08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b0c:	4b06      	ldr	r3, [pc, #24]	@ (8001b28 <SystemInit+0x20>)
 8001b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b12:	4a05      	ldr	r2, [pc, #20]	@ (8001b28 <SystemInit+0x20>)
 8001b14:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b18:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	e000ed00 	.word	0xe000ed00

08001b2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b2c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001b64 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001b30:	f7ff ffea 	bl	8001b08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001b34:	480c      	ldr	r0, [pc, #48]	@ (8001b68 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b36:	490d      	ldr	r1, [pc, #52]	@ (8001b6c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b38:	4a0d      	ldr	r2, [pc, #52]	@ (8001b70 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b3c:	e002      	b.n	8001b44 <LoopCopyDataInit>

08001b3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b42:	3304      	adds	r3, #4

08001b44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b48:	d3f9      	bcc.n	8001b3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b74 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b4c:	4c0a      	ldr	r4, [pc, #40]	@ (8001b78 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b50:	e001      	b.n	8001b56 <LoopFillZerobss>

08001b52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b54:	3204      	adds	r2, #4

08001b56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b58:	d3fb      	bcc.n	8001b52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b5a:	f006 f8e3 	bl	8007d24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b5e:	f7ff fb8b 	bl	8001278 <main>
  bx  lr    
 8001b62:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b64:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b6c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001b70:	0800a25c 	.word	0x0800a25c
  ldr r2, =_sbss
 8001b74:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001b78:	2000449c 	.word	0x2000449c

08001b7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b7c:	e7fe      	b.n	8001b7c <ADC_IRQHandler>
	...

08001b80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b84:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc0 <HAL_Init+0x40>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a0d      	ldr	r2, [pc, #52]	@ (8001bc0 <HAL_Init+0x40>)
 8001b8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b8e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b90:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc0 <HAL_Init+0x40>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc0 <HAL_Init+0x40>)
 8001b96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b9a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b9c:	4b08      	ldr	r3, [pc, #32]	@ (8001bc0 <HAL_Init+0x40>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a07      	ldr	r2, [pc, #28]	@ (8001bc0 <HAL_Init+0x40>)
 8001ba2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ba6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ba8:	2003      	movs	r0, #3
 8001baa:	f000 fcd8 	bl	800255e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bae:	200f      	movs	r0, #15
 8001bb0:	f7ff fe4a 	bl	8001848 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bb4:	f7ff fd48 	bl	8001648 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40023c00 	.word	0x40023c00

08001bc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bc8:	4b06      	ldr	r3, [pc, #24]	@ (8001be4 <HAL_IncTick+0x20>)
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	4b06      	ldr	r3, [pc, #24]	@ (8001be8 <HAL_IncTick+0x24>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	4a04      	ldr	r2, [pc, #16]	@ (8001be8 <HAL_IncTick+0x24>)
 8001bd6:	6013      	str	r3, [r2, #0]
}
 8001bd8:	bf00      	nop
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
 8001be2:	bf00      	nop
 8001be4:	20000008 	.word	0x20000008
 8001be8:	200005f8 	.word	0x200005f8

08001bec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  return uwTick;
 8001bf0:	4b03      	ldr	r3, [pc, #12]	@ (8001c00 <HAL_GetTick+0x14>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	200005f8 	.word	0x200005f8

08001c04 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d101      	bne.n	8001c1a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e033      	b.n	8001c82 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d109      	bne.n	8001c36 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f7ff fd3c 	bl	80016a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c3a:	f003 0310 	and.w	r3, r3, #16
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d118      	bne.n	8001c74 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c46:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c4a:	f023 0302 	bic.w	r3, r3, #2
 8001c4e:	f043 0202 	orr.w	r2, r3, #2
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f000 fad8 	bl	800220c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c66:	f023 0303 	bic.w	r3, r3, #3
 8001c6a:	f043 0201 	orr.w	r2, r3, #1
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c72:	e001      	b.n	8001c78 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
	...

08001c8c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001c94:	2300      	movs	r3, #0
 8001c96:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d101      	bne.n	8001ca6 <HAL_ADC_Start+0x1a>
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	e0b2      	b.n	8001e0c <HAL_ADC_Start+0x180>
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f003 0301 	and.w	r3, r3, #1
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d018      	beq.n	8001cee <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	689a      	ldr	r2, [r3, #8]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f042 0201 	orr.w	r2, r2, #1
 8001cca:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001ccc:	4b52      	ldr	r3, [pc, #328]	@ (8001e18 <HAL_ADC_Start+0x18c>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a52      	ldr	r2, [pc, #328]	@ (8001e1c <HAL_ADC_Start+0x190>)
 8001cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd6:	0c9a      	lsrs	r2, r3, #18
 8001cd8:	4613      	mov	r3, r2
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	4413      	add	r3, r2
 8001cde:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001ce0:	e002      	b.n	8001ce8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d1f9      	bne.n	8001ce2 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	f003 0301 	and.w	r3, r3, #1
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d17a      	bne.n	8001df2 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d00:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001d04:	f023 0301 	bic.w	r3, r3, #1
 8001d08:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d007      	beq.n	8001d2e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d22:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d26:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d3a:	d106      	bne.n	8001d4a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d40:	f023 0206 	bic.w	r2, r3, #6
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	645a      	str	r2, [r3, #68]	@ 0x44
 8001d48:	e002      	b.n	8001d50 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d58:	4b31      	ldr	r3, [pc, #196]	@ (8001e20 <HAL_ADC_Start+0x194>)
 8001d5a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001d64:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f003 031f 	and.w	r3, r3, #31
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d12a      	bne.n	8001dc8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a2b      	ldr	r2, [pc, #172]	@ (8001e24 <HAL_ADC_Start+0x198>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d015      	beq.n	8001da8 <HAL_ADC_Start+0x11c>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a29      	ldr	r2, [pc, #164]	@ (8001e28 <HAL_ADC_Start+0x19c>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d105      	bne.n	8001d92 <HAL_ADC_Start+0x106>
 8001d86:	4b26      	ldr	r3, [pc, #152]	@ (8001e20 <HAL_ADC_Start+0x194>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f003 031f 	and.w	r3, r3, #31
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d00a      	beq.n	8001da8 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a25      	ldr	r2, [pc, #148]	@ (8001e2c <HAL_ADC_Start+0x1a0>)
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d136      	bne.n	8001e0a <HAL_ADC_Start+0x17e>
 8001d9c:	4b20      	ldr	r3, [pc, #128]	@ (8001e20 <HAL_ADC_Start+0x194>)
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f003 0310 	and.w	r3, r3, #16
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d130      	bne.n	8001e0a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d129      	bne.n	8001e0a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	689a      	ldr	r2, [r3, #8]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001dc4:	609a      	str	r2, [r3, #8]
 8001dc6:	e020      	b.n	8001e0a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a15      	ldr	r2, [pc, #84]	@ (8001e24 <HAL_ADC_Start+0x198>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d11b      	bne.n	8001e0a <HAL_ADC_Start+0x17e>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d114      	bne.n	8001e0a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	689a      	ldr	r2, [r3, #8]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	e00b      	b.n	8001e0a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df6:	f043 0210 	orr.w	r2, r3, #16
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e02:	f043 0201 	orr.w	r2, r3, #1
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001e0a:	2300      	movs	r3, #0
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3714      	adds	r7, #20
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	20000000 	.word	0x20000000
 8001e1c:	431bde83 	.word	0x431bde83
 8001e20:	40012300 	.word	0x40012300
 8001e24:	40012000 	.word	0x40012000
 8001e28:	40012100 	.word	0x40012100
 8001e2c:	40012200 	.word	0x40012200

08001e30 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d101      	bne.n	8001e46 <HAL_ADC_Stop+0x16>
 8001e42:	2302      	movs	r3, #2
 8001e44:	e021      	b.n	8001e8a <HAL_ADC_Stop+0x5a>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2201      	movs	r2, #1
 8001e4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f022 0201 	bic.w	r2, r2, #1
 8001e5c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	f003 0301 	and.w	r3, r3, #1
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d109      	bne.n	8001e80 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e70:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e74:	f023 0301 	bic.w	r3, r3, #1
 8001e78:	f043 0201 	orr.w	r2, r3, #1
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr

08001e96 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b084      	sub	sp, #16
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	6078      	str	r0, [r7, #4]
 8001e9e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001eae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eb2:	d113      	bne.n	8001edc <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001ebe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ec2:	d10b      	bne.n	8001edc <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec8:	f043 0220 	orr.w	r2, r3, #32
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e063      	b.n	8001fa4 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001edc:	f7ff fe86 	bl	8001bec <HAL_GetTick>
 8001ee0:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ee2:	e021      	b.n	8001f28 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001eea:	d01d      	beq.n	8001f28 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d007      	beq.n	8001f02 <HAL_ADC_PollForConversion+0x6c>
 8001ef2:	f7ff fe7b 	bl	8001bec <HAL_GetTick>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	683a      	ldr	r2, [r7, #0]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d212      	bcs.n	8001f28 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 0302 	and.w	r3, r3, #2
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d00b      	beq.n	8001f28 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f14:	f043 0204 	orr.w	r2, r3, #4
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e03d      	b.n	8001fa4 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d1d6      	bne.n	8001ee4 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f06f 0212 	mvn.w	r2, #18
 8001f3e:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f44:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	689b      	ldr	r3, [r3, #8]
 8001f52:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d123      	bne.n	8001fa2 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d11f      	bne.n	8001fa2 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f68:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d006      	beq.n	8001f7e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d111      	bne.n	8001fa2 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f82:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d105      	bne.n	8001fa2 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9a:	f043 0201 	orr.w	r2, r3, #1
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001fa2:	2300      	movs	r3, #0
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3710      	adds	r7, #16
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}

08001fac <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
	...

08001fc8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d101      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x1c>
 8001fe0:	2302      	movs	r3, #2
 8001fe2:	e105      	b.n	80021f0 <HAL_ADC_ConfigChannel+0x228>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2b09      	cmp	r3, #9
 8001ff2:	d925      	bls.n	8002040 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	68d9      	ldr	r1, [r3, #12]
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	461a      	mov	r2, r3
 8002002:	4613      	mov	r3, r2
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	4413      	add	r3, r2
 8002008:	3b1e      	subs	r3, #30
 800200a:	2207      	movs	r2, #7
 800200c:	fa02 f303 	lsl.w	r3, r2, r3
 8002010:	43da      	mvns	r2, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	400a      	ands	r2, r1
 8002018:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	68d9      	ldr	r1, [r3, #12]
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	689a      	ldr	r2, [r3, #8]
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	b29b      	uxth	r3, r3
 800202a:	4618      	mov	r0, r3
 800202c:	4603      	mov	r3, r0
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	4403      	add	r3, r0
 8002032:	3b1e      	subs	r3, #30
 8002034:	409a      	lsls	r2, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	430a      	orrs	r2, r1
 800203c:	60da      	str	r2, [r3, #12]
 800203e:	e022      	b.n	8002086 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	6919      	ldr	r1, [r3, #16]
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	b29b      	uxth	r3, r3
 800204c:	461a      	mov	r2, r3
 800204e:	4613      	mov	r3, r2
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	4413      	add	r3, r2
 8002054:	2207      	movs	r2, #7
 8002056:	fa02 f303 	lsl.w	r3, r2, r3
 800205a:	43da      	mvns	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	400a      	ands	r2, r1
 8002062:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	6919      	ldr	r1, [r3, #16]
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	689a      	ldr	r2, [r3, #8]
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	b29b      	uxth	r3, r3
 8002074:	4618      	mov	r0, r3
 8002076:	4603      	mov	r3, r0
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	4403      	add	r3, r0
 800207c:	409a      	lsls	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	430a      	orrs	r2, r1
 8002084:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	2b06      	cmp	r3, #6
 800208c:	d824      	bhi.n	80020d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685a      	ldr	r2, [r3, #4]
 8002098:	4613      	mov	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	4413      	add	r3, r2
 800209e:	3b05      	subs	r3, #5
 80020a0:	221f      	movs	r2, #31
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43da      	mvns	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	400a      	ands	r2, r1
 80020ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	b29b      	uxth	r3, r3
 80020bc:	4618      	mov	r0, r3
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	685a      	ldr	r2, [r3, #4]
 80020c2:	4613      	mov	r3, r2
 80020c4:	009b      	lsls	r3, r3, #2
 80020c6:	4413      	add	r3, r2
 80020c8:	3b05      	subs	r3, #5
 80020ca:	fa00 f203 	lsl.w	r2, r0, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	430a      	orrs	r2, r1
 80020d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80020d6:	e04c      	b.n	8002172 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	2b0c      	cmp	r3, #12
 80020de:	d824      	bhi.n	800212a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685a      	ldr	r2, [r3, #4]
 80020ea:	4613      	mov	r3, r2
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	4413      	add	r3, r2
 80020f0:	3b23      	subs	r3, #35	@ 0x23
 80020f2:	221f      	movs	r2, #31
 80020f4:	fa02 f303 	lsl.w	r3, r2, r3
 80020f8:	43da      	mvns	r2, r3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	400a      	ands	r2, r1
 8002100:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	b29b      	uxth	r3, r3
 800210e:	4618      	mov	r0, r3
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685a      	ldr	r2, [r3, #4]
 8002114:	4613      	mov	r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	4413      	add	r3, r2
 800211a:	3b23      	subs	r3, #35	@ 0x23
 800211c:	fa00 f203 	lsl.w	r2, r0, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	430a      	orrs	r2, r1
 8002126:	631a      	str	r2, [r3, #48]	@ 0x30
 8002128:	e023      	b.n	8002172 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685a      	ldr	r2, [r3, #4]
 8002134:	4613      	mov	r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	4413      	add	r3, r2
 800213a:	3b41      	subs	r3, #65	@ 0x41
 800213c:	221f      	movs	r2, #31
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	43da      	mvns	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	400a      	ands	r2, r1
 800214a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	b29b      	uxth	r3, r3
 8002158:	4618      	mov	r0, r3
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	4613      	mov	r3, r2
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	4413      	add	r3, r2
 8002164:	3b41      	subs	r3, #65	@ 0x41
 8002166:	fa00 f203 	lsl.w	r2, r0, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	430a      	orrs	r2, r1
 8002170:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002172:	4b22      	ldr	r3, [pc, #136]	@ (80021fc <HAL_ADC_ConfigChannel+0x234>)
 8002174:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a21      	ldr	r2, [pc, #132]	@ (8002200 <HAL_ADC_ConfigChannel+0x238>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d109      	bne.n	8002194 <HAL_ADC_ConfigChannel+0x1cc>
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	2b12      	cmp	r3, #18
 8002186:	d105      	bne.n	8002194 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a19      	ldr	r2, [pc, #100]	@ (8002200 <HAL_ADC_ConfigChannel+0x238>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d123      	bne.n	80021e6 <HAL_ADC_ConfigChannel+0x21e>
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2b10      	cmp	r3, #16
 80021a4:	d003      	beq.n	80021ae <HAL_ADC_ConfigChannel+0x1e6>
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2b11      	cmp	r3, #17
 80021ac:	d11b      	bne.n	80021e6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2b10      	cmp	r3, #16
 80021c0:	d111      	bne.n	80021e6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80021c2:	4b10      	ldr	r3, [pc, #64]	@ (8002204 <HAL_ADC_ConfigChannel+0x23c>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a10      	ldr	r2, [pc, #64]	@ (8002208 <HAL_ADC_ConfigChannel+0x240>)
 80021c8:	fba2 2303 	umull	r2, r3, r2, r3
 80021cc:	0c9a      	lsrs	r2, r3, #18
 80021ce:	4613      	mov	r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	4413      	add	r3, r2
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80021d8:	e002      	b.n	80021e0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	3b01      	subs	r3, #1
 80021de:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1f9      	bne.n	80021da <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80021ee:	2300      	movs	r3, #0
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3714      	adds	r7, #20
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr
 80021fc:	40012300 	.word	0x40012300
 8002200:	40012000 	.word	0x40012000
 8002204:	20000000 	.word	0x20000000
 8002208:	431bde83 	.word	0x431bde83

0800220c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800220c:	b480      	push	{r7}
 800220e:	b085      	sub	sp, #20
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002214:	4b79      	ldr	r3, [pc, #484]	@ (80023fc <ADC_Init+0x1f0>)
 8002216:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	685a      	ldr	r2, [r3, #4]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	431a      	orrs	r2, r3
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002240:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	6859      	ldr	r1, [r3, #4]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	691b      	ldr	r3, [r3, #16]
 800224c:	021a      	lsls	r2, r3, #8
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	430a      	orrs	r2, r1
 8002254:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002264:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6859      	ldr	r1, [r3, #4]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689a      	ldr	r2, [r3, #8]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	430a      	orrs	r2, r1
 8002276:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	689a      	ldr	r2, [r3, #8]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002286:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	6899      	ldr	r1, [r3, #8]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	68da      	ldr	r2, [r3, #12]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	430a      	orrs	r2, r1
 8002298:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800229e:	4a58      	ldr	r2, [pc, #352]	@ (8002400 <ADC_Init+0x1f4>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d022      	beq.n	80022ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	689a      	ldr	r2, [r3, #8]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6899      	ldr	r1, [r3, #8]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	430a      	orrs	r2, r1
 80022c4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80022d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	6899      	ldr	r1, [r3, #8]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	430a      	orrs	r2, r1
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	e00f      	b.n	800230a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80022f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	689a      	ldr	r2, [r3, #8]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002308:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f022 0202 	bic.w	r2, r2, #2
 8002318:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	6899      	ldr	r1, [r3, #8]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	7e1b      	ldrb	r3, [r3, #24]
 8002324:	005a      	lsls	r2, r3, #1
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	430a      	orrs	r2, r1
 800232c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d01b      	beq.n	8002370 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	685a      	ldr	r2, [r3, #4]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002346:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	685a      	ldr	r2, [r3, #4]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002356:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	6859      	ldr	r1, [r3, #4]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002362:	3b01      	subs	r3, #1
 8002364:	035a      	lsls	r2, r3, #13
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	430a      	orrs	r2, r1
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	e007      	b.n	8002380 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	685a      	ldr	r2, [r3, #4]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800237e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800238e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	69db      	ldr	r3, [r3, #28]
 800239a:	3b01      	subs	r3, #1
 800239c:	051a      	lsls	r2, r3, #20
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	430a      	orrs	r2, r1
 80023a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	689a      	ldr	r2, [r3, #8]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80023b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6899      	ldr	r1, [r3, #8]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80023c2:	025a      	lsls	r2, r3, #9
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	430a      	orrs	r2, r1
 80023ca:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	689a      	ldr	r2, [r3, #8]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	6899      	ldr	r1, [r3, #8]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	695b      	ldr	r3, [r3, #20]
 80023e6:	029a      	lsls	r2, r3, #10
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	430a      	orrs	r2, r1
 80023ee:	609a      	str	r2, [r3, #8]
}
 80023f0:	bf00      	nop
 80023f2:	3714      	adds	r7, #20
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	40012300 	.word	0x40012300
 8002400:	0f000001 	.word	0x0f000001

08002404 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002404:	b480      	push	{r7}
 8002406:	b085      	sub	sp, #20
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f003 0307 	and.w	r3, r3, #7
 8002412:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002414:	4b0c      	ldr	r3, [pc, #48]	@ (8002448 <__NVIC_SetPriorityGrouping+0x44>)
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800241a:	68ba      	ldr	r2, [r7, #8]
 800241c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002420:	4013      	ands	r3, r2
 8002422:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800242c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002430:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002434:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002436:	4a04      	ldr	r2, [pc, #16]	@ (8002448 <__NVIC_SetPriorityGrouping+0x44>)
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	60d3      	str	r3, [r2, #12]
}
 800243c:	bf00      	nop
 800243e:	3714      	adds	r7, #20
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr
 8002448:	e000ed00 	.word	0xe000ed00

0800244c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002450:	4b04      	ldr	r3, [pc, #16]	@ (8002464 <__NVIC_GetPriorityGrouping+0x18>)
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	0a1b      	lsrs	r3, r3, #8
 8002456:	f003 0307 	and.w	r3, r3, #7
}
 800245a:	4618      	mov	r0, r3
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr
 8002464:	e000ed00 	.word	0xe000ed00

08002468 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	4603      	mov	r3, r0
 8002470:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002476:	2b00      	cmp	r3, #0
 8002478:	db0b      	blt.n	8002492 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	f003 021f 	and.w	r2, r3, #31
 8002480:	4907      	ldr	r1, [pc, #28]	@ (80024a0 <__NVIC_EnableIRQ+0x38>)
 8002482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002486:	095b      	lsrs	r3, r3, #5
 8002488:	2001      	movs	r0, #1
 800248a:	fa00 f202 	lsl.w	r2, r0, r2
 800248e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002492:	bf00      	nop
 8002494:	370c      	adds	r7, #12
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	e000e100 	.word	0xe000e100

080024a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	4603      	mov	r3, r0
 80024ac:	6039      	str	r1, [r7, #0]
 80024ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	db0a      	blt.n	80024ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	b2da      	uxtb	r2, r3
 80024bc:	490c      	ldr	r1, [pc, #48]	@ (80024f0 <__NVIC_SetPriority+0x4c>)
 80024be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c2:	0112      	lsls	r2, r2, #4
 80024c4:	b2d2      	uxtb	r2, r2
 80024c6:	440b      	add	r3, r1
 80024c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024cc:	e00a      	b.n	80024e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	b2da      	uxtb	r2, r3
 80024d2:	4908      	ldr	r1, [pc, #32]	@ (80024f4 <__NVIC_SetPriority+0x50>)
 80024d4:	79fb      	ldrb	r3, [r7, #7]
 80024d6:	f003 030f 	and.w	r3, r3, #15
 80024da:	3b04      	subs	r3, #4
 80024dc:	0112      	lsls	r2, r2, #4
 80024de:	b2d2      	uxtb	r2, r2
 80024e0:	440b      	add	r3, r1
 80024e2:	761a      	strb	r2, [r3, #24]
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr
 80024f0:	e000e100 	.word	0xe000e100
 80024f4:	e000ed00 	.word	0xe000ed00

080024f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b089      	sub	sp, #36	@ 0x24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	f1c3 0307 	rsb	r3, r3, #7
 8002512:	2b04      	cmp	r3, #4
 8002514:	bf28      	it	cs
 8002516:	2304      	movcs	r3, #4
 8002518:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	3304      	adds	r3, #4
 800251e:	2b06      	cmp	r3, #6
 8002520:	d902      	bls.n	8002528 <NVIC_EncodePriority+0x30>
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3b03      	subs	r3, #3
 8002526:	e000      	b.n	800252a <NVIC_EncodePriority+0x32>
 8002528:	2300      	movs	r3, #0
 800252a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800252c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002530:	69bb      	ldr	r3, [r7, #24]
 8002532:	fa02 f303 	lsl.w	r3, r2, r3
 8002536:	43da      	mvns	r2, r3
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	401a      	ands	r2, r3
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002540:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	fa01 f303 	lsl.w	r3, r1, r3
 800254a:	43d9      	mvns	r1, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002550:	4313      	orrs	r3, r2
         );
}
 8002552:	4618      	mov	r0, r3
 8002554:	3724      	adds	r7, #36	@ 0x24
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b082      	sub	sp, #8
 8002562:	af00      	add	r7, sp, #0
 8002564:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f7ff ff4c 	bl	8002404 <__NVIC_SetPriorityGrouping>
}
 800256c:	bf00      	nop
 800256e:	3708      	adds	r7, #8
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}

08002574 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002574:	b580      	push	{r7, lr}
 8002576:	b086      	sub	sp, #24
 8002578:	af00      	add	r7, sp, #0
 800257a:	4603      	mov	r3, r0
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	607a      	str	r2, [r7, #4]
 8002580:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002582:	2300      	movs	r3, #0
 8002584:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002586:	f7ff ff61 	bl	800244c <__NVIC_GetPriorityGrouping>
 800258a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800258c:	687a      	ldr	r2, [r7, #4]
 800258e:	68b9      	ldr	r1, [r7, #8]
 8002590:	6978      	ldr	r0, [r7, #20]
 8002592:	f7ff ffb1 	bl	80024f8 <NVIC_EncodePriority>
 8002596:	4602      	mov	r2, r0
 8002598:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800259c:	4611      	mov	r1, r2
 800259e:	4618      	mov	r0, r3
 80025a0:	f7ff ff80 	bl	80024a4 <__NVIC_SetPriority>
}
 80025a4:	bf00      	nop
 80025a6:	3718      	adds	r7, #24
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7ff ff54 	bl	8002468 <__NVIC_EnableIRQ>
}
 80025c0:	bf00      	nop
 80025c2:	3708      	adds	r7, #8
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b089      	sub	sp, #36	@ 0x24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025d2:	2300      	movs	r3, #0
 80025d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025d6:	2300      	movs	r3, #0
 80025d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025da:	2300      	movs	r3, #0
 80025dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025de:	2300      	movs	r3, #0
 80025e0:	61fb      	str	r3, [r7, #28]
 80025e2:	e16b      	b.n	80028bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80025e4:	2201      	movs	r2, #1
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	697a      	ldr	r2, [r7, #20]
 80025f4:	4013      	ands	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80025f8:	693a      	ldr	r2, [r7, #16]
 80025fa:	697b      	ldr	r3, [r7, #20]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	f040 815a 	bne.w	80028b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f003 0303 	and.w	r3, r3, #3
 800260a:	2b01      	cmp	r3, #1
 800260c:	d005      	beq.n	800261a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002616:	2b02      	cmp	r3, #2
 8002618:	d130      	bne.n	800267c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	2203      	movs	r2, #3
 8002626:	fa02 f303 	lsl.w	r3, r2, r3
 800262a:	43db      	mvns	r3, r3
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	4013      	ands	r3, r2
 8002630:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	68da      	ldr	r2, [r3, #12]
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	fa02 f303 	lsl.w	r3, r2, r3
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	4313      	orrs	r3, r2
 8002642:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	69ba      	ldr	r2, [r7, #24]
 8002648:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002650:	2201      	movs	r2, #1
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	43db      	mvns	r3, r3
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	4013      	ands	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	091b      	lsrs	r3, r3, #4
 8002666:	f003 0201 	and.w	r2, r3, #1
 800266a:	69fb      	ldr	r3, [r7, #28]
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	4313      	orrs	r3, r2
 8002674:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f003 0303 	and.w	r3, r3, #3
 8002684:	2b03      	cmp	r3, #3
 8002686:	d017      	beq.n	80026b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	2203      	movs	r2, #3
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	4013      	ands	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	689a      	ldr	r2, [r3, #8]
 80026a4:	69fb      	ldr	r3, [r7, #28]
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	69ba      	ldr	r2, [r7, #24]
 80026ae:	4313      	orrs	r3, r2
 80026b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f003 0303 	and.w	r3, r3, #3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d123      	bne.n	800270c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	08da      	lsrs	r2, r3, #3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	3208      	adds	r2, #8
 80026cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	f003 0307 	and.w	r3, r3, #7
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	220f      	movs	r2, #15
 80026dc:	fa02 f303 	lsl.w	r3, r2, r3
 80026e0:	43db      	mvns	r3, r3
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	4013      	ands	r3, r2
 80026e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	691a      	ldr	r2, [r3, #16]
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	fa02 f303 	lsl.w	r3, r2, r3
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	08da      	lsrs	r2, r3, #3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	3208      	adds	r2, #8
 8002706:	69b9      	ldr	r1, [r7, #24]
 8002708:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002712:	69fb      	ldr	r3, [r7, #28]
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	2203      	movs	r2, #3
 8002718:	fa02 f303 	lsl.w	r3, r2, r3
 800271c:	43db      	mvns	r3, r3
 800271e:	69ba      	ldr	r2, [r7, #24]
 8002720:	4013      	ands	r3, r2
 8002722:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f003 0203 	and.w	r2, r3, #3
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	4313      	orrs	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002748:	2b00      	cmp	r3, #0
 800274a:	f000 80b4 	beq.w	80028b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	60fb      	str	r3, [r7, #12]
 8002752:	4b60      	ldr	r3, [pc, #384]	@ (80028d4 <HAL_GPIO_Init+0x30c>)
 8002754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002756:	4a5f      	ldr	r2, [pc, #380]	@ (80028d4 <HAL_GPIO_Init+0x30c>)
 8002758:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800275c:	6453      	str	r3, [r2, #68]	@ 0x44
 800275e:	4b5d      	ldr	r3, [pc, #372]	@ (80028d4 <HAL_GPIO_Init+0x30c>)
 8002760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002762:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002766:	60fb      	str	r3, [r7, #12]
 8002768:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800276a:	4a5b      	ldr	r2, [pc, #364]	@ (80028d8 <HAL_GPIO_Init+0x310>)
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	089b      	lsrs	r3, r3, #2
 8002770:	3302      	adds	r3, #2
 8002772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002776:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	f003 0303 	and.w	r3, r3, #3
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	220f      	movs	r2, #15
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	43db      	mvns	r3, r3
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	4013      	ands	r3, r2
 800278c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	4a52      	ldr	r2, [pc, #328]	@ (80028dc <HAL_GPIO_Init+0x314>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d02b      	beq.n	80027ee <HAL_GPIO_Init+0x226>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a51      	ldr	r2, [pc, #324]	@ (80028e0 <HAL_GPIO_Init+0x318>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d025      	beq.n	80027ea <HAL_GPIO_Init+0x222>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a50      	ldr	r2, [pc, #320]	@ (80028e4 <HAL_GPIO_Init+0x31c>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d01f      	beq.n	80027e6 <HAL_GPIO_Init+0x21e>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a4f      	ldr	r2, [pc, #316]	@ (80028e8 <HAL_GPIO_Init+0x320>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d019      	beq.n	80027e2 <HAL_GPIO_Init+0x21a>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a4e      	ldr	r2, [pc, #312]	@ (80028ec <HAL_GPIO_Init+0x324>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d013      	beq.n	80027de <HAL_GPIO_Init+0x216>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a4d      	ldr	r2, [pc, #308]	@ (80028f0 <HAL_GPIO_Init+0x328>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d00d      	beq.n	80027da <HAL_GPIO_Init+0x212>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a4c      	ldr	r2, [pc, #304]	@ (80028f4 <HAL_GPIO_Init+0x32c>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d007      	beq.n	80027d6 <HAL_GPIO_Init+0x20e>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a4b      	ldr	r2, [pc, #300]	@ (80028f8 <HAL_GPIO_Init+0x330>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d101      	bne.n	80027d2 <HAL_GPIO_Init+0x20a>
 80027ce:	2307      	movs	r3, #7
 80027d0:	e00e      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027d2:	2308      	movs	r3, #8
 80027d4:	e00c      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027d6:	2306      	movs	r3, #6
 80027d8:	e00a      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027da:	2305      	movs	r3, #5
 80027dc:	e008      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027de:	2304      	movs	r3, #4
 80027e0:	e006      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027e2:	2303      	movs	r3, #3
 80027e4:	e004      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027e6:	2302      	movs	r3, #2
 80027e8:	e002      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027ea:	2301      	movs	r3, #1
 80027ec:	e000      	b.n	80027f0 <HAL_GPIO_Init+0x228>
 80027ee:	2300      	movs	r3, #0
 80027f0:	69fa      	ldr	r2, [r7, #28]
 80027f2:	f002 0203 	and.w	r2, r2, #3
 80027f6:	0092      	lsls	r2, r2, #2
 80027f8:	4093      	lsls	r3, r2
 80027fa:	69ba      	ldr	r2, [r7, #24]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002800:	4935      	ldr	r1, [pc, #212]	@ (80028d8 <HAL_GPIO_Init+0x310>)
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	089b      	lsrs	r3, r3, #2
 8002806:	3302      	adds	r3, #2
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800280e:	4b3b      	ldr	r3, [pc, #236]	@ (80028fc <HAL_GPIO_Init+0x334>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	43db      	mvns	r3, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4013      	ands	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d003      	beq.n	8002832 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	4313      	orrs	r3, r2
 8002830:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002832:	4a32      	ldr	r2, [pc, #200]	@ (80028fc <HAL_GPIO_Init+0x334>)
 8002834:	69bb      	ldr	r3, [r7, #24]
 8002836:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002838:	4b30      	ldr	r3, [pc, #192]	@ (80028fc <HAL_GPIO_Init+0x334>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	43db      	mvns	r3, r3
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	4013      	ands	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d003      	beq.n	800285c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	4313      	orrs	r3, r2
 800285a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800285c:	4a27      	ldr	r2, [pc, #156]	@ (80028fc <HAL_GPIO_Init+0x334>)
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002862:	4b26      	ldr	r3, [pc, #152]	@ (80028fc <HAL_GPIO_Init+0x334>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	43db      	mvns	r3, r3
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	4013      	ands	r3, r2
 8002870:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d003      	beq.n	8002886 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800287e:	69ba      	ldr	r2, [r7, #24]
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	4313      	orrs	r3, r2
 8002884:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002886:	4a1d      	ldr	r2, [pc, #116]	@ (80028fc <HAL_GPIO_Init+0x334>)
 8002888:	69bb      	ldr	r3, [r7, #24]
 800288a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800288c:	4b1b      	ldr	r3, [pc, #108]	@ (80028fc <HAL_GPIO_Init+0x334>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	43db      	mvns	r3, r3
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	4013      	ands	r3, r2
 800289a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d003      	beq.n	80028b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028b0:	4a12      	ldr	r2, [pc, #72]	@ (80028fc <HAL_GPIO_Init+0x334>)
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	3301      	adds	r3, #1
 80028ba:	61fb      	str	r3, [r7, #28]
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	2b0f      	cmp	r3, #15
 80028c0:	f67f ae90 	bls.w	80025e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028c4:	bf00      	nop
 80028c6:	bf00      	nop
 80028c8:	3724      	adds	r7, #36	@ 0x24
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	40023800 	.word	0x40023800
 80028d8:	40013800 	.word	0x40013800
 80028dc:	40020000 	.word	0x40020000
 80028e0:	40020400 	.word	0x40020400
 80028e4:	40020800 	.word	0x40020800
 80028e8:	40020c00 	.word	0x40020c00
 80028ec:	40021000 	.word	0x40021000
 80028f0:	40021400 	.word	0x40021400
 80028f4:	40021800 	.word	0x40021800
 80028f8:	40021c00 	.word	0x40021c00
 80028fc:	40013c00 	.word	0x40013c00

08002900 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	460b      	mov	r3, r1
 800290a:	807b      	strh	r3, [r7, #2]
 800290c:	4613      	mov	r3, r2
 800290e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002910:	787b      	ldrb	r3, [r7, #1]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002916:	887a      	ldrh	r2, [r7, #2]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800291c:	e003      	b.n	8002926 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800291e:	887b      	ldrh	r3, [r7, #2]
 8002920:	041a      	lsls	r2, r3, #16
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	619a      	str	r2, [r3, #24]
}
 8002926:	bf00      	nop
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr

08002932 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002932:	b480      	push	{r7}
 8002934:	b085      	sub	sp, #20
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
 800293a:	460b      	mov	r3, r1
 800293c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002944:	887a      	ldrh	r2, [r7, #2]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	4013      	ands	r3, r2
 800294a:	041a      	lsls	r2, r3, #16
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	43d9      	mvns	r1, r3
 8002950:	887b      	ldrh	r3, [r7, #2]
 8002952:	400b      	ands	r3, r1
 8002954:	431a      	orrs	r2, r3
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	619a      	str	r2, [r3, #24]
}
 800295a:	bf00      	nop
 800295c:	3714      	adds	r7, #20
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
	...

08002968 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e12b      	b.n	8002bd2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002980:	b2db      	uxtb	r3, r3
 8002982:	2b00      	cmp	r3, #0
 8002984:	d106      	bne.n	8002994 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f7fe feca 	bl	8001728 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2224      	movs	r2, #36	@ 0x24
 8002998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f022 0201 	bic.w	r2, r2, #1
 80029aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80029ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029cc:	f001 fc60 	bl	8004290 <HAL_RCC_GetPCLK1Freq>
 80029d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	4a81      	ldr	r2, [pc, #516]	@ (8002bdc <HAL_I2C_Init+0x274>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d807      	bhi.n	80029ec <HAL_I2C_Init+0x84>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4a80      	ldr	r2, [pc, #512]	@ (8002be0 <HAL_I2C_Init+0x278>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	bf94      	ite	ls
 80029e4:	2301      	movls	r3, #1
 80029e6:	2300      	movhi	r3, #0
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	e006      	b.n	80029fa <HAL_I2C_Init+0x92>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4a7d      	ldr	r2, [pc, #500]	@ (8002be4 <HAL_I2C_Init+0x27c>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	bf94      	ite	ls
 80029f4:	2301      	movls	r3, #1
 80029f6:	2300      	movhi	r3, #0
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e0e7      	b.n	8002bd2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	4a78      	ldr	r2, [pc, #480]	@ (8002be8 <HAL_I2C_Init+0x280>)
 8002a06:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0a:	0c9b      	lsrs	r3, r3, #18
 8002a0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68ba      	ldr	r2, [r7, #8]
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	4a6a      	ldr	r2, [pc, #424]	@ (8002bdc <HAL_I2C_Init+0x274>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d802      	bhi.n	8002a3c <HAL_I2C_Init+0xd4>
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	e009      	b.n	8002a50 <HAL_I2C_Init+0xe8>
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002a42:	fb02 f303 	mul.w	r3, r2, r3
 8002a46:	4a69      	ldr	r2, [pc, #420]	@ (8002bec <HAL_I2C_Init+0x284>)
 8002a48:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4c:	099b      	lsrs	r3, r3, #6
 8002a4e:	3301      	adds	r3, #1
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	6812      	ldr	r2, [r2, #0]
 8002a54:	430b      	orrs	r3, r1
 8002a56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	69db      	ldr	r3, [r3, #28]
 8002a5e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002a62:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	495c      	ldr	r1, [pc, #368]	@ (8002bdc <HAL_I2C_Init+0x274>)
 8002a6c:	428b      	cmp	r3, r1
 8002a6e:	d819      	bhi.n	8002aa4 <HAL_I2C_Init+0x13c>
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	1e59      	subs	r1, r3, #1
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a7e:	1c59      	adds	r1, r3, #1
 8002a80:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002a84:	400b      	ands	r3, r1
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d00a      	beq.n	8002aa0 <HAL_I2C_Init+0x138>
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	1e59      	subs	r1, r3, #1
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a98:	3301      	adds	r3, #1
 8002a9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a9e:	e051      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002aa0:	2304      	movs	r3, #4
 8002aa2:	e04f      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d111      	bne.n	8002ad0 <HAL_I2C_Init+0x168>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	1e58      	subs	r0, r3, #1
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6859      	ldr	r1, [r3, #4]
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	440b      	add	r3, r1
 8002aba:	fbb0 f3f3 	udiv	r3, r0, r3
 8002abe:	3301      	adds	r3, #1
 8002ac0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	bf0c      	ite	eq
 8002ac8:	2301      	moveq	r3, #1
 8002aca:	2300      	movne	r3, #0
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	e012      	b.n	8002af6 <HAL_I2C_Init+0x18e>
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	1e58      	subs	r0, r3, #1
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6859      	ldr	r1, [r3, #4]
 8002ad8:	460b      	mov	r3, r1
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	440b      	add	r3, r1
 8002ade:	0099      	lsls	r1, r3, #2
 8002ae0:	440b      	add	r3, r1
 8002ae2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	bf0c      	ite	eq
 8002af0:	2301      	moveq	r3, #1
 8002af2:	2300      	movne	r3, #0
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_I2C_Init+0x196>
 8002afa:	2301      	movs	r3, #1
 8002afc:	e022      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10e      	bne.n	8002b24 <HAL_I2C_Init+0x1bc>
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	1e58      	subs	r0, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6859      	ldr	r1, [r3, #4]
 8002b0e:	460b      	mov	r3, r1
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	440b      	add	r3, r1
 8002b14:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b18:	3301      	adds	r3, #1
 8002b1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b22:	e00f      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	1e58      	subs	r0, r3, #1
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6859      	ldr	r1, [r3, #4]
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	0099      	lsls	r1, r3, #2
 8002b34:	440b      	add	r3, r1
 8002b36:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b40:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b44:	6879      	ldr	r1, [r7, #4]
 8002b46:	6809      	ldr	r1, [r1, #0]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	69da      	ldr	r2, [r3, #28]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	430a      	orrs	r2, r1
 8002b66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002b72:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	6911      	ldr	r1, [r2, #16]
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	68d2      	ldr	r2, [r2, #12]
 8002b7e:	4311      	orrs	r1, r2
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	6812      	ldr	r2, [r2, #0]
 8002b84:	430b      	orrs	r3, r1
 8002b86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	695a      	ldr	r2, [r3, #20]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f042 0201 	orr.w	r2, r2, #1
 8002bb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2220      	movs	r2, #32
 8002bbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	000186a0 	.word	0x000186a0
 8002be0:	001e847f 	.word	0x001e847f
 8002be4:	003d08ff 	.word	0x003d08ff
 8002be8:	431bde83 	.word	0x431bde83
 8002bec:	10624dd3 	.word	0x10624dd3

08002bf0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b088      	sub	sp, #32
 8002bf4:	af02      	add	r7, sp, #8
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	4608      	mov	r0, r1
 8002bfa:	4611      	mov	r1, r2
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	4603      	mov	r3, r0
 8002c00:	817b      	strh	r3, [r7, #10]
 8002c02:	460b      	mov	r3, r1
 8002c04:	813b      	strh	r3, [r7, #8]
 8002c06:	4613      	mov	r3, r2
 8002c08:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c0a:	f7fe ffef 	bl	8001bec <HAL_GetTick>
 8002c0e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2b20      	cmp	r3, #32
 8002c1a:	f040 80d9 	bne.w	8002dd0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	2319      	movs	r3, #25
 8002c24:	2201      	movs	r2, #1
 8002c26:	496d      	ldr	r1, [pc, #436]	@ (8002ddc <HAL_I2C_Mem_Write+0x1ec>)
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f000 fc8b 	bl	8003544 <I2C_WaitOnFlagUntilTimeout>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002c34:	2302      	movs	r3, #2
 8002c36:	e0cc      	b.n	8002dd2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d101      	bne.n	8002c46 <HAL_I2C_Mem_Write+0x56>
 8002c42:	2302      	movs	r3, #2
 8002c44:	e0c5      	b.n	8002dd2 <HAL_I2C_Mem_Write+0x1e2>
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0301 	and.w	r3, r3, #1
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d007      	beq.n	8002c6c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f042 0201 	orr.w	r2, r2, #1
 8002c6a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002c7a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2221      	movs	r2, #33	@ 0x21
 8002c80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2240      	movs	r2, #64	@ 0x40
 8002c88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6a3a      	ldr	r2, [r7, #32]
 8002c96:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002c9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ca2:	b29a      	uxth	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	4a4d      	ldr	r2, [pc, #308]	@ (8002de0 <HAL_I2C_Mem_Write+0x1f0>)
 8002cac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002cae:	88f8      	ldrh	r0, [r7, #6]
 8002cb0:	893a      	ldrh	r2, [r7, #8]
 8002cb2:	8979      	ldrh	r1, [r7, #10]
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	9301      	str	r3, [sp, #4]
 8002cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cba:	9300      	str	r3, [sp, #0]
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f000 fac2 	bl	8003248 <I2C_RequestMemoryWrite>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d052      	beq.n	8002d70 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e081      	b.n	8002dd2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002cd2:	68f8      	ldr	r0, [r7, #12]
 8002cd4:	f000 fd50 	bl	8003778 <I2C_WaitOnTXEFlagUntilTimeout>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00d      	beq.n	8002cfa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce2:	2b04      	cmp	r3, #4
 8002ce4:	d107      	bne.n	8002cf6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cf4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e06b      	b.n	8002dd2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cfe:	781a      	ldrb	r2, [r3, #0]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d0a:	1c5a      	adds	r2, r3, #1
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d14:	3b01      	subs	r3, #1
 8002d16:	b29a      	uxth	r2, r3
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	3b01      	subs	r3, #1
 8002d24:	b29a      	uxth	r2, r3
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	695b      	ldr	r3, [r3, #20]
 8002d30:	f003 0304 	and.w	r3, r3, #4
 8002d34:	2b04      	cmp	r3, #4
 8002d36:	d11b      	bne.n	8002d70 <HAL_I2C_Mem_Write+0x180>
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d017      	beq.n	8002d70 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d44:	781a      	ldrb	r2, [r3, #0]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d50:	1c5a      	adds	r2, r3, #1
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	b29a      	uxth	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d1aa      	bne.n	8002cce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d78:	697a      	ldr	r2, [r7, #20]
 8002d7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d7c:	68f8      	ldr	r0, [r7, #12]
 8002d7e:	f000 fd43 	bl	8003808 <I2C_WaitOnBTFFlagUntilTimeout>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00d      	beq.n	8002da4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d8c:	2b04      	cmp	r3, #4
 8002d8e:	d107      	bne.n	8002da0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d9e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e016      	b.n	8002dd2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002db2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2220      	movs	r2, #32
 8002db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	e000      	b.n	8002dd2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002dd0:	2302      	movs	r3, #2
  }
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3718      	adds	r7, #24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	00100002 	.word	0x00100002
 8002de0:	ffff0000 	.word	0xffff0000

08002de4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b08c      	sub	sp, #48	@ 0x30
 8002de8:	af02      	add	r7, sp, #8
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	4608      	mov	r0, r1
 8002dee:	4611      	mov	r1, r2
 8002df0:	461a      	mov	r2, r3
 8002df2:	4603      	mov	r3, r0
 8002df4:	817b      	strh	r3, [r7, #10]
 8002df6:	460b      	mov	r3, r1
 8002df8:	813b      	strh	r3, [r7, #8]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002dfe:	f7fe fef5 	bl	8001bec <HAL_GetTick>
 8002e02:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	2b20      	cmp	r3, #32
 8002e0e:	f040 8214 	bne.w	800323a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	9300      	str	r3, [sp, #0]
 8002e16:	2319      	movs	r3, #25
 8002e18:	2201      	movs	r2, #1
 8002e1a:	497b      	ldr	r1, [pc, #492]	@ (8003008 <HAL_I2C_Mem_Read+0x224>)
 8002e1c:	68f8      	ldr	r0, [r7, #12]
 8002e1e:	f000 fb91 	bl	8003544 <I2C_WaitOnFlagUntilTimeout>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002e28:	2302      	movs	r3, #2
 8002e2a:	e207      	b.n	800323c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d101      	bne.n	8002e3a <HAL_I2C_Mem_Read+0x56>
 8002e36:	2302      	movs	r3, #2
 8002e38:	e200      	b.n	800323c <HAL_I2C_Mem_Read+0x458>
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0301 	and.w	r3, r3, #1
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d007      	beq.n	8002e60 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f042 0201 	orr.w	r2, r2, #1
 8002e5e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e6e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2222      	movs	r2, #34	@ 0x22
 8002e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2240      	movs	r2, #64	@ 0x40
 8002e7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2200      	movs	r2, #0
 8002e84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e8a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002e90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	4a5b      	ldr	r2, [pc, #364]	@ (800300c <HAL_I2C_Mem_Read+0x228>)
 8002ea0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ea2:	88f8      	ldrh	r0, [r7, #6]
 8002ea4:	893a      	ldrh	r2, [r7, #8]
 8002ea6:	8979      	ldrh	r1, [r7, #10]
 8002ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eaa:	9301      	str	r3, [sp, #4]
 8002eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eae:	9300      	str	r3, [sp, #0]
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	68f8      	ldr	r0, [r7, #12]
 8002eb4:	f000 fa5e 	bl	8003374 <I2C_RequestMemoryRead>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d001      	beq.n	8002ec2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e1bc      	b.n	800323c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d113      	bne.n	8002ef2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002eca:	2300      	movs	r3, #0
 8002ecc:	623b      	str	r3, [r7, #32]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	695b      	ldr	r3, [r3, #20]
 8002ed4:	623b      	str	r3, [r7, #32]
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	623b      	str	r3, [r7, #32]
 8002ede:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eee:	601a      	str	r2, [r3, #0]
 8002ef0:	e190      	b.n	8003214 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d11b      	bne.n	8002f32 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681a      	ldr	r2, [r3, #0]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	61fb      	str	r3, [r7, #28]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	695b      	ldr	r3, [r3, #20]
 8002f14:	61fb      	str	r3, [r7, #28]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	699b      	ldr	r3, [r3, #24]
 8002f1c:	61fb      	str	r3, [r7, #28]
 8002f1e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	e170      	b.n	8003214 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d11b      	bne.n	8002f72 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f48:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	61bb      	str	r3, [r7, #24]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	61bb      	str	r3, [r7, #24]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	61bb      	str	r3, [r7, #24]
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	e150      	b.n	8003214 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f72:	2300      	movs	r3, #0
 8002f74:	617b      	str	r3, [r7, #20]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	695b      	ldr	r3, [r3, #20]
 8002f7c:	617b      	str	r3, [r7, #20]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	699b      	ldr	r3, [r3, #24]
 8002f84:	617b      	str	r3, [r7, #20]
 8002f86:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002f88:	e144      	b.n	8003214 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f8e:	2b03      	cmp	r3, #3
 8002f90:	f200 80f1 	bhi.w	8003176 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d123      	bne.n	8002fe4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f9e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002fa0:	68f8      	ldr	r0, [r7, #12]
 8002fa2:	f000 fc79 	bl	8003898 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e145      	b.n	800323c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	691a      	ldr	r2, [r3, #16]
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fba:	b2d2      	uxtb	r2, r2
 8002fbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc2:	1c5a      	adds	r2, r3, #1
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	b29a      	uxth	r2, r3
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002fe2:	e117      	b.n	8003214 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d14e      	bne.n	800308a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fee:	9300      	str	r3, [sp, #0]
 8002ff0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	4906      	ldr	r1, [pc, #24]	@ (8003010 <HAL_I2C_Mem_Read+0x22c>)
 8002ff6:	68f8      	ldr	r0, [r7, #12]
 8002ff8:	f000 faa4 	bl	8003544 <I2C_WaitOnFlagUntilTimeout>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d008      	beq.n	8003014 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e11a      	b.n	800323c <HAL_I2C_Mem_Read+0x458>
 8003006:	bf00      	nop
 8003008:	00100002 	.word	0x00100002
 800300c:	ffff0000 	.word	0xffff0000
 8003010:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003022:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	691a      	ldr	r2, [r3, #16]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800302e:	b2d2      	uxtb	r2, r2
 8003030:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003036:	1c5a      	adds	r2, r3, #1
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003040:	3b01      	subs	r3, #1
 8003042:	b29a      	uxth	r2, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800304c:	b29b      	uxth	r3, r3
 800304e:	3b01      	subs	r3, #1
 8003050:	b29a      	uxth	r2, r3
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	691a      	ldr	r2, [r3, #16]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003060:	b2d2      	uxtb	r2, r2
 8003062:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003068:	1c5a      	adds	r2, r3, #1
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003072:	3b01      	subs	r3, #1
 8003074:	b29a      	uxth	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800307e:	b29b      	uxth	r3, r3
 8003080:	3b01      	subs	r3, #1
 8003082:	b29a      	uxth	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003088:	e0c4      	b.n	8003214 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800308a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800308c:	9300      	str	r3, [sp, #0]
 800308e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003090:	2200      	movs	r2, #0
 8003092:	496c      	ldr	r1, [pc, #432]	@ (8003244 <HAL_I2C_Mem_Read+0x460>)
 8003094:	68f8      	ldr	r0, [r7, #12]
 8003096:	f000 fa55 	bl	8003544 <I2C_WaitOnFlagUntilTimeout>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e0cb      	b.n	800323c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	691a      	ldr	r2, [r3, #16]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030be:	b2d2      	uxtb	r2, r2
 80030c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c6:	1c5a      	adds	r2, r3, #1
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d0:	3b01      	subs	r3, #1
 80030d2:	b29a      	uxth	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030dc:	b29b      	uxth	r3, r3
 80030de:	3b01      	subs	r3, #1
 80030e0:	b29a      	uxth	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e8:	9300      	str	r3, [sp, #0]
 80030ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ec:	2200      	movs	r2, #0
 80030ee:	4955      	ldr	r1, [pc, #340]	@ (8003244 <HAL_I2C_Mem_Read+0x460>)
 80030f0:	68f8      	ldr	r0, [r7, #12]
 80030f2:	f000 fa27 	bl	8003544 <I2C_WaitOnFlagUntilTimeout>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d001      	beq.n	8003100 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e09d      	b.n	800323c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800310e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	691a      	ldr	r2, [r3, #16]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311a:	b2d2      	uxtb	r2, r2
 800311c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003122:	1c5a      	adds	r2, r3, #1
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800312c:	3b01      	subs	r3, #1
 800312e:	b29a      	uxth	r2, r3
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003138:	b29b      	uxth	r3, r3
 800313a:	3b01      	subs	r3, #1
 800313c:	b29a      	uxth	r2, r3
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	691a      	ldr	r2, [r3, #16]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800314c:	b2d2      	uxtb	r2, r2
 800314e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003154:	1c5a      	adds	r2, r3, #1
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800315e:	3b01      	subs	r3, #1
 8003160:	b29a      	uxth	r2, r3
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800316a:	b29b      	uxth	r3, r3
 800316c:	3b01      	subs	r3, #1
 800316e:	b29a      	uxth	r2, r3
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003174:	e04e      	b.n	8003214 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003178:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800317a:	68f8      	ldr	r0, [r7, #12]
 800317c:	f000 fb8c 	bl	8003898 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e058      	b.n	800323c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	691a      	ldr	r2, [r3, #16]
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003194:	b2d2      	uxtb	r2, r2
 8003196:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319c:	1c5a      	adds	r2, r3, #1
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031a6:	3b01      	subs	r3, #1
 80031a8:	b29a      	uxth	r2, r3
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	3b01      	subs	r3, #1
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	f003 0304 	and.w	r3, r3, #4
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	d124      	bne.n	8003214 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031ce:	2b03      	cmp	r3, #3
 80031d0:	d107      	bne.n	80031e2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031e0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	691a      	ldr	r2, [r3, #16]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ec:	b2d2      	uxtb	r2, r2
 80031ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f4:	1c5a      	adds	r2, r3, #1
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031fe:	3b01      	subs	r3, #1
 8003200:	b29a      	uxth	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800320a:	b29b      	uxth	r3, r3
 800320c:	3b01      	subs	r3, #1
 800320e:	b29a      	uxth	r2, r3
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003218:	2b00      	cmp	r3, #0
 800321a:	f47f aeb6 	bne.w	8002f8a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2220      	movs	r2, #32
 8003222:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	2200      	movs	r2, #0
 8003232:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003236:	2300      	movs	r3, #0
 8003238:	e000      	b.n	800323c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800323a:	2302      	movs	r3, #2
  }
}
 800323c:	4618      	mov	r0, r3
 800323e:	3728      	adds	r7, #40	@ 0x28
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	00010004 	.word	0x00010004

08003248 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b088      	sub	sp, #32
 800324c:	af02      	add	r7, sp, #8
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	4608      	mov	r0, r1
 8003252:	4611      	mov	r1, r2
 8003254:	461a      	mov	r2, r3
 8003256:	4603      	mov	r3, r0
 8003258:	817b      	strh	r3, [r7, #10]
 800325a:	460b      	mov	r3, r1
 800325c:	813b      	strh	r3, [r7, #8]
 800325e:	4613      	mov	r3, r2
 8003260:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003270:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003274:	9300      	str	r3, [sp, #0]
 8003276:	6a3b      	ldr	r3, [r7, #32]
 8003278:	2200      	movs	r2, #0
 800327a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f000 f960 	bl	8003544 <I2C_WaitOnFlagUntilTimeout>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d00d      	beq.n	80032a6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003294:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003298:	d103      	bne.n	80032a2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032a0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e05f      	b.n	8003366 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80032a6:	897b      	ldrh	r3, [r7, #10]
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	461a      	mov	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80032b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80032b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032b8:	6a3a      	ldr	r2, [r7, #32]
 80032ba:	492d      	ldr	r1, [pc, #180]	@ (8003370 <I2C_RequestMemoryWrite+0x128>)
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f000 f9bb 	bl	8003638 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e04c      	b.n	8003366 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032cc:	2300      	movs	r3, #0
 80032ce:	617b      	str	r3, [r7, #20]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	617b      	str	r3, [r7, #20]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	617b      	str	r3, [r7, #20]
 80032e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032e4:	6a39      	ldr	r1, [r7, #32]
 80032e6:	68f8      	ldr	r0, [r7, #12]
 80032e8:	f000 fa46 	bl	8003778 <I2C_WaitOnTXEFlagUntilTimeout>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00d      	beq.n	800330e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032f6:	2b04      	cmp	r3, #4
 80032f8:	d107      	bne.n	800330a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003308:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e02b      	b.n	8003366 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800330e:	88fb      	ldrh	r3, [r7, #6]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d105      	bne.n	8003320 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003314:	893b      	ldrh	r3, [r7, #8]
 8003316:	b2da      	uxtb	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	611a      	str	r2, [r3, #16]
 800331e:	e021      	b.n	8003364 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003320:	893b      	ldrh	r3, [r7, #8]
 8003322:	0a1b      	lsrs	r3, r3, #8
 8003324:	b29b      	uxth	r3, r3
 8003326:	b2da      	uxtb	r2, r3
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800332e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003330:	6a39      	ldr	r1, [r7, #32]
 8003332:	68f8      	ldr	r0, [r7, #12]
 8003334:	f000 fa20 	bl	8003778 <I2C_WaitOnTXEFlagUntilTimeout>
 8003338:	4603      	mov	r3, r0
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00d      	beq.n	800335a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003342:	2b04      	cmp	r3, #4
 8003344:	d107      	bne.n	8003356 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	681a      	ldr	r2, [r3, #0]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003354:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e005      	b.n	8003366 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800335a:	893b      	ldrh	r3, [r7, #8]
 800335c:	b2da      	uxtb	r2, r3
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3718      	adds	r7, #24
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	00010002 	.word	0x00010002

08003374 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b088      	sub	sp, #32
 8003378:	af02      	add	r7, sp, #8
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	4608      	mov	r0, r1
 800337e:	4611      	mov	r1, r2
 8003380:	461a      	mov	r2, r3
 8003382:	4603      	mov	r3, r0
 8003384:	817b      	strh	r3, [r7, #10]
 8003386:	460b      	mov	r3, r1
 8003388:	813b      	strh	r3, [r7, #8]
 800338a:	4613      	mov	r3, r2
 800338c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800339c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033ac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b0:	9300      	str	r3, [sp, #0]
 80033b2:	6a3b      	ldr	r3, [r7, #32]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80033ba:	68f8      	ldr	r0, [r7, #12]
 80033bc:	f000 f8c2 	bl	8003544 <I2C_WaitOnFlagUntilTimeout>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00d      	beq.n	80033e2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033d4:	d103      	bne.n	80033de <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033dc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e0aa      	b.n	8003538 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033e2:	897b      	ldrh	r3, [r7, #10]
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	461a      	mov	r2, r3
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033f0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f4:	6a3a      	ldr	r2, [r7, #32]
 80033f6:	4952      	ldr	r1, [pc, #328]	@ (8003540 <I2C_RequestMemoryRead+0x1cc>)
 80033f8:	68f8      	ldr	r0, [r7, #12]
 80033fa:	f000 f91d 	bl	8003638 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e097      	b.n	8003538 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003408:	2300      	movs	r3, #0
 800340a:	617b      	str	r3, [r7, #20]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	617b      	str	r3, [r7, #20]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	617b      	str	r3, [r7, #20]
 800341c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800341e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003420:	6a39      	ldr	r1, [r7, #32]
 8003422:	68f8      	ldr	r0, [r7, #12]
 8003424:	f000 f9a8 	bl	8003778 <I2C_WaitOnTXEFlagUntilTimeout>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00d      	beq.n	800344a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003432:	2b04      	cmp	r3, #4
 8003434:	d107      	bne.n	8003446 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003444:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e076      	b.n	8003538 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800344a:	88fb      	ldrh	r3, [r7, #6]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d105      	bne.n	800345c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003450:	893b      	ldrh	r3, [r7, #8]
 8003452:	b2da      	uxtb	r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	611a      	str	r2, [r3, #16]
 800345a:	e021      	b.n	80034a0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800345c:	893b      	ldrh	r3, [r7, #8]
 800345e:	0a1b      	lsrs	r3, r3, #8
 8003460:	b29b      	uxth	r3, r3
 8003462:	b2da      	uxtb	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800346a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800346c:	6a39      	ldr	r1, [r7, #32]
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f000 f982 	bl	8003778 <I2C_WaitOnTXEFlagUntilTimeout>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d00d      	beq.n	8003496 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347e:	2b04      	cmp	r3, #4
 8003480:	d107      	bne.n	8003492 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003490:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e050      	b.n	8003538 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003496:	893b      	ldrh	r3, [r7, #8]
 8003498:	b2da      	uxtb	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034a2:	6a39      	ldr	r1, [r7, #32]
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	f000 f967 	bl	8003778 <I2C_WaitOnTXEFlagUntilTimeout>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d00d      	beq.n	80034cc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b4:	2b04      	cmp	r3, #4
 80034b6:	d107      	bne.n	80034c8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034c6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e035      	b.n	8003538 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034da:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034de:	9300      	str	r3, [sp, #0]
 80034e0:	6a3b      	ldr	r3, [r7, #32]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80034e8:	68f8      	ldr	r0, [r7, #12]
 80034ea:	f000 f82b 	bl	8003544 <I2C_WaitOnFlagUntilTimeout>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d00d      	beq.n	8003510 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003502:	d103      	bne.n	800350c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800350a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800350c:	2303      	movs	r3, #3
 800350e:	e013      	b.n	8003538 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003510:	897b      	ldrh	r3, [r7, #10]
 8003512:	b2db      	uxtb	r3, r3
 8003514:	f043 0301 	orr.w	r3, r3, #1
 8003518:	b2da      	uxtb	r2, r3
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003522:	6a3a      	ldr	r2, [r7, #32]
 8003524:	4906      	ldr	r1, [pc, #24]	@ (8003540 <I2C_RequestMemoryRead+0x1cc>)
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f000 f886 	bl	8003638 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d001      	beq.n	8003536 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e000      	b.n	8003538 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	3718      	adds	r7, #24
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	00010002 	.word	0x00010002

08003544 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	60f8      	str	r0, [r7, #12]
 800354c:	60b9      	str	r1, [r7, #8]
 800354e:	603b      	str	r3, [r7, #0]
 8003550:	4613      	mov	r3, r2
 8003552:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003554:	e048      	b.n	80035e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800355c:	d044      	beq.n	80035e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800355e:	f7fe fb45 	bl	8001bec <HAL_GetTick>
 8003562:	4602      	mov	r2, r0
 8003564:	69bb      	ldr	r3, [r7, #24]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	683a      	ldr	r2, [r7, #0]
 800356a:	429a      	cmp	r2, r3
 800356c:	d302      	bcc.n	8003574 <I2C_WaitOnFlagUntilTimeout+0x30>
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d139      	bne.n	80035e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	0c1b      	lsrs	r3, r3, #16
 8003578:	b2db      	uxtb	r3, r3
 800357a:	2b01      	cmp	r3, #1
 800357c:	d10d      	bne.n	800359a <I2C_WaitOnFlagUntilTimeout+0x56>
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	695b      	ldr	r3, [r3, #20]
 8003584:	43da      	mvns	r2, r3
 8003586:	68bb      	ldr	r3, [r7, #8]
 8003588:	4013      	ands	r3, r2
 800358a:	b29b      	uxth	r3, r3
 800358c:	2b00      	cmp	r3, #0
 800358e:	bf0c      	ite	eq
 8003590:	2301      	moveq	r3, #1
 8003592:	2300      	movne	r3, #0
 8003594:	b2db      	uxtb	r3, r3
 8003596:	461a      	mov	r2, r3
 8003598:	e00c      	b.n	80035b4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	699b      	ldr	r3, [r3, #24]
 80035a0:	43da      	mvns	r2, r3
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	4013      	ands	r3, r2
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	bf0c      	ite	eq
 80035ac:	2301      	moveq	r3, #1
 80035ae:	2300      	movne	r3, #0
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	461a      	mov	r2, r3
 80035b4:	79fb      	ldrb	r3, [r7, #7]
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d116      	bne.n	80035e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2200      	movs	r2, #0
 80035be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2220      	movs	r2, #32
 80035c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2200      	movs	r2, #0
 80035cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d4:	f043 0220 	orr.w	r2, r3, #32
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2200      	movs	r2, #0
 80035e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e023      	b.n	8003630 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	0c1b      	lsrs	r3, r3, #16
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d10d      	bne.n	800360e <I2C_WaitOnFlagUntilTimeout+0xca>
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	695b      	ldr	r3, [r3, #20]
 80035f8:	43da      	mvns	r2, r3
 80035fa:	68bb      	ldr	r3, [r7, #8]
 80035fc:	4013      	ands	r3, r2
 80035fe:	b29b      	uxth	r3, r3
 8003600:	2b00      	cmp	r3, #0
 8003602:	bf0c      	ite	eq
 8003604:	2301      	moveq	r3, #1
 8003606:	2300      	movne	r3, #0
 8003608:	b2db      	uxtb	r3, r3
 800360a:	461a      	mov	r2, r3
 800360c:	e00c      	b.n	8003628 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	699b      	ldr	r3, [r3, #24]
 8003614:	43da      	mvns	r2, r3
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	4013      	ands	r3, r2
 800361a:	b29b      	uxth	r3, r3
 800361c:	2b00      	cmp	r3, #0
 800361e:	bf0c      	ite	eq
 8003620:	2301      	moveq	r3, #1
 8003622:	2300      	movne	r3, #0
 8003624:	b2db      	uxtb	r3, r3
 8003626:	461a      	mov	r2, r3
 8003628:	79fb      	ldrb	r3, [r7, #7]
 800362a:	429a      	cmp	r2, r3
 800362c:	d093      	beq.n	8003556 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800362e:	2300      	movs	r3, #0
}
 8003630:	4618      	mov	r0, r3
 8003632:	3710      	adds	r7, #16
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
 8003644:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003646:	e071      	b.n	800372c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	695b      	ldr	r3, [r3, #20]
 800364e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003656:	d123      	bne.n	80036a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003666:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003670:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2220      	movs	r2, #32
 800367c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368c:	f043 0204 	orr.w	r2, r3, #4
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2200      	movs	r2, #0
 8003698:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e067      	b.n	8003770 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036a6:	d041      	beq.n	800372c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036a8:	f7fe faa0 	bl	8001bec <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d302      	bcc.n	80036be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d136      	bne.n	800372c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	0c1b      	lsrs	r3, r3, #16
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d10c      	bne.n	80036e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	695b      	ldr	r3, [r3, #20]
 80036ce:	43da      	mvns	r2, r3
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	4013      	ands	r3, r2
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	bf14      	ite	ne
 80036da:	2301      	movne	r3, #1
 80036dc:	2300      	moveq	r3, #0
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	e00b      	b.n	80036fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	43da      	mvns	r2, r3
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	4013      	ands	r3, r2
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	bf14      	ite	ne
 80036f4:	2301      	movne	r3, #1
 80036f6:	2300      	moveq	r3, #0
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d016      	beq.n	800372c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2220      	movs	r2, #32
 8003708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003718:	f043 0220 	orr.w	r2, r3, #32
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e021      	b.n	8003770 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	0c1b      	lsrs	r3, r3, #16
 8003730:	b2db      	uxtb	r3, r3
 8003732:	2b01      	cmp	r3, #1
 8003734:	d10c      	bne.n	8003750 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	695b      	ldr	r3, [r3, #20]
 800373c:	43da      	mvns	r2, r3
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	4013      	ands	r3, r2
 8003742:	b29b      	uxth	r3, r3
 8003744:	2b00      	cmp	r3, #0
 8003746:	bf14      	ite	ne
 8003748:	2301      	movne	r3, #1
 800374a:	2300      	moveq	r3, #0
 800374c:	b2db      	uxtb	r3, r3
 800374e:	e00b      	b.n	8003768 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	43da      	mvns	r2, r3
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	4013      	ands	r3, r2
 800375c:	b29b      	uxth	r3, r3
 800375e:	2b00      	cmp	r3, #0
 8003760:	bf14      	ite	ne
 8003762:	2301      	movne	r3, #1
 8003764:	2300      	moveq	r3, #0
 8003766:	b2db      	uxtb	r3, r3
 8003768:	2b00      	cmp	r3, #0
 800376a:	f47f af6d 	bne.w	8003648 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800376e:	2300      	movs	r3, #0
}
 8003770:	4618      	mov	r0, r3
 8003772:	3710      	adds	r7, #16
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003784:	e034      	b.n	80037f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 f8e3 	bl	8003952 <I2C_IsAcknowledgeFailed>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e034      	b.n	8003800 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800379c:	d028      	beq.n	80037f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800379e:	f7fe fa25 	bl	8001bec <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	68ba      	ldr	r2, [r7, #8]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	d302      	bcc.n	80037b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d11d      	bne.n	80037f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037be:	2b80      	cmp	r3, #128	@ 0x80
 80037c0:	d016      	beq.n	80037f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2200      	movs	r2, #0
 80037c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2220      	movs	r2, #32
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037dc:	f043 0220 	orr.w	r2, r3, #32
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2200      	movs	r2, #0
 80037e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e007      	b.n	8003800 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037fa:	2b80      	cmp	r3, #128	@ 0x80
 80037fc:	d1c3      	bne.n	8003786 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	4618      	mov	r0, r3
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003814:	e034      	b.n	8003880 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f000 f89b 	bl	8003952 <I2C_IsAcknowledgeFailed>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e034      	b.n	8003890 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800382c:	d028      	beq.n	8003880 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800382e:	f7fe f9dd 	bl	8001bec <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	68ba      	ldr	r2, [r7, #8]
 800383a:	429a      	cmp	r2, r3
 800383c:	d302      	bcc.n	8003844 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d11d      	bne.n	8003880 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	f003 0304 	and.w	r3, r3, #4
 800384e:	2b04      	cmp	r3, #4
 8003850:	d016      	beq.n	8003880 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2200      	movs	r2, #0
 8003856:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2220      	movs	r2, #32
 800385c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386c:	f043 0220 	orr.w	r2, r3, #32
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e007      	b.n	8003890 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	f003 0304 	and.w	r3, r3, #4
 800388a:	2b04      	cmp	r3, #4
 800388c:	d1c3      	bne.n	8003816 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b084      	sub	sp, #16
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038a4:	e049      	b.n	800393a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	695b      	ldr	r3, [r3, #20]
 80038ac:	f003 0310 	and.w	r3, r3, #16
 80038b0:	2b10      	cmp	r3, #16
 80038b2:	d119      	bne.n	80038e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f06f 0210 	mvn.w	r2, #16
 80038bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	2200      	movs	r2, #0
 80038c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2220      	movs	r2, #32
 80038c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e030      	b.n	800394a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038e8:	f7fe f980 	bl	8001bec <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	68ba      	ldr	r2, [r7, #8]
 80038f4:	429a      	cmp	r2, r3
 80038f6:	d302      	bcc.n	80038fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d11d      	bne.n	800393a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	695b      	ldr	r3, [r3, #20]
 8003904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003908:	2b40      	cmp	r3, #64	@ 0x40
 800390a:	d016      	beq.n	800393a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2220      	movs	r2, #32
 8003916:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003926:	f043 0220 	orr.w	r2, r3, #32
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e007      	b.n	800394a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003944:	2b40      	cmp	r3, #64	@ 0x40
 8003946:	d1ae      	bne.n	80038a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	3710      	adds	r7, #16
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}

08003952 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003952:	b480      	push	{r7}
 8003954:	b083      	sub	sp, #12
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003964:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003968:	d11b      	bne.n	80039a2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003972:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2220      	movs	r2, #32
 800397e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398e:	f043 0204 	orr.w	r2, r3, #4
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e000      	b.n	80039a4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e267      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d075      	beq.n	8003aba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80039ce:	4b88      	ldr	r3, [pc, #544]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f003 030c 	and.w	r3, r3, #12
 80039d6:	2b04      	cmp	r3, #4
 80039d8:	d00c      	beq.n	80039f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039da:	4b85      	ldr	r3, [pc, #532]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80039e2:	2b08      	cmp	r3, #8
 80039e4:	d112      	bne.n	8003a0c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039e6:	4b82      	ldr	r3, [pc, #520]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039f2:	d10b      	bne.n	8003a0c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039f4:	4b7e      	ldr	r3, [pc, #504]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d05b      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x108>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d157      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e242      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a14:	d106      	bne.n	8003a24 <HAL_RCC_OscConfig+0x74>
 8003a16:	4b76      	ldr	r3, [pc, #472]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a75      	ldr	r2, [pc, #468]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003a1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a20:	6013      	str	r3, [r2, #0]
 8003a22:	e01d      	b.n	8003a60 <HAL_RCC_OscConfig+0xb0>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a2c:	d10c      	bne.n	8003a48 <HAL_RCC_OscConfig+0x98>
 8003a2e:	4b70      	ldr	r3, [pc, #448]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a6f      	ldr	r2, [pc, #444]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003a34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a38:	6013      	str	r3, [r2, #0]
 8003a3a:	4b6d      	ldr	r3, [pc, #436]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a6c      	ldr	r2, [pc, #432]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003a40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a44:	6013      	str	r3, [r2, #0]
 8003a46:	e00b      	b.n	8003a60 <HAL_RCC_OscConfig+0xb0>
 8003a48:	4b69      	ldr	r3, [pc, #420]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a68      	ldr	r2, [pc, #416]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003a4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a52:	6013      	str	r3, [r2, #0]
 8003a54:	4b66      	ldr	r3, [pc, #408]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a65      	ldr	r2, [pc, #404]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003a5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d013      	beq.n	8003a90 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a68:	f7fe f8c0 	bl	8001bec <HAL_GetTick>
 8003a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a70:	f7fe f8bc 	bl	8001bec <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b64      	cmp	r3, #100	@ 0x64
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e207      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a82:	4b5b      	ldr	r3, [pc, #364]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d0f0      	beq.n	8003a70 <HAL_RCC_OscConfig+0xc0>
 8003a8e:	e014      	b.n	8003aba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a90:	f7fe f8ac 	bl	8001bec <HAL_GetTick>
 8003a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a96:	e008      	b.n	8003aaa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a98:	f7fe f8a8 	bl	8001bec <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	2b64      	cmp	r3, #100	@ 0x64
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e1f3      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aaa:	4b51      	ldr	r3, [pc, #324]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d1f0      	bne.n	8003a98 <HAL_RCC_OscConfig+0xe8>
 8003ab6:	e000      	b.n	8003aba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ab8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d063      	beq.n	8003b8e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003ac6:	4b4a      	ldr	r3, [pc, #296]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f003 030c 	and.w	r3, r3, #12
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00b      	beq.n	8003aea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ad2:	4b47      	ldr	r3, [pc, #284]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003ada:	2b08      	cmp	r3, #8
 8003adc:	d11c      	bne.n	8003b18 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ade:	4b44      	ldr	r3, [pc, #272]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d116      	bne.n	8003b18 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aea:	4b41      	ldr	r3, [pc, #260]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d005      	beq.n	8003b02 <HAL_RCC_OscConfig+0x152>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d001      	beq.n	8003b02 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003afe:	2301      	movs	r3, #1
 8003b00:	e1c7      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b02:	4b3b      	ldr	r3, [pc, #236]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	691b      	ldr	r3, [r3, #16]
 8003b0e:	00db      	lsls	r3, r3, #3
 8003b10:	4937      	ldr	r1, [pc, #220]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b16:	e03a      	b.n	8003b8e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d020      	beq.n	8003b62 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b20:	4b34      	ldr	r3, [pc, #208]	@ (8003bf4 <HAL_RCC_OscConfig+0x244>)
 8003b22:	2201      	movs	r2, #1
 8003b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b26:	f7fe f861 	bl	8001bec <HAL_GetTick>
 8003b2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b2c:	e008      	b.n	8003b40 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b2e:	f7fe f85d 	bl	8001bec <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d901      	bls.n	8003b40 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b3c:	2303      	movs	r3, #3
 8003b3e:	e1a8      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b40:	4b2b      	ldr	r3, [pc, #172]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0302 	and.w	r3, r3, #2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d0f0      	beq.n	8003b2e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b4c:	4b28      	ldr	r3, [pc, #160]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	691b      	ldr	r3, [r3, #16]
 8003b58:	00db      	lsls	r3, r3, #3
 8003b5a:	4925      	ldr	r1, [pc, #148]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	600b      	str	r3, [r1, #0]
 8003b60:	e015      	b.n	8003b8e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b62:	4b24      	ldr	r3, [pc, #144]	@ (8003bf4 <HAL_RCC_OscConfig+0x244>)
 8003b64:	2200      	movs	r2, #0
 8003b66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b68:	f7fe f840 	bl	8001bec <HAL_GetTick>
 8003b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b6e:	e008      	b.n	8003b82 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b70:	f7fe f83c 	bl	8001bec <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	2b02      	cmp	r3, #2
 8003b7c:	d901      	bls.n	8003b82 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e187      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b82:	4b1b      	ldr	r3, [pc, #108]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0302 	and.w	r3, r3, #2
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d1f0      	bne.n	8003b70 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0308 	and.w	r3, r3, #8
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d036      	beq.n	8003c08 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d016      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ba2:	4b15      	ldr	r3, [pc, #84]	@ (8003bf8 <HAL_RCC_OscConfig+0x248>)
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba8:	f7fe f820 	bl	8001bec <HAL_GetTick>
 8003bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bae:	e008      	b.n	8003bc2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bb0:	f7fe f81c 	bl	8001bec <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d901      	bls.n	8003bc2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003bbe:	2303      	movs	r3, #3
 8003bc0:	e167      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf0 <HAL_RCC_OscConfig+0x240>)
 8003bc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d0f0      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x200>
 8003bce:	e01b      	b.n	8003c08 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bd0:	4b09      	ldr	r3, [pc, #36]	@ (8003bf8 <HAL_RCC_OscConfig+0x248>)
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bd6:	f7fe f809 	bl	8001bec <HAL_GetTick>
 8003bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bdc:	e00e      	b.n	8003bfc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bde:	f7fe f805 	bl	8001bec <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	2b02      	cmp	r3, #2
 8003bea:	d907      	bls.n	8003bfc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	e150      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
 8003bf0:	40023800 	.word	0x40023800
 8003bf4:	42470000 	.word	0x42470000
 8003bf8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bfc:	4b88      	ldr	r3, [pc, #544]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003bfe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c00:	f003 0302 	and.w	r3, r3, #2
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d1ea      	bne.n	8003bde <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0304 	and.w	r3, r3, #4
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f000 8097 	beq.w	8003d44 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c16:	2300      	movs	r3, #0
 8003c18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c1a:	4b81      	ldr	r3, [pc, #516]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d10f      	bne.n	8003c46 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c26:	2300      	movs	r3, #0
 8003c28:	60bb      	str	r3, [r7, #8]
 8003c2a:	4b7d      	ldr	r3, [pc, #500]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2e:	4a7c      	ldr	r2, [pc, #496]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003c30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003c34:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c36:	4b7a      	ldr	r3, [pc, #488]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c3e:	60bb      	str	r3, [r7, #8]
 8003c40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c42:	2301      	movs	r3, #1
 8003c44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c46:	4b77      	ldr	r3, [pc, #476]	@ (8003e24 <HAL_RCC_OscConfig+0x474>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d118      	bne.n	8003c84 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c52:	4b74      	ldr	r3, [pc, #464]	@ (8003e24 <HAL_RCC_OscConfig+0x474>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a73      	ldr	r2, [pc, #460]	@ (8003e24 <HAL_RCC_OscConfig+0x474>)
 8003c58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c5e:	f7fd ffc5 	bl	8001bec <HAL_GetTick>
 8003c62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c64:	e008      	b.n	8003c78 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c66:	f7fd ffc1 	bl	8001bec <HAL_GetTick>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d901      	bls.n	8003c78 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e10c      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c78:	4b6a      	ldr	r3, [pc, #424]	@ (8003e24 <HAL_RCC_OscConfig+0x474>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d0f0      	beq.n	8003c66 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d106      	bne.n	8003c9a <HAL_RCC_OscConfig+0x2ea>
 8003c8c:	4b64      	ldr	r3, [pc, #400]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003c8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c90:	4a63      	ldr	r2, [pc, #396]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003c92:	f043 0301 	orr.w	r3, r3, #1
 8003c96:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c98:	e01c      	b.n	8003cd4 <HAL_RCC_OscConfig+0x324>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	2b05      	cmp	r3, #5
 8003ca0:	d10c      	bne.n	8003cbc <HAL_RCC_OscConfig+0x30c>
 8003ca2:	4b5f      	ldr	r3, [pc, #380]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ca6:	4a5e      	ldr	r2, [pc, #376]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003ca8:	f043 0304 	orr.w	r3, r3, #4
 8003cac:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cae:	4b5c      	ldr	r3, [pc, #368]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003cb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cb2:	4a5b      	ldr	r2, [pc, #364]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003cb4:	f043 0301 	orr.w	r3, r3, #1
 8003cb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cba:	e00b      	b.n	8003cd4 <HAL_RCC_OscConfig+0x324>
 8003cbc:	4b58      	ldr	r3, [pc, #352]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003cbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cc0:	4a57      	ldr	r2, [pc, #348]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003cc2:	f023 0301 	bic.w	r3, r3, #1
 8003cc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003cc8:	4b55      	ldr	r3, [pc, #340]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ccc:	4a54      	ldr	r2, [pc, #336]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003cce:	f023 0304 	bic.w	r3, r3, #4
 8003cd2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d015      	beq.n	8003d08 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cdc:	f7fd ff86 	bl	8001bec <HAL_GetTick>
 8003ce0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ce2:	e00a      	b.n	8003cfa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce4:	f7fd ff82 	bl	8001bec <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d901      	bls.n	8003cfa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e0cb      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cfa:	4b49      	ldr	r3, [pc, #292]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003cfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cfe:	f003 0302 	and.w	r3, r3, #2
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d0ee      	beq.n	8003ce4 <HAL_RCC_OscConfig+0x334>
 8003d06:	e014      	b.n	8003d32 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d08:	f7fd ff70 	bl	8001bec <HAL_GetTick>
 8003d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d0e:	e00a      	b.n	8003d26 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d10:	f7fd ff6c 	bl	8001bec <HAL_GetTick>
 8003d14:	4602      	mov	r2, r0
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d901      	bls.n	8003d26 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e0b5      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d26:	4b3e      	ldr	r3, [pc, #248]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003d28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d2a:	f003 0302 	and.w	r3, r3, #2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d1ee      	bne.n	8003d10 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d32:	7dfb      	ldrb	r3, [r7, #23]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d105      	bne.n	8003d44 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d38:	4b39      	ldr	r3, [pc, #228]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3c:	4a38      	ldr	r2, [pc, #224]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003d3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d42:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	699b      	ldr	r3, [r3, #24]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	f000 80a1 	beq.w	8003e90 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d4e:	4b34      	ldr	r3, [pc, #208]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f003 030c 	and.w	r3, r3, #12
 8003d56:	2b08      	cmp	r3, #8
 8003d58:	d05c      	beq.n	8003e14 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d141      	bne.n	8003de6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d62:	4b31      	ldr	r3, [pc, #196]	@ (8003e28 <HAL_RCC_OscConfig+0x478>)
 8003d64:	2200      	movs	r2, #0
 8003d66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d68:	f7fd ff40 	bl	8001bec <HAL_GetTick>
 8003d6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d6e:	e008      	b.n	8003d82 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d70:	f7fd ff3c 	bl	8001bec <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	693b      	ldr	r3, [r7, #16]
 8003d78:	1ad3      	subs	r3, r2, r3
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d901      	bls.n	8003d82 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	e087      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d82:	4b27      	ldr	r3, [pc, #156]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d1f0      	bne.n	8003d70 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	69da      	ldr	r2, [r3, #28]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6a1b      	ldr	r3, [r3, #32]
 8003d96:	431a      	orrs	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d9c:	019b      	lsls	r3, r3, #6
 8003d9e:	431a      	orrs	r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003da4:	085b      	lsrs	r3, r3, #1
 8003da6:	3b01      	subs	r3, #1
 8003da8:	041b      	lsls	r3, r3, #16
 8003daa:	431a      	orrs	r2, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db0:	061b      	lsls	r3, r3, #24
 8003db2:	491b      	ldr	r1, [pc, #108]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003db8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e28 <HAL_RCC_OscConfig+0x478>)
 8003dba:	2201      	movs	r2, #1
 8003dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dbe:	f7fd ff15 	bl	8001bec <HAL_GetTick>
 8003dc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dc4:	e008      	b.n	8003dd8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dc6:	f7fd ff11 	bl	8001bec <HAL_GetTick>
 8003dca:	4602      	mov	r2, r0
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	1ad3      	subs	r3, r2, r3
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d901      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e05c      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dd8:	4b11      	ldr	r3, [pc, #68]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d0f0      	beq.n	8003dc6 <HAL_RCC_OscConfig+0x416>
 8003de4:	e054      	b.n	8003e90 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003de6:	4b10      	ldr	r3, [pc, #64]	@ (8003e28 <HAL_RCC_OscConfig+0x478>)
 8003de8:	2200      	movs	r2, #0
 8003dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dec:	f7fd fefe 	bl	8001bec <HAL_GetTick>
 8003df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003df2:	e008      	b.n	8003e06 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003df4:	f7fd fefa 	bl	8001bec <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e045      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e06:	4b06      	ldr	r3, [pc, #24]	@ (8003e20 <HAL_RCC_OscConfig+0x470>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d1f0      	bne.n	8003df4 <HAL_RCC_OscConfig+0x444>
 8003e12:	e03d      	b.n	8003e90 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d107      	bne.n	8003e2c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e038      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
 8003e20:	40023800 	.word	0x40023800
 8003e24:	40007000 	.word	0x40007000
 8003e28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8003e9c <HAL_RCC_OscConfig+0x4ec>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	699b      	ldr	r3, [r3, #24]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d028      	beq.n	8003e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d121      	bne.n	8003e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d11a      	bne.n	8003e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e56:	68fa      	ldr	r2, [r7, #12]
 8003e58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d111      	bne.n	8003e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e72:	085b      	lsrs	r3, r3, #1
 8003e74:	3b01      	subs	r3, #1
 8003e76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d107      	bne.n	8003e8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d001      	beq.n	8003e90 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e000      	b.n	8003e92 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3718      	adds	r7, #24
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	40023800 	.word	0x40023800

08003ea0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d101      	bne.n	8003eb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e0cc      	b.n	800404e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003eb4:	4b68      	ldr	r3, [pc, #416]	@ (8004058 <HAL_RCC_ClockConfig+0x1b8>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0307 	and.w	r3, r3, #7
 8003ebc:	683a      	ldr	r2, [r7, #0]
 8003ebe:	429a      	cmp	r2, r3
 8003ec0:	d90c      	bls.n	8003edc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ec2:	4b65      	ldr	r3, [pc, #404]	@ (8004058 <HAL_RCC_ClockConfig+0x1b8>)
 8003ec4:	683a      	ldr	r2, [r7, #0]
 8003ec6:	b2d2      	uxtb	r2, r2
 8003ec8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eca:	4b63      	ldr	r3, [pc, #396]	@ (8004058 <HAL_RCC_ClockConfig+0x1b8>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0307 	and.w	r3, r3, #7
 8003ed2:	683a      	ldr	r2, [r7, #0]
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d001      	beq.n	8003edc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e0b8      	b.n	800404e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 0302 	and.w	r3, r3, #2
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d020      	beq.n	8003f2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0304 	and.w	r3, r3, #4
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d005      	beq.n	8003f00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ef4:	4b59      	ldr	r3, [pc, #356]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	4a58      	ldr	r2, [pc, #352]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8003efa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003efe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0308 	and.w	r3, r3, #8
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d005      	beq.n	8003f18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f0c:	4b53      	ldr	r3, [pc, #332]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	4a52      	ldr	r2, [pc, #328]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8003f12:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003f16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f18:	4b50      	ldr	r3, [pc, #320]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	494d      	ldr	r1, [pc, #308]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d044      	beq.n	8003fc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d107      	bne.n	8003f4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f3e:	4b47      	ldr	r3, [pc, #284]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d119      	bne.n	8003f7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e07f      	b.n	800404e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	2b02      	cmp	r3, #2
 8003f54:	d003      	beq.n	8003f5e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f5a:	2b03      	cmp	r3, #3
 8003f5c:	d107      	bne.n	8003f6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f5e:	4b3f      	ldr	r3, [pc, #252]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d109      	bne.n	8003f7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e06f      	b.n	800404e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f6e:	4b3b      	ldr	r3, [pc, #236]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0302 	and.w	r3, r3, #2
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d101      	bne.n	8003f7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e067      	b.n	800404e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f7e:	4b37      	ldr	r3, [pc, #220]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f023 0203 	bic.w	r2, r3, #3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	685b      	ldr	r3, [r3, #4]
 8003f8a:	4934      	ldr	r1, [pc, #208]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f90:	f7fd fe2c 	bl	8001bec <HAL_GetTick>
 8003f94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f96:	e00a      	b.n	8003fae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f98:	f7fd fe28 	bl	8001bec <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e04f      	b.n	800404e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fae:	4b2b      	ldr	r3, [pc, #172]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f003 020c 	and.w	r2, r3, #12
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d1eb      	bne.n	8003f98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003fc0:	4b25      	ldr	r3, [pc, #148]	@ (8004058 <HAL_RCC_ClockConfig+0x1b8>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0307 	and.w	r3, r3, #7
 8003fc8:	683a      	ldr	r2, [r7, #0]
 8003fca:	429a      	cmp	r2, r3
 8003fcc:	d20c      	bcs.n	8003fe8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fce:	4b22      	ldr	r3, [pc, #136]	@ (8004058 <HAL_RCC_ClockConfig+0x1b8>)
 8003fd0:	683a      	ldr	r2, [r7, #0]
 8003fd2:	b2d2      	uxtb	r2, r2
 8003fd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fd6:	4b20      	ldr	r3, [pc, #128]	@ (8004058 <HAL_RCC_ClockConfig+0x1b8>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0307 	and.w	r3, r3, #7
 8003fde:	683a      	ldr	r2, [r7, #0]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	d001      	beq.n	8003fe8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e032      	b.n	800404e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0304 	and.w	r3, r3, #4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d008      	beq.n	8004006 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ff4:	4b19      	ldr	r3, [pc, #100]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	4916      	ldr	r1, [pc, #88]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8004002:	4313      	orrs	r3, r2
 8004004:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0308 	and.w	r3, r3, #8
 800400e:	2b00      	cmp	r3, #0
 8004010:	d009      	beq.n	8004026 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004012:	4b12      	ldr	r3, [pc, #72]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	490e      	ldr	r1, [pc, #56]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 8004022:	4313      	orrs	r3, r2
 8004024:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004026:	f000 f821 	bl	800406c <HAL_RCC_GetSysClockFreq>
 800402a:	4602      	mov	r2, r0
 800402c:	4b0b      	ldr	r3, [pc, #44]	@ (800405c <HAL_RCC_ClockConfig+0x1bc>)
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	091b      	lsrs	r3, r3, #4
 8004032:	f003 030f 	and.w	r3, r3, #15
 8004036:	490a      	ldr	r1, [pc, #40]	@ (8004060 <HAL_RCC_ClockConfig+0x1c0>)
 8004038:	5ccb      	ldrb	r3, [r1, r3]
 800403a:	fa22 f303 	lsr.w	r3, r2, r3
 800403e:	4a09      	ldr	r2, [pc, #36]	@ (8004064 <HAL_RCC_ClockConfig+0x1c4>)
 8004040:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004042:	4b09      	ldr	r3, [pc, #36]	@ (8004068 <HAL_RCC_ClockConfig+0x1c8>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4618      	mov	r0, r3
 8004048:	f7fd fbfe 	bl	8001848 <HAL_InitTick>

  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3710      	adds	r7, #16
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	40023c00 	.word	0x40023c00
 800405c:	40023800 	.word	0x40023800
 8004060:	08009ebc 	.word	0x08009ebc
 8004064:	20000000 	.word	0x20000000
 8004068:	20000004 	.word	0x20000004

0800406c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800406c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004070:	b094      	sub	sp, #80	@ 0x50
 8004072:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004074:	2300      	movs	r3, #0
 8004076:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004078:	2300      	movs	r3, #0
 800407a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800407c:	2300      	movs	r3, #0
 800407e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004080:	2300      	movs	r3, #0
 8004082:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004084:	4b79      	ldr	r3, [pc, #484]	@ (800426c <HAL_RCC_GetSysClockFreq+0x200>)
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f003 030c 	and.w	r3, r3, #12
 800408c:	2b08      	cmp	r3, #8
 800408e:	d00d      	beq.n	80040ac <HAL_RCC_GetSysClockFreq+0x40>
 8004090:	2b08      	cmp	r3, #8
 8004092:	f200 80e1 	bhi.w	8004258 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004096:	2b00      	cmp	r3, #0
 8004098:	d002      	beq.n	80040a0 <HAL_RCC_GetSysClockFreq+0x34>
 800409a:	2b04      	cmp	r3, #4
 800409c:	d003      	beq.n	80040a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800409e:	e0db      	b.n	8004258 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040a0:	4b73      	ldr	r3, [pc, #460]	@ (8004270 <HAL_RCC_GetSysClockFreq+0x204>)
 80040a2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040a4:	e0db      	b.n	800425e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040a6:	4b73      	ldr	r3, [pc, #460]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x208>)
 80040a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80040aa:	e0d8      	b.n	800425e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040ac:	4b6f      	ldr	r3, [pc, #444]	@ (800426c <HAL_RCC_GetSysClockFreq+0x200>)
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040b4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040b6:	4b6d      	ldr	r3, [pc, #436]	@ (800426c <HAL_RCC_GetSysClockFreq+0x200>)
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d063      	beq.n	800418a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040c2:	4b6a      	ldr	r3, [pc, #424]	@ (800426c <HAL_RCC_GetSysClockFreq+0x200>)
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	099b      	lsrs	r3, r3, #6
 80040c8:	2200      	movs	r2, #0
 80040ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 80040cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80040ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80040d6:	2300      	movs	r3, #0
 80040d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80040da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80040de:	4622      	mov	r2, r4
 80040e0:	462b      	mov	r3, r5
 80040e2:	f04f 0000 	mov.w	r0, #0
 80040e6:	f04f 0100 	mov.w	r1, #0
 80040ea:	0159      	lsls	r1, r3, #5
 80040ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040f0:	0150      	lsls	r0, r2, #5
 80040f2:	4602      	mov	r2, r0
 80040f4:	460b      	mov	r3, r1
 80040f6:	4621      	mov	r1, r4
 80040f8:	1a51      	subs	r1, r2, r1
 80040fa:	6139      	str	r1, [r7, #16]
 80040fc:	4629      	mov	r1, r5
 80040fe:	eb63 0301 	sbc.w	r3, r3, r1
 8004102:	617b      	str	r3, [r7, #20]
 8004104:	f04f 0200 	mov.w	r2, #0
 8004108:	f04f 0300 	mov.w	r3, #0
 800410c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004110:	4659      	mov	r1, fp
 8004112:	018b      	lsls	r3, r1, #6
 8004114:	4651      	mov	r1, sl
 8004116:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800411a:	4651      	mov	r1, sl
 800411c:	018a      	lsls	r2, r1, #6
 800411e:	4651      	mov	r1, sl
 8004120:	ebb2 0801 	subs.w	r8, r2, r1
 8004124:	4659      	mov	r1, fp
 8004126:	eb63 0901 	sbc.w	r9, r3, r1
 800412a:	f04f 0200 	mov.w	r2, #0
 800412e:	f04f 0300 	mov.w	r3, #0
 8004132:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004136:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800413a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800413e:	4690      	mov	r8, r2
 8004140:	4699      	mov	r9, r3
 8004142:	4623      	mov	r3, r4
 8004144:	eb18 0303 	adds.w	r3, r8, r3
 8004148:	60bb      	str	r3, [r7, #8]
 800414a:	462b      	mov	r3, r5
 800414c:	eb49 0303 	adc.w	r3, r9, r3
 8004150:	60fb      	str	r3, [r7, #12]
 8004152:	f04f 0200 	mov.w	r2, #0
 8004156:	f04f 0300 	mov.w	r3, #0
 800415a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800415e:	4629      	mov	r1, r5
 8004160:	024b      	lsls	r3, r1, #9
 8004162:	4621      	mov	r1, r4
 8004164:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004168:	4621      	mov	r1, r4
 800416a:	024a      	lsls	r2, r1, #9
 800416c:	4610      	mov	r0, r2
 800416e:	4619      	mov	r1, r3
 8004170:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004172:	2200      	movs	r2, #0
 8004174:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004176:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004178:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800417c:	f7fc fd14 	bl	8000ba8 <__aeabi_uldivmod>
 8004180:	4602      	mov	r2, r0
 8004182:	460b      	mov	r3, r1
 8004184:	4613      	mov	r3, r2
 8004186:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004188:	e058      	b.n	800423c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800418a:	4b38      	ldr	r3, [pc, #224]	@ (800426c <HAL_RCC_GetSysClockFreq+0x200>)
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	099b      	lsrs	r3, r3, #6
 8004190:	2200      	movs	r2, #0
 8004192:	4618      	mov	r0, r3
 8004194:	4611      	mov	r1, r2
 8004196:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800419a:	623b      	str	r3, [r7, #32]
 800419c:	2300      	movs	r3, #0
 800419e:	627b      	str	r3, [r7, #36]	@ 0x24
 80041a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80041a4:	4642      	mov	r2, r8
 80041a6:	464b      	mov	r3, r9
 80041a8:	f04f 0000 	mov.w	r0, #0
 80041ac:	f04f 0100 	mov.w	r1, #0
 80041b0:	0159      	lsls	r1, r3, #5
 80041b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041b6:	0150      	lsls	r0, r2, #5
 80041b8:	4602      	mov	r2, r0
 80041ba:	460b      	mov	r3, r1
 80041bc:	4641      	mov	r1, r8
 80041be:	ebb2 0a01 	subs.w	sl, r2, r1
 80041c2:	4649      	mov	r1, r9
 80041c4:	eb63 0b01 	sbc.w	fp, r3, r1
 80041c8:	f04f 0200 	mov.w	r2, #0
 80041cc:	f04f 0300 	mov.w	r3, #0
 80041d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80041d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80041d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80041dc:	ebb2 040a 	subs.w	r4, r2, sl
 80041e0:	eb63 050b 	sbc.w	r5, r3, fp
 80041e4:	f04f 0200 	mov.w	r2, #0
 80041e8:	f04f 0300 	mov.w	r3, #0
 80041ec:	00eb      	lsls	r3, r5, #3
 80041ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041f2:	00e2      	lsls	r2, r4, #3
 80041f4:	4614      	mov	r4, r2
 80041f6:	461d      	mov	r5, r3
 80041f8:	4643      	mov	r3, r8
 80041fa:	18e3      	adds	r3, r4, r3
 80041fc:	603b      	str	r3, [r7, #0]
 80041fe:	464b      	mov	r3, r9
 8004200:	eb45 0303 	adc.w	r3, r5, r3
 8004204:	607b      	str	r3, [r7, #4]
 8004206:	f04f 0200 	mov.w	r2, #0
 800420a:	f04f 0300 	mov.w	r3, #0
 800420e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004212:	4629      	mov	r1, r5
 8004214:	028b      	lsls	r3, r1, #10
 8004216:	4621      	mov	r1, r4
 8004218:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800421c:	4621      	mov	r1, r4
 800421e:	028a      	lsls	r2, r1, #10
 8004220:	4610      	mov	r0, r2
 8004222:	4619      	mov	r1, r3
 8004224:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004226:	2200      	movs	r2, #0
 8004228:	61bb      	str	r3, [r7, #24]
 800422a:	61fa      	str	r2, [r7, #28]
 800422c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004230:	f7fc fcba 	bl	8000ba8 <__aeabi_uldivmod>
 8004234:	4602      	mov	r2, r0
 8004236:	460b      	mov	r3, r1
 8004238:	4613      	mov	r3, r2
 800423a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800423c:	4b0b      	ldr	r3, [pc, #44]	@ (800426c <HAL_RCC_GetSysClockFreq+0x200>)
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	0c1b      	lsrs	r3, r3, #16
 8004242:	f003 0303 	and.w	r3, r3, #3
 8004246:	3301      	adds	r3, #1
 8004248:	005b      	lsls	r3, r3, #1
 800424a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800424c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800424e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004250:	fbb2 f3f3 	udiv	r3, r2, r3
 8004254:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004256:	e002      	b.n	800425e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004258:	4b05      	ldr	r3, [pc, #20]	@ (8004270 <HAL_RCC_GetSysClockFreq+0x204>)
 800425a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800425c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800425e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004260:	4618      	mov	r0, r3
 8004262:	3750      	adds	r7, #80	@ 0x50
 8004264:	46bd      	mov	sp, r7
 8004266:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800426a:	bf00      	nop
 800426c:	40023800 	.word	0x40023800
 8004270:	00f42400 	.word	0x00f42400
 8004274:	007a1200 	.word	0x007a1200

08004278 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004278:	b480      	push	{r7}
 800427a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800427c:	4b03      	ldr	r3, [pc, #12]	@ (800428c <HAL_RCC_GetHCLKFreq+0x14>)
 800427e:	681b      	ldr	r3, [r3, #0]
}
 8004280:	4618      	mov	r0, r3
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr
 800428a:	bf00      	nop
 800428c:	20000000 	.word	0x20000000

08004290 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004294:	f7ff fff0 	bl	8004278 <HAL_RCC_GetHCLKFreq>
 8004298:	4602      	mov	r2, r0
 800429a:	4b05      	ldr	r3, [pc, #20]	@ (80042b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	0a9b      	lsrs	r3, r3, #10
 80042a0:	f003 0307 	and.w	r3, r3, #7
 80042a4:	4903      	ldr	r1, [pc, #12]	@ (80042b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042a6:	5ccb      	ldrb	r3, [r1, r3]
 80042a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40023800 	.word	0x40023800
 80042b4:	08009ecc 	.word	0x08009ecc

080042b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80042bc:	f7ff ffdc 	bl	8004278 <HAL_RCC_GetHCLKFreq>
 80042c0:	4602      	mov	r2, r0
 80042c2:	4b05      	ldr	r3, [pc, #20]	@ (80042d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	0b5b      	lsrs	r3, r3, #13
 80042c8:	f003 0307 	and.w	r3, r3, #7
 80042cc:	4903      	ldr	r1, [pc, #12]	@ (80042dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80042ce:	5ccb      	ldrb	r3, [r1, r3]
 80042d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	40023800 	.word	0x40023800
 80042dc:	08009ecc 	.word	0x08009ecc

080042e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	220f      	movs	r2, #15
 80042ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80042f0:	4b12      	ldr	r3, [pc, #72]	@ (800433c <HAL_RCC_GetClockConfig+0x5c>)
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f003 0203 	and.w	r2, r3, #3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80042fc:	4b0f      	ldr	r3, [pc, #60]	@ (800433c <HAL_RCC_GetClockConfig+0x5c>)
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004308:	4b0c      	ldr	r3, [pc, #48]	@ (800433c <HAL_RCC_GetClockConfig+0x5c>)
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004314:	4b09      	ldr	r3, [pc, #36]	@ (800433c <HAL_RCC_GetClockConfig+0x5c>)
 8004316:	689b      	ldr	r3, [r3, #8]
 8004318:	08db      	lsrs	r3, r3, #3
 800431a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004322:	4b07      	ldr	r3, [pc, #28]	@ (8004340 <HAL_RCC_GetClockConfig+0x60>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f003 0207 	and.w	r2, r3, #7
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	601a      	str	r2, [r3, #0]
}
 800432e:	bf00      	nop
 8004330:	370c      	adds	r7, #12
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	40023800 	.word	0x40023800
 8004340:	40023c00 	.word	0x40023c00

08004344 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e041      	b.n	80043da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800435c:	b2db      	uxtb	r3, r3
 800435e:	2b00      	cmp	r3, #0
 8004360:	d106      	bne.n	8004370 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 f839 	bl	80043e2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2202      	movs	r2, #2
 8004374:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	3304      	adds	r3, #4
 8004380:	4619      	mov	r1, r3
 8004382:	4610      	mov	r0, r2
 8004384:	f000 f9c0 	bl	8004708 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2201      	movs	r2, #1
 80043a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043d8:	2300      	movs	r3, #0
}
 80043da:	4618      	mov	r0, r3
 80043dc:	3708      	adds	r7, #8
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}

080043e2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80043e2:	b480      	push	{r7}
 80043e4:	b083      	sub	sp, #12
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80043ea:	bf00      	nop
 80043ec:	370c      	adds	r7, #12
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr
	...

080043f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004406:	b2db      	uxtb	r3, r3
 8004408:	2b01      	cmp	r3, #1
 800440a:	d001      	beq.n	8004410 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e04e      	b.n	80044ae <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2202      	movs	r2, #2
 8004414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68da      	ldr	r2, [r3, #12]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f042 0201 	orr.w	r2, r2, #1
 8004426:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a23      	ldr	r2, [pc, #140]	@ (80044bc <HAL_TIM_Base_Start_IT+0xc4>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d022      	beq.n	8004478 <HAL_TIM_Base_Start_IT+0x80>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800443a:	d01d      	beq.n	8004478 <HAL_TIM_Base_Start_IT+0x80>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a1f      	ldr	r2, [pc, #124]	@ (80044c0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d018      	beq.n	8004478 <HAL_TIM_Base_Start_IT+0x80>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a1e      	ldr	r2, [pc, #120]	@ (80044c4 <HAL_TIM_Base_Start_IT+0xcc>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d013      	beq.n	8004478 <HAL_TIM_Base_Start_IT+0x80>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a1c      	ldr	r2, [pc, #112]	@ (80044c8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d00e      	beq.n	8004478 <HAL_TIM_Base_Start_IT+0x80>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a1b      	ldr	r2, [pc, #108]	@ (80044cc <HAL_TIM_Base_Start_IT+0xd4>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d009      	beq.n	8004478 <HAL_TIM_Base_Start_IT+0x80>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a19      	ldr	r2, [pc, #100]	@ (80044d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d004      	beq.n	8004478 <HAL_TIM_Base_Start_IT+0x80>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a18      	ldr	r2, [pc, #96]	@ (80044d4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d111      	bne.n	800449c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	f003 0307 	and.w	r3, r3, #7
 8004482:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2b06      	cmp	r3, #6
 8004488:	d010      	beq.n	80044ac <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f042 0201 	orr.w	r2, r2, #1
 8004498:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800449a:	e007      	b.n	80044ac <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f042 0201 	orr.w	r2, r2, #1
 80044aa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3714      	adds	r7, #20
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	40010000 	.word	0x40010000
 80044c0:	40000400 	.word	0x40000400
 80044c4:	40000800 	.word	0x40000800
 80044c8:	40000c00 	.word	0x40000c00
 80044cc:	40010400 	.word	0x40010400
 80044d0:	40014000 	.word	0x40014000
 80044d4:	40001800 	.word	0x40001800

080044d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b084      	sub	sp, #16
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68db      	ldr	r3, [r3, #12]
 80044e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d020      	beq.n	800453c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d01b      	beq.n	800453c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f06f 0202 	mvn.w	r2, #2
 800450c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2201      	movs	r2, #1
 8004512:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	f003 0303 	and.w	r3, r3, #3
 800451e:	2b00      	cmp	r3, #0
 8004520:	d003      	beq.n	800452a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 f8d2 	bl	80046cc <HAL_TIM_IC_CaptureCallback>
 8004528:	e005      	b.n	8004536 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f8c4 	bl	80046b8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 f8d5 	bl	80046e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	f003 0304 	and.w	r3, r3, #4
 8004542:	2b00      	cmp	r3, #0
 8004544:	d020      	beq.n	8004588 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f003 0304 	and.w	r3, r3, #4
 800454c:	2b00      	cmp	r3, #0
 800454e:	d01b      	beq.n	8004588 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f06f 0204 	mvn.w	r2, #4
 8004558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2202      	movs	r2, #2
 800455e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800456a:	2b00      	cmp	r3, #0
 800456c:	d003      	beq.n	8004576 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 f8ac 	bl	80046cc <HAL_TIM_IC_CaptureCallback>
 8004574:	e005      	b.n	8004582 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004576:	6878      	ldr	r0, [r7, #4]
 8004578:	f000 f89e 	bl	80046b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 f8af 	bl	80046e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2200      	movs	r2, #0
 8004586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b00      	cmp	r3, #0
 8004590:	d020      	beq.n	80045d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	f003 0308 	and.w	r3, r3, #8
 8004598:	2b00      	cmp	r3, #0
 800459a:	d01b      	beq.n	80045d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f06f 0208 	mvn.w	r2, #8
 80045a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2204      	movs	r2, #4
 80045aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	69db      	ldr	r3, [r3, #28]
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d003      	beq.n	80045c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 f886 	bl	80046cc <HAL_TIM_IC_CaptureCallback>
 80045c0:	e005      	b.n	80045ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f000 f878 	bl	80046b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	f000 f889 	bl	80046e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	f003 0310 	and.w	r3, r3, #16
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d020      	beq.n	8004620 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f003 0310 	and.w	r3, r3, #16
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d01b      	beq.n	8004620 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f06f 0210 	mvn.w	r2, #16
 80045f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2208      	movs	r2, #8
 80045f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004602:	2b00      	cmp	r3, #0
 8004604:	d003      	beq.n	800460e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 f860 	bl	80046cc <HAL_TIM_IC_CaptureCallback>
 800460c:	e005      	b.n	800461a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f000 f852 	bl	80046b8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f000 f863 	bl	80046e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00c      	beq.n	8004644 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f003 0301 	and.w	r3, r3, #1
 8004630:	2b00      	cmp	r3, #0
 8004632:	d007      	beq.n	8004644 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f06f 0201 	mvn.w	r2, #1
 800463c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7fc ffea 	bl	8001618 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00c      	beq.n	8004668 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004654:	2b00      	cmp	r3, #0
 8004656:	d007      	beq.n	8004668 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 f900 	bl	8004868 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00c      	beq.n	800468c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004678:	2b00      	cmp	r3, #0
 800467a:	d007      	beq.n	800468c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f834 	bl	80046f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	f003 0320 	and.w	r3, r3, #32
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00c      	beq.n	80046b0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	f003 0320 	and.w	r3, r3, #32
 800469c:	2b00      	cmp	r3, #0
 800469e:	d007      	beq.n	80046b0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f06f 0220 	mvn.w	r2, #32
 80046a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 f8d2 	bl	8004854 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046b0:	bf00      	nop
 80046b2:	3710      	adds	r7, #16
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b083      	sub	sp, #12
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046c0:	bf00      	nop
 80046c2:	370c      	adds	r7, #12
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046d4:	bf00      	nop
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr

080046e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr

080046f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr

08004708 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a43      	ldr	r2, [pc, #268]	@ (8004828 <TIM_Base_SetConfig+0x120>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d013      	beq.n	8004748 <TIM_Base_SetConfig+0x40>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004726:	d00f      	beq.n	8004748 <TIM_Base_SetConfig+0x40>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a40      	ldr	r2, [pc, #256]	@ (800482c <TIM_Base_SetConfig+0x124>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d00b      	beq.n	8004748 <TIM_Base_SetConfig+0x40>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	4a3f      	ldr	r2, [pc, #252]	@ (8004830 <TIM_Base_SetConfig+0x128>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d007      	beq.n	8004748 <TIM_Base_SetConfig+0x40>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	4a3e      	ldr	r2, [pc, #248]	@ (8004834 <TIM_Base_SetConfig+0x12c>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d003      	beq.n	8004748 <TIM_Base_SetConfig+0x40>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	4a3d      	ldr	r2, [pc, #244]	@ (8004838 <TIM_Base_SetConfig+0x130>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d108      	bne.n	800475a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800474e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	4313      	orrs	r3, r2
 8004758:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a32      	ldr	r2, [pc, #200]	@ (8004828 <TIM_Base_SetConfig+0x120>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d02b      	beq.n	80047ba <TIM_Base_SetConfig+0xb2>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004768:	d027      	beq.n	80047ba <TIM_Base_SetConfig+0xb2>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a2f      	ldr	r2, [pc, #188]	@ (800482c <TIM_Base_SetConfig+0x124>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d023      	beq.n	80047ba <TIM_Base_SetConfig+0xb2>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a2e      	ldr	r2, [pc, #184]	@ (8004830 <TIM_Base_SetConfig+0x128>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d01f      	beq.n	80047ba <TIM_Base_SetConfig+0xb2>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a2d      	ldr	r2, [pc, #180]	@ (8004834 <TIM_Base_SetConfig+0x12c>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d01b      	beq.n	80047ba <TIM_Base_SetConfig+0xb2>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a2c      	ldr	r2, [pc, #176]	@ (8004838 <TIM_Base_SetConfig+0x130>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d017      	beq.n	80047ba <TIM_Base_SetConfig+0xb2>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a2b      	ldr	r2, [pc, #172]	@ (800483c <TIM_Base_SetConfig+0x134>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d013      	beq.n	80047ba <TIM_Base_SetConfig+0xb2>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a2a      	ldr	r2, [pc, #168]	@ (8004840 <TIM_Base_SetConfig+0x138>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d00f      	beq.n	80047ba <TIM_Base_SetConfig+0xb2>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a29      	ldr	r2, [pc, #164]	@ (8004844 <TIM_Base_SetConfig+0x13c>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d00b      	beq.n	80047ba <TIM_Base_SetConfig+0xb2>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a28      	ldr	r2, [pc, #160]	@ (8004848 <TIM_Base_SetConfig+0x140>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d007      	beq.n	80047ba <TIM_Base_SetConfig+0xb2>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	4a27      	ldr	r2, [pc, #156]	@ (800484c <TIM_Base_SetConfig+0x144>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d003      	beq.n	80047ba <TIM_Base_SetConfig+0xb2>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	4a26      	ldr	r2, [pc, #152]	@ (8004850 <TIM_Base_SetConfig+0x148>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d108      	bne.n	80047cc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	68db      	ldr	r3, [r3, #12]
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	695b      	ldr	r3, [r3, #20]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	689a      	ldr	r2, [r3, #8]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a0e      	ldr	r2, [pc, #56]	@ (8004828 <TIM_Base_SetConfig+0x120>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d003      	beq.n	80047fa <TIM_Base_SetConfig+0xf2>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a10      	ldr	r2, [pc, #64]	@ (8004838 <TIM_Base_SetConfig+0x130>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d103      	bne.n	8004802 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	691a      	ldr	r2, [r3, #16]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f043 0204 	orr.w	r2, r3, #4
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2201      	movs	r2, #1
 8004812:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	68fa      	ldr	r2, [r7, #12]
 8004818:	601a      	str	r2, [r3, #0]
}
 800481a:	bf00      	nop
 800481c:	3714      	adds	r7, #20
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop
 8004828:	40010000 	.word	0x40010000
 800482c:	40000400 	.word	0x40000400
 8004830:	40000800 	.word	0x40000800
 8004834:	40000c00 	.word	0x40000c00
 8004838:	40010400 	.word	0x40010400
 800483c:	40014000 	.word	0x40014000
 8004840:	40014400 	.word	0x40014400
 8004844:	40014800 	.word	0x40014800
 8004848:	40001800 	.word	0x40001800
 800484c:	40001c00 	.word	0x40001c00
 8004850:	40002000 	.word	0x40002000

08004854 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800485c:	bf00      	nop
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004870:	bf00      	nop
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d101      	bne.n	800488e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e042      	b.n	8004914 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004894:	b2db      	uxtb	r3, r3
 8004896:	2b00      	cmp	r3, #0
 8004898:	d106      	bne.n	80048a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f7fc ff88 	bl	80017b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2224      	movs	r2, #36	@ 0x24
 80048ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	68da      	ldr	r2, [r3, #12]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80048be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f000 f973 	bl	8004bac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	691a      	ldr	r2, [r3, #16]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	695a      	ldr	r2, [r3, #20]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	68da      	ldr	r2, [r3, #12]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2200      	movs	r2, #0
 80048fa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2220      	movs	r2, #32
 8004900:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2220      	movs	r2, #32
 8004908:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3708      	adds	r7, #8
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b08a      	sub	sp, #40	@ 0x28
 8004920:	af02      	add	r7, sp, #8
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	603b      	str	r3, [r7, #0]
 8004928:	4613      	mov	r3, r2
 800492a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800492c:	2300      	movs	r3, #0
 800492e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004936:	b2db      	uxtb	r3, r3
 8004938:	2b20      	cmp	r3, #32
 800493a:	d175      	bne.n	8004a28 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d002      	beq.n	8004948 <HAL_UART_Transmit+0x2c>
 8004942:	88fb      	ldrh	r3, [r7, #6]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d101      	bne.n	800494c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004948:	2301      	movs	r3, #1
 800494a:	e06e      	b.n	8004a2a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2200      	movs	r2, #0
 8004950:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2221      	movs	r2, #33	@ 0x21
 8004956:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800495a:	f7fd f947 	bl	8001bec <HAL_GetTick>
 800495e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	88fa      	ldrh	r2, [r7, #6]
 8004964:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	88fa      	ldrh	r2, [r7, #6]
 800496a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004974:	d108      	bne.n	8004988 <HAL_UART_Transmit+0x6c>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d104      	bne.n	8004988 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800497e:	2300      	movs	r3, #0
 8004980:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	61bb      	str	r3, [r7, #24]
 8004986:	e003      	b.n	8004990 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800498c:	2300      	movs	r3, #0
 800498e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004990:	e02e      	b.n	80049f0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	2200      	movs	r2, #0
 800499a:	2180      	movs	r1, #128	@ 0x80
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f000 f848 	bl	8004a32 <UART_WaitOnFlagUntilTimeout>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d005      	beq.n	80049b4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2220      	movs	r2, #32
 80049ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e03a      	b.n	8004a2a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80049b4:	69fb      	ldr	r3, [r7, #28]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d10b      	bne.n	80049d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80049ba:	69bb      	ldr	r3, [r7, #24]
 80049bc:	881b      	ldrh	r3, [r3, #0]
 80049be:	461a      	mov	r2, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049c8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	3302      	adds	r3, #2
 80049ce:	61bb      	str	r3, [r7, #24]
 80049d0:	e007      	b.n	80049e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80049d2:	69fb      	ldr	r3, [r7, #28]
 80049d4:	781a      	ldrb	r2, [r3, #0]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	3301      	adds	r3, #1
 80049e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	3b01      	subs	r3, #1
 80049ea:	b29a      	uxth	r2, r3
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d1cb      	bne.n	8004992 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	9300      	str	r3, [sp, #0]
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	2200      	movs	r2, #0
 8004a02:	2140      	movs	r1, #64	@ 0x40
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f000 f814 	bl	8004a32 <UART_WaitOnFlagUntilTimeout>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d005      	beq.n	8004a1c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	2220      	movs	r2, #32
 8004a14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e006      	b.n	8004a2a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2220      	movs	r2, #32
 8004a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004a24:	2300      	movs	r3, #0
 8004a26:	e000      	b.n	8004a2a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004a28:	2302      	movs	r3, #2
  }
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3720      	adds	r7, #32
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}

08004a32 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004a32:	b580      	push	{r7, lr}
 8004a34:	b086      	sub	sp, #24
 8004a36:	af00      	add	r7, sp, #0
 8004a38:	60f8      	str	r0, [r7, #12]
 8004a3a:	60b9      	str	r1, [r7, #8]
 8004a3c:	603b      	str	r3, [r7, #0]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a42:	e03b      	b.n	8004abc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a44:	6a3b      	ldr	r3, [r7, #32]
 8004a46:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a4a:	d037      	beq.n	8004abc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a4c:	f7fd f8ce 	bl	8001bec <HAL_GetTick>
 8004a50:	4602      	mov	r2, r0
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	6a3a      	ldr	r2, [r7, #32]
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d302      	bcc.n	8004a62 <UART_WaitOnFlagUntilTimeout+0x30>
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d101      	bne.n	8004a66 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e03a      	b.n	8004adc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	f003 0304 	and.w	r3, r3, #4
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d023      	beq.n	8004abc <UART_WaitOnFlagUntilTimeout+0x8a>
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	2b80      	cmp	r3, #128	@ 0x80
 8004a78:	d020      	beq.n	8004abc <UART_WaitOnFlagUntilTimeout+0x8a>
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	2b40      	cmp	r3, #64	@ 0x40
 8004a7e:	d01d      	beq.n	8004abc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0308 	and.w	r3, r3, #8
 8004a8a:	2b08      	cmp	r3, #8
 8004a8c:	d116      	bne.n	8004abc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004a8e:	2300      	movs	r3, #0
 8004a90:	617b      	str	r3, [r7, #20]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	617b      	str	r3, [r7, #20]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	617b      	str	r3, [r7, #20]
 8004aa2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004aa4:	68f8      	ldr	r0, [r7, #12]
 8004aa6:	f000 f81d 	bl	8004ae4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2208      	movs	r2, #8
 8004aae:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	e00f      	b.n	8004adc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	68ba      	ldr	r2, [r7, #8]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	bf0c      	ite	eq
 8004acc:	2301      	moveq	r3, #1
 8004ace:	2300      	movne	r3, #0
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	79fb      	ldrb	r3, [r7, #7]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d0b4      	beq.n	8004a44 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3718      	adds	r7, #24
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b095      	sub	sp, #84	@ 0x54
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	330c      	adds	r3, #12
 8004af2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004af6:	e853 3f00 	ldrex	r3, [r3]
 8004afa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004afe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	330c      	adds	r3, #12
 8004b0a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b0c:	643a      	str	r2, [r7, #64]	@ 0x40
 8004b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b10:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b12:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b14:	e841 2300 	strex	r3, r2, [r1]
 8004b18:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d1e5      	bne.n	8004aec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	3314      	adds	r3, #20
 8004b26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b28:	6a3b      	ldr	r3, [r7, #32]
 8004b2a:	e853 3f00 	ldrex	r3, [r3]
 8004b2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	f023 0301 	bic.w	r3, r3, #1
 8004b36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	3314      	adds	r3, #20
 8004b3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004b42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004b48:	e841 2300 	strex	r3, r2, [r1]
 8004b4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d1e5      	bne.n	8004b20 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d119      	bne.n	8004b90 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	330c      	adds	r3, #12
 8004b62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	e853 3f00 	ldrex	r3, [r3]
 8004b6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	f023 0310 	bic.w	r3, r3, #16
 8004b72:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	330c      	adds	r3, #12
 8004b7a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b7c:	61ba      	str	r2, [r7, #24]
 8004b7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b80:	6979      	ldr	r1, [r7, #20]
 8004b82:	69ba      	ldr	r2, [r7, #24]
 8004b84:	e841 2300 	strex	r3, r2, [r1]
 8004b88:	613b      	str	r3, [r7, #16]
   return(result);
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1e5      	bne.n	8004b5c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2220      	movs	r2, #32
 8004b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004b9e:	bf00      	nop
 8004ba0:	3754      	adds	r7, #84	@ 0x54
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr
	...

08004bac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004bac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bb0:	b0c0      	sub	sp, #256	@ 0x100
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bc8:	68d9      	ldr	r1, [r3, #12]
 8004bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	ea40 0301 	orr.w	r3, r0, r1
 8004bd4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bda:	689a      	ldr	r2, [r3, #8]
 8004bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	431a      	orrs	r2, r3
 8004be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	431a      	orrs	r2, r3
 8004bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bf0:	69db      	ldr	r3, [r3, #28]
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	68db      	ldr	r3, [r3, #12]
 8004c00:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004c04:	f021 010c 	bic.w	r1, r1, #12
 8004c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004c12:	430b      	orrs	r3, r1
 8004c14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c26:	6999      	ldr	r1, [r3, #24]
 8004c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	ea40 0301 	orr.w	r3, r0, r1
 8004c32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	4b8f      	ldr	r3, [pc, #572]	@ (8004e78 <UART_SetConfig+0x2cc>)
 8004c3c:	429a      	cmp	r2, r3
 8004c3e:	d005      	beq.n	8004c4c <UART_SetConfig+0xa0>
 8004c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	4b8d      	ldr	r3, [pc, #564]	@ (8004e7c <UART_SetConfig+0x2d0>)
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d104      	bne.n	8004c56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c4c:	f7ff fb34 	bl	80042b8 <HAL_RCC_GetPCLK2Freq>
 8004c50:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004c54:	e003      	b.n	8004c5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004c56:	f7ff fb1b 	bl	8004290 <HAL_RCC_GetPCLK1Freq>
 8004c5a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c62:	69db      	ldr	r3, [r3, #28]
 8004c64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c68:	f040 810c 	bne.w	8004e84 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004c6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c70:	2200      	movs	r2, #0
 8004c72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004c76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004c7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004c7e:	4622      	mov	r2, r4
 8004c80:	462b      	mov	r3, r5
 8004c82:	1891      	adds	r1, r2, r2
 8004c84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004c86:	415b      	adcs	r3, r3
 8004c88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004c8e:	4621      	mov	r1, r4
 8004c90:	eb12 0801 	adds.w	r8, r2, r1
 8004c94:	4629      	mov	r1, r5
 8004c96:	eb43 0901 	adc.w	r9, r3, r1
 8004c9a:	f04f 0200 	mov.w	r2, #0
 8004c9e:	f04f 0300 	mov.w	r3, #0
 8004ca2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ca6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004caa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004cae:	4690      	mov	r8, r2
 8004cb0:	4699      	mov	r9, r3
 8004cb2:	4623      	mov	r3, r4
 8004cb4:	eb18 0303 	adds.w	r3, r8, r3
 8004cb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004cbc:	462b      	mov	r3, r5
 8004cbe:	eb49 0303 	adc.w	r3, r9, r3
 8004cc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004cd2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004cd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004cda:	460b      	mov	r3, r1
 8004cdc:	18db      	adds	r3, r3, r3
 8004cde:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	eb42 0303 	adc.w	r3, r2, r3
 8004ce6:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ce8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004cec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004cf0:	f7fb ff5a 	bl	8000ba8 <__aeabi_uldivmod>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	4b61      	ldr	r3, [pc, #388]	@ (8004e80 <UART_SetConfig+0x2d4>)
 8004cfa:	fba3 2302 	umull	r2, r3, r3, r2
 8004cfe:	095b      	lsrs	r3, r3, #5
 8004d00:	011c      	lsls	r4, r3, #4
 8004d02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d06:	2200      	movs	r2, #0
 8004d08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d0c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004d10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004d14:	4642      	mov	r2, r8
 8004d16:	464b      	mov	r3, r9
 8004d18:	1891      	adds	r1, r2, r2
 8004d1a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004d1c:	415b      	adcs	r3, r3
 8004d1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004d24:	4641      	mov	r1, r8
 8004d26:	eb12 0a01 	adds.w	sl, r2, r1
 8004d2a:	4649      	mov	r1, r9
 8004d2c:	eb43 0b01 	adc.w	fp, r3, r1
 8004d30:	f04f 0200 	mov.w	r2, #0
 8004d34:	f04f 0300 	mov.w	r3, #0
 8004d38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d44:	4692      	mov	sl, r2
 8004d46:	469b      	mov	fp, r3
 8004d48:	4643      	mov	r3, r8
 8004d4a:	eb1a 0303 	adds.w	r3, sl, r3
 8004d4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d52:	464b      	mov	r3, r9
 8004d54:	eb4b 0303 	adc.w	r3, fp, r3
 8004d58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d68:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004d6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004d70:	460b      	mov	r3, r1
 8004d72:	18db      	adds	r3, r3, r3
 8004d74:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d76:	4613      	mov	r3, r2
 8004d78:	eb42 0303 	adc.w	r3, r2, r3
 8004d7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004d82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004d86:	f7fb ff0f 	bl	8000ba8 <__aeabi_uldivmod>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	460b      	mov	r3, r1
 8004d8e:	4611      	mov	r1, r2
 8004d90:	4b3b      	ldr	r3, [pc, #236]	@ (8004e80 <UART_SetConfig+0x2d4>)
 8004d92:	fba3 2301 	umull	r2, r3, r3, r1
 8004d96:	095b      	lsrs	r3, r3, #5
 8004d98:	2264      	movs	r2, #100	@ 0x64
 8004d9a:	fb02 f303 	mul.w	r3, r2, r3
 8004d9e:	1acb      	subs	r3, r1, r3
 8004da0:	00db      	lsls	r3, r3, #3
 8004da2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004da6:	4b36      	ldr	r3, [pc, #216]	@ (8004e80 <UART_SetConfig+0x2d4>)
 8004da8:	fba3 2302 	umull	r2, r3, r3, r2
 8004dac:	095b      	lsrs	r3, r3, #5
 8004dae:	005b      	lsls	r3, r3, #1
 8004db0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004db4:	441c      	add	r4, r3
 8004db6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004dba:	2200      	movs	r2, #0
 8004dbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004dc0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004dc4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004dc8:	4642      	mov	r2, r8
 8004dca:	464b      	mov	r3, r9
 8004dcc:	1891      	adds	r1, r2, r2
 8004dce:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004dd0:	415b      	adcs	r3, r3
 8004dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004dd4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004dd8:	4641      	mov	r1, r8
 8004dda:	1851      	adds	r1, r2, r1
 8004ddc:	6339      	str	r1, [r7, #48]	@ 0x30
 8004dde:	4649      	mov	r1, r9
 8004de0:	414b      	adcs	r3, r1
 8004de2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004de4:	f04f 0200 	mov.w	r2, #0
 8004de8:	f04f 0300 	mov.w	r3, #0
 8004dec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004df0:	4659      	mov	r1, fp
 8004df2:	00cb      	lsls	r3, r1, #3
 8004df4:	4651      	mov	r1, sl
 8004df6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004dfa:	4651      	mov	r1, sl
 8004dfc:	00ca      	lsls	r2, r1, #3
 8004dfe:	4610      	mov	r0, r2
 8004e00:	4619      	mov	r1, r3
 8004e02:	4603      	mov	r3, r0
 8004e04:	4642      	mov	r2, r8
 8004e06:	189b      	adds	r3, r3, r2
 8004e08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e0c:	464b      	mov	r3, r9
 8004e0e:	460a      	mov	r2, r1
 8004e10:	eb42 0303 	adc.w	r3, r2, r3
 8004e14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004e24:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004e28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	18db      	adds	r3, r3, r3
 8004e30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004e32:	4613      	mov	r3, r2
 8004e34:	eb42 0303 	adc.w	r3, r2, r3
 8004e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004e3e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004e42:	f7fb feb1 	bl	8000ba8 <__aeabi_uldivmod>
 8004e46:	4602      	mov	r2, r0
 8004e48:	460b      	mov	r3, r1
 8004e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e80 <UART_SetConfig+0x2d4>)
 8004e4c:	fba3 1302 	umull	r1, r3, r3, r2
 8004e50:	095b      	lsrs	r3, r3, #5
 8004e52:	2164      	movs	r1, #100	@ 0x64
 8004e54:	fb01 f303 	mul.w	r3, r1, r3
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	3332      	adds	r3, #50	@ 0x32
 8004e5e:	4a08      	ldr	r2, [pc, #32]	@ (8004e80 <UART_SetConfig+0x2d4>)
 8004e60:	fba2 2303 	umull	r2, r3, r2, r3
 8004e64:	095b      	lsrs	r3, r3, #5
 8004e66:	f003 0207 	and.w	r2, r3, #7
 8004e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4422      	add	r2, r4
 8004e72:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004e74:	e106      	b.n	8005084 <UART_SetConfig+0x4d8>
 8004e76:	bf00      	nop
 8004e78:	40011000 	.word	0x40011000
 8004e7c:	40011400 	.word	0x40011400
 8004e80:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e88:	2200      	movs	r2, #0
 8004e8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004e8e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004e92:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004e96:	4642      	mov	r2, r8
 8004e98:	464b      	mov	r3, r9
 8004e9a:	1891      	adds	r1, r2, r2
 8004e9c:	6239      	str	r1, [r7, #32]
 8004e9e:	415b      	adcs	r3, r3
 8004ea0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ea2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004ea6:	4641      	mov	r1, r8
 8004ea8:	1854      	adds	r4, r2, r1
 8004eaa:	4649      	mov	r1, r9
 8004eac:	eb43 0501 	adc.w	r5, r3, r1
 8004eb0:	f04f 0200 	mov.w	r2, #0
 8004eb4:	f04f 0300 	mov.w	r3, #0
 8004eb8:	00eb      	lsls	r3, r5, #3
 8004eba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ebe:	00e2      	lsls	r2, r4, #3
 8004ec0:	4614      	mov	r4, r2
 8004ec2:	461d      	mov	r5, r3
 8004ec4:	4643      	mov	r3, r8
 8004ec6:	18e3      	adds	r3, r4, r3
 8004ec8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004ecc:	464b      	mov	r3, r9
 8004ece:	eb45 0303 	adc.w	r3, r5, r3
 8004ed2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004ee2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004ee6:	f04f 0200 	mov.w	r2, #0
 8004eea:	f04f 0300 	mov.w	r3, #0
 8004eee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004ef2:	4629      	mov	r1, r5
 8004ef4:	008b      	lsls	r3, r1, #2
 8004ef6:	4621      	mov	r1, r4
 8004ef8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004efc:	4621      	mov	r1, r4
 8004efe:	008a      	lsls	r2, r1, #2
 8004f00:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004f04:	f7fb fe50 	bl	8000ba8 <__aeabi_uldivmod>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	460b      	mov	r3, r1
 8004f0c:	4b60      	ldr	r3, [pc, #384]	@ (8005090 <UART_SetConfig+0x4e4>)
 8004f0e:	fba3 2302 	umull	r2, r3, r3, r2
 8004f12:	095b      	lsrs	r3, r3, #5
 8004f14:	011c      	lsls	r4, r3, #4
 8004f16:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004f20:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004f24:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004f28:	4642      	mov	r2, r8
 8004f2a:	464b      	mov	r3, r9
 8004f2c:	1891      	adds	r1, r2, r2
 8004f2e:	61b9      	str	r1, [r7, #24]
 8004f30:	415b      	adcs	r3, r3
 8004f32:	61fb      	str	r3, [r7, #28]
 8004f34:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f38:	4641      	mov	r1, r8
 8004f3a:	1851      	adds	r1, r2, r1
 8004f3c:	6139      	str	r1, [r7, #16]
 8004f3e:	4649      	mov	r1, r9
 8004f40:	414b      	adcs	r3, r1
 8004f42:	617b      	str	r3, [r7, #20]
 8004f44:	f04f 0200 	mov.w	r2, #0
 8004f48:	f04f 0300 	mov.w	r3, #0
 8004f4c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f50:	4659      	mov	r1, fp
 8004f52:	00cb      	lsls	r3, r1, #3
 8004f54:	4651      	mov	r1, sl
 8004f56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f5a:	4651      	mov	r1, sl
 8004f5c:	00ca      	lsls	r2, r1, #3
 8004f5e:	4610      	mov	r0, r2
 8004f60:	4619      	mov	r1, r3
 8004f62:	4603      	mov	r3, r0
 8004f64:	4642      	mov	r2, r8
 8004f66:	189b      	adds	r3, r3, r2
 8004f68:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004f6c:	464b      	mov	r3, r9
 8004f6e:	460a      	mov	r2, r1
 8004f70:	eb42 0303 	adc.w	r3, r2, r3
 8004f74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004f82:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004f84:	f04f 0200 	mov.w	r2, #0
 8004f88:	f04f 0300 	mov.w	r3, #0
 8004f8c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004f90:	4649      	mov	r1, r9
 8004f92:	008b      	lsls	r3, r1, #2
 8004f94:	4641      	mov	r1, r8
 8004f96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f9a:	4641      	mov	r1, r8
 8004f9c:	008a      	lsls	r2, r1, #2
 8004f9e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004fa2:	f7fb fe01 	bl	8000ba8 <__aeabi_uldivmod>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	460b      	mov	r3, r1
 8004faa:	4611      	mov	r1, r2
 8004fac:	4b38      	ldr	r3, [pc, #224]	@ (8005090 <UART_SetConfig+0x4e4>)
 8004fae:	fba3 2301 	umull	r2, r3, r3, r1
 8004fb2:	095b      	lsrs	r3, r3, #5
 8004fb4:	2264      	movs	r2, #100	@ 0x64
 8004fb6:	fb02 f303 	mul.w	r3, r2, r3
 8004fba:	1acb      	subs	r3, r1, r3
 8004fbc:	011b      	lsls	r3, r3, #4
 8004fbe:	3332      	adds	r3, #50	@ 0x32
 8004fc0:	4a33      	ldr	r2, [pc, #204]	@ (8005090 <UART_SetConfig+0x4e4>)
 8004fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc6:	095b      	lsrs	r3, r3, #5
 8004fc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004fcc:	441c      	add	r4, r3
 8004fce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	673b      	str	r3, [r7, #112]	@ 0x70
 8004fd6:	677a      	str	r2, [r7, #116]	@ 0x74
 8004fd8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004fdc:	4642      	mov	r2, r8
 8004fde:	464b      	mov	r3, r9
 8004fe0:	1891      	adds	r1, r2, r2
 8004fe2:	60b9      	str	r1, [r7, #8]
 8004fe4:	415b      	adcs	r3, r3
 8004fe6:	60fb      	str	r3, [r7, #12]
 8004fe8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fec:	4641      	mov	r1, r8
 8004fee:	1851      	adds	r1, r2, r1
 8004ff0:	6039      	str	r1, [r7, #0]
 8004ff2:	4649      	mov	r1, r9
 8004ff4:	414b      	adcs	r3, r1
 8004ff6:	607b      	str	r3, [r7, #4]
 8004ff8:	f04f 0200 	mov.w	r2, #0
 8004ffc:	f04f 0300 	mov.w	r3, #0
 8005000:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005004:	4659      	mov	r1, fp
 8005006:	00cb      	lsls	r3, r1, #3
 8005008:	4651      	mov	r1, sl
 800500a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800500e:	4651      	mov	r1, sl
 8005010:	00ca      	lsls	r2, r1, #3
 8005012:	4610      	mov	r0, r2
 8005014:	4619      	mov	r1, r3
 8005016:	4603      	mov	r3, r0
 8005018:	4642      	mov	r2, r8
 800501a:	189b      	adds	r3, r3, r2
 800501c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800501e:	464b      	mov	r3, r9
 8005020:	460a      	mov	r2, r1
 8005022:	eb42 0303 	adc.w	r3, r2, r3
 8005026:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	2200      	movs	r2, #0
 8005030:	663b      	str	r3, [r7, #96]	@ 0x60
 8005032:	667a      	str	r2, [r7, #100]	@ 0x64
 8005034:	f04f 0200 	mov.w	r2, #0
 8005038:	f04f 0300 	mov.w	r3, #0
 800503c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005040:	4649      	mov	r1, r9
 8005042:	008b      	lsls	r3, r1, #2
 8005044:	4641      	mov	r1, r8
 8005046:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800504a:	4641      	mov	r1, r8
 800504c:	008a      	lsls	r2, r1, #2
 800504e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005052:	f7fb fda9 	bl	8000ba8 <__aeabi_uldivmod>
 8005056:	4602      	mov	r2, r0
 8005058:	460b      	mov	r3, r1
 800505a:	4b0d      	ldr	r3, [pc, #52]	@ (8005090 <UART_SetConfig+0x4e4>)
 800505c:	fba3 1302 	umull	r1, r3, r3, r2
 8005060:	095b      	lsrs	r3, r3, #5
 8005062:	2164      	movs	r1, #100	@ 0x64
 8005064:	fb01 f303 	mul.w	r3, r1, r3
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	011b      	lsls	r3, r3, #4
 800506c:	3332      	adds	r3, #50	@ 0x32
 800506e:	4a08      	ldr	r2, [pc, #32]	@ (8005090 <UART_SetConfig+0x4e4>)
 8005070:	fba2 2303 	umull	r2, r3, r2, r3
 8005074:	095b      	lsrs	r3, r3, #5
 8005076:	f003 020f 	and.w	r2, r3, #15
 800507a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4422      	add	r2, r4
 8005082:	609a      	str	r2, [r3, #8]
}
 8005084:	bf00      	nop
 8005086:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800508a:	46bd      	mov	sp, r7
 800508c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005090:	51eb851f 	.word	0x51eb851f

08005094 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005094:	b480      	push	{r7}
 8005096:	b085      	sub	sp, #20
 8005098:	af00      	add	r7, sp, #0
 800509a:	4603      	mov	r3, r0
 800509c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800509e:	2300      	movs	r3, #0
 80050a0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80050a2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80050a6:	2b84      	cmp	r3, #132	@ 0x84
 80050a8:	d005      	beq.n	80050b6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80050aa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	4413      	add	r3, r2
 80050b2:	3303      	adds	r3, #3
 80050b4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80050b6:	68fb      	ldr	r3, [r7, #12]
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3714      	adds	r7, #20
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80050c8:	f000 feb6 	bl	8005e38 <vTaskStartScheduler>
  
  return osOK;
 80050cc:	2300      	movs	r3, #0
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	bd80      	pop	{r7, pc}

080050d2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80050d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050d4:	b089      	sub	sp, #36	@ 0x24
 80050d6:	af04      	add	r7, sp, #16
 80050d8:	6078      	str	r0, [r7, #4]
 80050da:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	695b      	ldr	r3, [r3, #20]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d020      	beq.n	8005126 <osThreadCreate+0x54>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	699b      	ldr	r3, [r3, #24]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d01c      	beq.n	8005126 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	685c      	ldr	r4, [r3, #4]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	691e      	ldr	r6, [r3, #16]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80050fe:	4618      	mov	r0, r3
 8005100:	f7ff ffc8 	bl	8005094 <makeFreeRtosPriority>
 8005104:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	695b      	ldr	r3, [r3, #20]
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800510e:	9202      	str	r2, [sp, #8]
 8005110:	9301      	str	r3, [sp, #4]
 8005112:	9100      	str	r1, [sp, #0]
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	4632      	mov	r2, r6
 8005118:	4629      	mov	r1, r5
 800511a:	4620      	mov	r0, r4
 800511c:	f000 fca6 	bl	8005a6c <xTaskCreateStatic>
 8005120:	4603      	mov	r3, r0
 8005122:	60fb      	str	r3, [r7, #12]
 8005124:	e01c      	b.n	8005160 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	685c      	ldr	r4, [r3, #4]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005132:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800513a:	4618      	mov	r0, r3
 800513c:	f7ff ffaa 	bl	8005094 <makeFreeRtosPriority>
 8005140:	4602      	mov	r2, r0
 8005142:	f107 030c 	add.w	r3, r7, #12
 8005146:	9301      	str	r3, [sp, #4]
 8005148:	9200      	str	r2, [sp, #0]
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	4632      	mov	r2, r6
 800514e:	4629      	mov	r1, r5
 8005150:	4620      	mov	r0, r4
 8005152:	f000 fceb 	bl	8005b2c <xTaskCreate>
 8005156:	4603      	mov	r3, r0
 8005158:	2b01      	cmp	r3, #1
 800515a:	d001      	beq.n	8005160 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800515c:	2300      	movs	r3, #0
 800515e:	e000      	b.n	8005162 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005160:	68fb      	ldr	r3, [r7, #12]
}
 8005162:	4618      	mov	r0, r3
 8005164:	3714      	adds	r7, #20
 8005166:	46bd      	mov	sp, r7
 8005168:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800516a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800516a:	b580      	push	{r7, lr}
 800516c:	b084      	sub	sp, #16
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d001      	beq.n	8005180 <osDelay+0x16>
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	e000      	b.n	8005182 <osDelay+0x18>
 8005180:	2301      	movs	r3, #1
 8005182:	4618      	mov	r0, r3
 8005184:	f000 fe22 	bl	8005dcc <vTaskDelay>
  
  return osOK;
 8005188:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800518a:	4618      	mov	r0, r3
 800518c:	3710      	adds	r7, #16
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}

08005192 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005192:	b480      	push	{r7}
 8005194:	b083      	sub	sp, #12
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	f103 0208 	add.w	r2, r3, #8
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80051aa:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f103 0208 	add.w	r2, r3, #8
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f103 0208 	add.w	r2, r3, #8
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2200      	movs	r2, #0
 80051c4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80051c6:	bf00      	nop
 80051c8:	370c      	adds	r7, #12
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr

080051d2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80051d2:	b480      	push	{r7}
 80051d4:	b083      	sub	sp, #12
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80051e0:	bf00      	nop
 80051e2:	370c      	adds	r7, #12
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80051ec:	b480      	push	{r7}
 80051ee:	b085      	sub	sp, #20
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	68fa      	ldr	r2, [r7, #12]
 8005200:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	689a      	ldr	r2, [r3, #8]
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	683a      	ldr	r2, [r7, #0]
 8005210:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	1c5a      	adds	r2, r3, #1
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	601a      	str	r2, [r3, #0]
}
 8005228:	bf00      	nop
 800522a:	3714      	adds	r7, #20
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005234:	b480      	push	{r7}
 8005236:	b085      	sub	sp, #20
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800524a:	d103      	bne.n	8005254 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	691b      	ldr	r3, [r3, #16]
 8005250:	60fb      	str	r3, [r7, #12]
 8005252:	e00c      	b.n	800526e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	3308      	adds	r3, #8
 8005258:	60fb      	str	r3, [r7, #12]
 800525a:	e002      	b.n	8005262 <vListInsert+0x2e>
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	60fb      	str	r3, [r7, #12]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	685b      	ldr	r3, [r3, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	68ba      	ldr	r2, [r7, #8]
 800526a:	429a      	cmp	r2, r3
 800526c:	d2f6      	bcs.n	800525c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	685a      	ldr	r2, [r3, #4]
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	683a      	ldr	r2, [r7, #0]
 800527c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	683a      	ldr	r2, [r7, #0]
 8005288:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	1c5a      	adds	r2, r3, #1
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	601a      	str	r2, [r3, #0]
}
 800529a:	bf00      	nop
 800529c:	3714      	adds	r7, #20
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr

080052a6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80052a6:	b480      	push	{r7}
 80052a8:	b085      	sub	sp, #20
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	691b      	ldr	r3, [r3, #16]
 80052b2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	6892      	ldr	r2, [r2, #8]
 80052bc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	687a      	ldr	r2, [r7, #4]
 80052c4:	6852      	ldr	r2, [r2, #4]
 80052c6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d103      	bne.n	80052da <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	689a      	ldr	r2, [r3, #8]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	1e5a      	subs	r2, r3, #1
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3714      	adds	r7, #20
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
	...

080052fc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b084      	sub	sp, #16
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d10b      	bne.n	8005328 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005314:	f383 8811 	msr	BASEPRI, r3
 8005318:	f3bf 8f6f 	isb	sy
 800531c:	f3bf 8f4f 	dsb	sy
 8005320:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005322:	bf00      	nop
 8005324:	bf00      	nop
 8005326:	e7fd      	b.n	8005324 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005328:	f001 fbe6 	bl	8006af8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681a      	ldr	r2, [r3, #0]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005334:	68f9      	ldr	r1, [r7, #12]
 8005336:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005338:	fb01 f303 	mul.w	r3, r1, r3
 800533c:	441a      	add	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2200      	movs	r2, #0
 8005346:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005358:	3b01      	subs	r3, #1
 800535a:	68f9      	ldr	r1, [r7, #12]
 800535c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800535e:	fb01 f303 	mul.w	r3, r1, r3
 8005362:	441a      	add	r2, r3
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	22ff      	movs	r2, #255	@ 0xff
 800536c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	22ff      	movs	r2, #255	@ 0xff
 8005374:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d114      	bne.n	80053a8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	691b      	ldr	r3, [r3, #16]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d01a      	beq.n	80053bc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	3310      	adds	r3, #16
 800538a:	4618      	mov	r0, r3
 800538c:	f000 ffae 	bl	80062ec <xTaskRemoveFromEventList>
 8005390:	4603      	mov	r3, r0
 8005392:	2b00      	cmp	r3, #0
 8005394:	d012      	beq.n	80053bc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005396:	4b0d      	ldr	r3, [pc, #52]	@ (80053cc <xQueueGenericReset+0xd0>)
 8005398:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800539c:	601a      	str	r2, [r3, #0]
 800539e:	f3bf 8f4f 	dsb	sy
 80053a2:	f3bf 8f6f 	isb	sy
 80053a6:	e009      	b.n	80053bc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	3310      	adds	r3, #16
 80053ac:	4618      	mov	r0, r3
 80053ae:	f7ff fef0 	bl	8005192 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	3324      	adds	r3, #36	@ 0x24
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7ff feeb 	bl	8005192 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80053bc:	f001 fbce 	bl	8006b5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80053c0:	2301      	movs	r3, #1
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3710      	adds	r7, #16
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	e000ed04 	.word	0xe000ed04

080053d0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b08a      	sub	sp, #40	@ 0x28
 80053d4:	af02      	add	r7, sp, #8
 80053d6:	60f8      	str	r0, [r7, #12]
 80053d8:	60b9      	str	r1, [r7, #8]
 80053da:	4613      	mov	r3, r2
 80053dc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d10b      	bne.n	80053fc <xQueueGenericCreate+0x2c>
	__asm volatile
 80053e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053e8:	f383 8811 	msr	BASEPRI, r3
 80053ec:	f3bf 8f6f 	isb	sy
 80053f0:	f3bf 8f4f 	dsb	sy
 80053f4:	613b      	str	r3, [r7, #16]
}
 80053f6:	bf00      	nop
 80053f8:	bf00      	nop
 80053fa:	e7fd      	b.n	80053f8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	68ba      	ldr	r2, [r7, #8]
 8005400:	fb02 f303 	mul.w	r3, r2, r3
 8005404:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005406:	69fb      	ldr	r3, [r7, #28]
 8005408:	3348      	adds	r3, #72	@ 0x48
 800540a:	4618      	mov	r0, r3
 800540c:	f001 fc54 	bl	8006cb8 <pvPortMalloc>
 8005410:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d011      	beq.n	800543c <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	3348      	adds	r3, #72	@ 0x48
 8005420:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	2200      	movs	r2, #0
 8005426:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800542a:	79fa      	ldrb	r2, [r7, #7]
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	9300      	str	r3, [sp, #0]
 8005430:	4613      	mov	r3, r2
 8005432:	697a      	ldr	r2, [r7, #20]
 8005434:	68b9      	ldr	r1, [r7, #8]
 8005436:	68f8      	ldr	r0, [r7, #12]
 8005438:	f000 f805 	bl	8005446 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800543c:	69bb      	ldr	r3, [r7, #24]
	}
 800543e:	4618      	mov	r0, r3
 8005440:	3720      	adds	r7, #32
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}

08005446 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005446:	b580      	push	{r7, lr}
 8005448:	b084      	sub	sp, #16
 800544a:	af00      	add	r7, sp, #0
 800544c:	60f8      	str	r0, [r7, #12]
 800544e:	60b9      	str	r1, [r7, #8]
 8005450:	607a      	str	r2, [r7, #4]
 8005452:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d103      	bne.n	8005462 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800545a:	69bb      	ldr	r3, [r7, #24]
 800545c:	69ba      	ldr	r2, [r7, #24]
 800545e:	601a      	str	r2, [r3, #0]
 8005460:	e002      	b.n	8005468 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005462:	69bb      	ldr	r3, [r7, #24]
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005468:	69bb      	ldr	r3, [r7, #24]
 800546a:	68fa      	ldr	r2, [r7, #12]
 800546c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800546e:	69bb      	ldr	r3, [r7, #24]
 8005470:	68ba      	ldr	r2, [r7, #8]
 8005472:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005474:	2101      	movs	r1, #1
 8005476:	69b8      	ldr	r0, [r7, #24]
 8005478:	f7ff ff40 	bl	80052fc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800547c:	bf00      	nop
 800547e:	3710      	adds	r7, #16
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b08e      	sub	sp, #56	@ 0x38
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	607a      	str	r2, [r7, #4]
 8005490:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005492:	2300      	movs	r3, #0
 8005494:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800549a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800549c:	2b00      	cmp	r3, #0
 800549e:	d10b      	bne.n	80054b8 <xQueueGenericSend+0x34>
	__asm volatile
 80054a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a4:	f383 8811 	msr	BASEPRI, r3
 80054a8:	f3bf 8f6f 	isb	sy
 80054ac:	f3bf 8f4f 	dsb	sy
 80054b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80054b2:	bf00      	nop
 80054b4:	bf00      	nop
 80054b6:	e7fd      	b.n	80054b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d103      	bne.n	80054c6 <xQueueGenericSend+0x42>
 80054be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d101      	bne.n	80054ca <xQueueGenericSend+0x46>
 80054c6:	2301      	movs	r3, #1
 80054c8:	e000      	b.n	80054cc <xQueueGenericSend+0x48>
 80054ca:	2300      	movs	r3, #0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d10b      	bne.n	80054e8 <xQueueGenericSend+0x64>
	__asm volatile
 80054d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d4:	f383 8811 	msr	BASEPRI, r3
 80054d8:	f3bf 8f6f 	isb	sy
 80054dc:	f3bf 8f4f 	dsb	sy
 80054e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80054e2:	bf00      	nop
 80054e4:	bf00      	nop
 80054e6:	e7fd      	b.n	80054e4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d103      	bne.n	80054f6 <xQueueGenericSend+0x72>
 80054ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d101      	bne.n	80054fa <xQueueGenericSend+0x76>
 80054f6:	2301      	movs	r3, #1
 80054f8:	e000      	b.n	80054fc <xQueueGenericSend+0x78>
 80054fa:	2300      	movs	r3, #0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d10b      	bne.n	8005518 <xQueueGenericSend+0x94>
	__asm volatile
 8005500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005504:	f383 8811 	msr	BASEPRI, r3
 8005508:	f3bf 8f6f 	isb	sy
 800550c:	f3bf 8f4f 	dsb	sy
 8005510:	623b      	str	r3, [r7, #32]
}
 8005512:	bf00      	nop
 8005514:	bf00      	nop
 8005516:	e7fd      	b.n	8005514 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005518:	f001 f8ae 	bl	8006678 <xTaskGetSchedulerState>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d102      	bne.n	8005528 <xQueueGenericSend+0xa4>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d101      	bne.n	800552c <xQueueGenericSend+0xa8>
 8005528:	2301      	movs	r3, #1
 800552a:	e000      	b.n	800552e <xQueueGenericSend+0xaa>
 800552c:	2300      	movs	r3, #0
 800552e:	2b00      	cmp	r3, #0
 8005530:	d10b      	bne.n	800554a <xQueueGenericSend+0xc6>
	__asm volatile
 8005532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005536:	f383 8811 	msr	BASEPRI, r3
 800553a:	f3bf 8f6f 	isb	sy
 800553e:	f3bf 8f4f 	dsb	sy
 8005542:	61fb      	str	r3, [r7, #28]
}
 8005544:	bf00      	nop
 8005546:	bf00      	nop
 8005548:	e7fd      	b.n	8005546 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800554a:	f001 fad5 	bl	8006af8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800554e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005550:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005556:	429a      	cmp	r2, r3
 8005558:	d302      	bcc.n	8005560 <xQueueGenericSend+0xdc>
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	2b02      	cmp	r3, #2
 800555e:	d129      	bne.n	80055b4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005560:	683a      	ldr	r2, [r7, #0]
 8005562:	68b9      	ldr	r1, [r7, #8]
 8005564:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005566:	f000 f971 	bl	800584c <prvCopyDataToQueue>
 800556a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800556c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005570:	2b00      	cmp	r3, #0
 8005572:	d010      	beq.n	8005596 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005576:	3324      	adds	r3, #36	@ 0x24
 8005578:	4618      	mov	r0, r3
 800557a:	f000 feb7 	bl	80062ec <xTaskRemoveFromEventList>
 800557e:	4603      	mov	r3, r0
 8005580:	2b00      	cmp	r3, #0
 8005582:	d013      	beq.n	80055ac <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005584:	4b3f      	ldr	r3, [pc, #252]	@ (8005684 <xQueueGenericSend+0x200>)
 8005586:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800558a:	601a      	str	r2, [r3, #0]
 800558c:	f3bf 8f4f 	dsb	sy
 8005590:	f3bf 8f6f 	isb	sy
 8005594:	e00a      	b.n	80055ac <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005596:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005598:	2b00      	cmp	r3, #0
 800559a:	d007      	beq.n	80055ac <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800559c:	4b39      	ldr	r3, [pc, #228]	@ (8005684 <xQueueGenericSend+0x200>)
 800559e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055a2:	601a      	str	r2, [r3, #0]
 80055a4:	f3bf 8f4f 	dsb	sy
 80055a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80055ac:	f001 fad6 	bl	8006b5c <vPortExitCritical>
				return pdPASS;
 80055b0:	2301      	movs	r3, #1
 80055b2:	e063      	b.n	800567c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d103      	bne.n	80055c2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80055ba:	f001 facf 	bl	8006b5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80055be:	2300      	movs	r3, #0
 80055c0:	e05c      	b.n	800567c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80055c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d106      	bne.n	80055d6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80055c8:	f107 0314 	add.w	r3, r7, #20
 80055cc:	4618      	mov	r0, r3
 80055ce:	f000 fef1 	bl	80063b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80055d2:	2301      	movs	r3, #1
 80055d4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80055d6:	f001 fac1 	bl	8006b5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80055da:	f000 fc97 	bl	8005f0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80055de:	f001 fa8b 	bl	8006af8 <vPortEnterCritical>
 80055e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055e8:	b25b      	sxtb	r3, r3
 80055ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80055ee:	d103      	bne.n	80055f8 <xQueueGenericSend+0x174>
 80055f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055fe:	b25b      	sxtb	r3, r3
 8005600:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005604:	d103      	bne.n	800560e <xQueueGenericSend+0x18a>
 8005606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005608:	2200      	movs	r2, #0
 800560a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800560e:	f001 faa5 	bl	8006b5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005612:	1d3a      	adds	r2, r7, #4
 8005614:	f107 0314 	add.w	r3, r7, #20
 8005618:	4611      	mov	r1, r2
 800561a:	4618      	mov	r0, r3
 800561c:	f000 fee0 	bl	80063e0 <xTaskCheckForTimeOut>
 8005620:	4603      	mov	r3, r0
 8005622:	2b00      	cmp	r3, #0
 8005624:	d124      	bne.n	8005670 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005626:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005628:	f000 fa08 	bl	8005a3c <prvIsQueueFull>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d018      	beq.n	8005664 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005634:	3310      	adds	r3, #16
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	4611      	mov	r1, r2
 800563a:	4618      	mov	r0, r3
 800563c:	f000 fe30 	bl	80062a0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005640:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005642:	f000 f993 	bl	800596c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005646:	f000 fc6f 	bl	8005f28 <xTaskResumeAll>
 800564a:	4603      	mov	r3, r0
 800564c:	2b00      	cmp	r3, #0
 800564e:	f47f af7c 	bne.w	800554a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005652:	4b0c      	ldr	r3, [pc, #48]	@ (8005684 <xQueueGenericSend+0x200>)
 8005654:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005658:	601a      	str	r2, [r3, #0]
 800565a:	f3bf 8f4f 	dsb	sy
 800565e:	f3bf 8f6f 	isb	sy
 8005662:	e772      	b.n	800554a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005664:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005666:	f000 f981 	bl	800596c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800566a:	f000 fc5d 	bl	8005f28 <xTaskResumeAll>
 800566e:	e76c      	b.n	800554a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005670:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005672:	f000 f97b 	bl	800596c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005676:	f000 fc57 	bl	8005f28 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800567a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800567c:	4618      	mov	r0, r3
 800567e:	3738      	adds	r7, #56	@ 0x38
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}
 8005684:	e000ed04 	.word	0xe000ed04

08005688 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b08c      	sub	sp, #48	@ 0x30
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005694:	2300      	movs	r3, #0
 8005696:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800569c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10b      	bne.n	80056ba <xQueueReceive+0x32>
	__asm volatile
 80056a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056a6:	f383 8811 	msr	BASEPRI, r3
 80056aa:	f3bf 8f6f 	isb	sy
 80056ae:	f3bf 8f4f 	dsb	sy
 80056b2:	623b      	str	r3, [r7, #32]
}
 80056b4:	bf00      	nop
 80056b6:	bf00      	nop
 80056b8:	e7fd      	b.n	80056b6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d103      	bne.n	80056c8 <xQueueReceive+0x40>
 80056c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d101      	bne.n	80056cc <xQueueReceive+0x44>
 80056c8:	2301      	movs	r3, #1
 80056ca:	e000      	b.n	80056ce <xQueueReceive+0x46>
 80056cc:	2300      	movs	r3, #0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d10b      	bne.n	80056ea <xQueueReceive+0x62>
	__asm volatile
 80056d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d6:	f383 8811 	msr	BASEPRI, r3
 80056da:	f3bf 8f6f 	isb	sy
 80056de:	f3bf 8f4f 	dsb	sy
 80056e2:	61fb      	str	r3, [r7, #28]
}
 80056e4:	bf00      	nop
 80056e6:	bf00      	nop
 80056e8:	e7fd      	b.n	80056e6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80056ea:	f000 ffc5 	bl	8006678 <xTaskGetSchedulerState>
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d102      	bne.n	80056fa <xQueueReceive+0x72>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d101      	bne.n	80056fe <xQueueReceive+0x76>
 80056fa:	2301      	movs	r3, #1
 80056fc:	e000      	b.n	8005700 <xQueueReceive+0x78>
 80056fe:	2300      	movs	r3, #0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d10b      	bne.n	800571c <xQueueReceive+0x94>
	__asm volatile
 8005704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005708:	f383 8811 	msr	BASEPRI, r3
 800570c:	f3bf 8f6f 	isb	sy
 8005710:	f3bf 8f4f 	dsb	sy
 8005714:	61bb      	str	r3, [r7, #24]
}
 8005716:	bf00      	nop
 8005718:	bf00      	nop
 800571a:	e7fd      	b.n	8005718 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800571c:	f001 f9ec 	bl	8006af8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005724:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005728:	2b00      	cmp	r3, #0
 800572a:	d01f      	beq.n	800576c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800572c:	68b9      	ldr	r1, [r7, #8]
 800572e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005730:	f000 f8f6 	bl	8005920 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005736:	1e5a      	subs	r2, r3, #1
 8005738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800573a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800573c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800573e:	691b      	ldr	r3, [r3, #16]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d00f      	beq.n	8005764 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005746:	3310      	adds	r3, #16
 8005748:	4618      	mov	r0, r3
 800574a:	f000 fdcf 	bl	80062ec <xTaskRemoveFromEventList>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	d007      	beq.n	8005764 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005754:	4b3c      	ldr	r3, [pc, #240]	@ (8005848 <xQueueReceive+0x1c0>)
 8005756:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800575a:	601a      	str	r2, [r3, #0]
 800575c:	f3bf 8f4f 	dsb	sy
 8005760:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005764:	f001 f9fa 	bl	8006b5c <vPortExitCritical>
				return pdPASS;
 8005768:	2301      	movs	r3, #1
 800576a:	e069      	b.n	8005840 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d103      	bne.n	800577a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005772:	f001 f9f3 	bl	8006b5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005776:	2300      	movs	r3, #0
 8005778:	e062      	b.n	8005840 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800577a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800577c:	2b00      	cmp	r3, #0
 800577e:	d106      	bne.n	800578e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005780:	f107 0310 	add.w	r3, r7, #16
 8005784:	4618      	mov	r0, r3
 8005786:	f000 fe15 	bl	80063b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800578a:	2301      	movs	r3, #1
 800578c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800578e:	f001 f9e5 	bl	8006b5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005792:	f000 fbbb 	bl	8005f0c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005796:	f001 f9af 	bl	8006af8 <vPortEnterCritical>
 800579a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800579c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057a0:	b25b      	sxtb	r3, r3
 80057a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057a6:	d103      	bne.n	80057b0 <xQueueReceive+0x128>
 80057a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057aa:	2200      	movs	r2, #0
 80057ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80057b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057b6:	b25b      	sxtb	r3, r3
 80057b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057bc:	d103      	bne.n	80057c6 <xQueueReceive+0x13e>
 80057be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80057c6:	f001 f9c9 	bl	8006b5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80057ca:	1d3a      	adds	r2, r7, #4
 80057cc:	f107 0310 	add.w	r3, r7, #16
 80057d0:	4611      	mov	r1, r2
 80057d2:	4618      	mov	r0, r3
 80057d4:	f000 fe04 	bl	80063e0 <xTaskCheckForTimeOut>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d123      	bne.n	8005826 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80057de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057e0:	f000 f916 	bl	8005a10 <prvIsQueueEmpty>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d017      	beq.n	800581a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80057ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ec:	3324      	adds	r3, #36	@ 0x24
 80057ee:	687a      	ldr	r2, [r7, #4]
 80057f0:	4611      	mov	r1, r2
 80057f2:	4618      	mov	r0, r3
 80057f4:	f000 fd54 	bl	80062a0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80057f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057fa:	f000 f8b7 	bl	800596c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80057fe:	f000 fb93 	bl	8005f28 <xTaskResumeAll>
 8005802:	4603      	mov	r3, r0
 8005804:	2b00      	cmp	r3, #0
 8005806:	d189      	bne.n	800571c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005808:	4b0f      	ldr	r3, [pc, #60]	@ (8005848 <xQueueReceive+0x1c0>)
 800580a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800580e:	601a      	str	r2, [r3, #0]
 8005810:	f3bf 8f4f 	dsb	sy
 8005814:	f3bf 8f6f 	isb	sy
 8005818:	e780      	b.n	800571c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800581a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800581c:	f000 f8a6 	bl	800596c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005820:	f000 fb82 	bl	8005f28 <xTaskResumeAll>
 8005824:	e77a      	b.n	800571c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005826:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005828:	f000 f8a0 	bl	800596c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800582c:	f000 fb7c 	bl	8005f28 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005830:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005832:	f000 f8ed 	bl	8005a10 <prvIsQueueEmpty>
 8005836:	4603      	mov	r3, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	f43f af6f 	beq.w	800571c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800583e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005840:	4618      	mov	r0, r3
 8005842:	3730      	adds	r7, #48	@ 0x30
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}
 8005848:	e000ed04 	.word	0xe000ed04

0800584c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b086      	sub	sp, #24
 8005850:	af00      	add	r7, sp, #0
 8005852:	60f8      	str	r0, [r7, #12]
 8005854:	60b9      	str	r1, [r7, #8]
 8005856:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005858:	2300      	movs	r3, #0
 800585a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005860:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005866:	2b00      	cmp	r3, #0
 8005868:	d10d      	bne.n	8005886 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d14d      	bne.n	800590e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	4618      	mov	r0, r3
 8005878:	f000 ff1c 	bl	80066b4 <xTaskPriorityDisinherit>
 800587c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	2200      	movs	r2, #0
 8005882:	609a      	str	r2, [r3, #8]
 8005884:	e043      	b.n	800590e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d119      	bne.n	80058c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6858      	ldr	r0, [r3, #4]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005894:	461a      	mov	r2, r3
 8005896:	68b9      	ldr	r1, [r7, #8]
 8005898:	f002 fa6b 	bl	8007d72 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	685a      	ldr	r2, [r3, #4]
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058a4:	441a      	add	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	685a      	ldr	r2, [r3, #4]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d32b      	bcc.n	800590e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	605a      	str	r2, [r3, #4]
 80058be:	e026      	b.n	800590e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	68d8      	ldr	r0, [r3, #12]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c8:	461a      	mov	r2, r3
 80058ca:	68b9      	ldr	r1, [r7, #8]
 80058cc:	f002 fa51 	bl	8007d72 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	68da      	ldr	r2, [r3, #12]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058d8:	425b      	negs	r3, r3
 80058da:	441a      	add	r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	68da      	ldr	r2, [r3, #12]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d207      	bcs.n	80058fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	689a      	ldr	r2, [r3, #8]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f4:	425b      	negs	r3, r3
 80058f6:	441a      	add	r2, r3
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d105      	bne.n	800590e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d002      	beq.n	800590e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	3b01      	subs	r3, #1
 800590c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	1c5a      	adds	r2, r3, #1
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005916:	697b      	ldr	r3, [r7, #20]
}
 8005918:	4618      	mov	r0, r3
 800591a:	3718      	adds	r7, #24
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b082      	sub	sp, #8
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800592e:	2b00      	cmp	r3, #0
 8005930:	d018      	beq.n	8005964 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	68da      	ldr	r2, [r3, #12]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593a:	441a      	add	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	68da      	ldr	r2, [r3, #12]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	429a      	cmp	r2, r3
 800594a:	d303      	bcc.n	8005954 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	68d9      	ldr	r1, [r3, #12]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800595c:	461a      	mov	r2, r3
 800595e:	6838      	ldr	r0, [r7, #0]
 8005960:	f002 fa07 	bl	8007d72 <memcpy>
	}
}
 8005964:	bf00      	nop
 8005966:	3708      	adds	r7, #8
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}

0800596c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005974:	f001 f8c0 	bl	8006af8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800597e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005980:	e011      	b.n	80059a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005986:	2b00      	cmp	r3, #0
 8005988:	d012      	beq.n	80059b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	3324      	adds	r3, #36	@ 0x24
 800598e:	4618      	mov	r0, r3
 8005990:	f000 fcac 	bl	80062ec <xTaskRemoveFromEventList>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d001      	beq.n	800599e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800599a:	f000 fd85 	bl	80064a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800599e:	7bfb      	ldrb	r3, [r7, #15]
 80059a0:	3b01      	subs	r3, #1
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80059a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	dce9      	bgt.n	8005982 <prvUnlockQueue+0x16>
 80059ae:	e000      	b.n	80059b2 <prvUnlockQueue+0x46>
					break;
 80059b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	22ff      	movs	r2, #255	@ 0xff
 80059b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80059ba:	f001 f8cf 	bl	8006b5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80059be:	f001 f89b 	bl	8006af8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059ca:	e011      	b.n	80059f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	691b      	ldr	r3, [r3, #16]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d012      	beq.n	80059fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	3310      	adds	r3, #16
 80059d8:	4618      	mov	r0, r3
 80059da:	f000 fc87 	bl	80062ec <xTaskRemoveFromEventList>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d001      	beq.n	80059e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80059e4:	f000 fd60 	bl	80064a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80059e8:	7bbb      	ldrb	r3, [r7, #14]
 80059ea:	3b01      	subs	r3, #1
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	dce9      	bgt.n	80059cc <prvUnlockQueue+0x60>
 80059f8:	e000      	b.n	80059fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80059fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	22ff      	movs	r2, #255	@ 0xff
 8005a00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005a04:	f001 f8aa 	bl	8006b5c <vPortExitCritical>
}
 8005a08:	bf00      	nop
 8005a0a:	3710      	adds	r7, #16
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a18:	f001 f86e 	bl	8006af8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d102      	bne.n	8005a2a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005a24:	2301      	movs	r3, #1
 8005a26:	60fb      	str	r3, [r7, #12]
 8005a28:	e001      	b.n	8005a2e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a2e:	f001 f895 	bl	8006b5c <vPortExitCritical>

	return xReturn;
 8005a32:	68fb      	ldr	r3, [r7, #12]
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3710      	adds	r7, #16
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005a44:	f001 f858 	bl	8006af8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d102      	bne.n	8005a5a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005a54:	2301      	movs	r3, #1
 8005a56:	60fb      	str	r3, [r7, #12]
 8005a58:	e001      	b.n	8005a5e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a5e:	f001 f87d 	bl	8006b5c <vPortExitCritical>

	return xReturn;
 8005a62:	68fb      	ldr	r3, [r7, #12]
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3710      	adds	r7, #16
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b08e      	sub	sp, #56	@ 0x38
 8005a70:	af04      	add	r7, sp, #16
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	607a      	str	r2, [r7, #4]
 8005a78:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d10b      	bne.n	8005a98 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a84:	f383 8811 	msr	BASEPRI, r3
 8005a88:	f3bf 8f6f 	isb	sy
 8005a8c:	f3bf 8f4f 	dsb	sy
 8005a90:	623b      	str	r3, [r7, #32]
}
 8005a92:	bf00      	nop
 8005a94:	bf00      	nop
 8005a96:	e7fd      	b.n	8005a94 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d10b      	bne.n	8005ab6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005aa2:	f383 8811 	msr	BASEPRI, r3
 8005aa6:	f3bf 8f6f 	isb	sy
 8005aaa:	f3bf 8f4f 	dsb	sy
 8005aae:	61fb      	str	r3, [r7, #28]
}
 8005ab0:	bf00      	nop
 8005ab2:	bf00      	nop
 8005ab4:	e7fd      	b.n	8005ab2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005ab6:	23a0      	movs	r3, #160	@ 0xa0
 8005ab8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	2ba0      	cmp	r3, #160	@ 0xa0
 8005abe:	d00b      	beq.n	8005ad8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005ac0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac4:	f383 8811 	msr	BASEPRI, r3
 8005ac8:	f3bf 8f6f 	isb	sy
 8005acc:	f3bf 8f4f 	dsb	sy
 8005ad0:	61bb      	str	r3, [r7, #24]
}
 8005ad2:	bf00      	nop
 8005ad4:	bf00      	nop
 8005ad6:	e7fd      	b.n	8005ad4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005ad8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d01e      	beq.n	8005b1e <xTaskCreateStatic+0xb2>
 8005ae0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d01b      	beq.n	8005b1e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ae8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005aee:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af2:	2202      	movs	r2, #2
 8005af4:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005af8:	2300      	movs	r3, #0
 8005afa:	9303      	str	r3, [sp, #12]
 8005afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afe:	9302      	str	r3, [sp, #8]
 8005b00:	f107 0314 	add.w	r3, r7, #20
 8005b04:	9301      	str	r3, [sp, #4]
 8005b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b08:	9300      	str	r3, [sp, #0]
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	68b9      	ldr	r1, [r7, #8]
 8005b10:	68f8      	ldr	r0, [r7, #12]
 8005b12:	f000 f851 	bl	8005bb8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b16:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005b18:	f000 f8ee 	bl	8005cf8 <prvAddNewTaskToReadyList>
 8005b1c:	e001      	b.n	8005b22 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005b22:	697b      	ldr	r3, [r7, #20]
	}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3728      	adds	r7, #40	@ 0x28
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}

08005b2c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b08c      	sub	sp, #48	@ 0x30
 8005b30:	af04      	add	r7, sp, #16
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	60b9      	str	r1, [r7, #8]
 8005b36:	603b      	str	r3, [r7, #0]
 8005b38:	4613      	mov	r3, r2
 8005b3a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005b3c:	88fb      	ldrh	r3, [r7, #6]
 8005b3e:	009b      	lsls	r3, r3, #2
 8005b40:	4618      	mov	r0, r3
 8005b42:	f001 f8b9 	bl	8006cb8 <pvPortMalloc>
 8005b46:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d00e      	beq.n	8005b6c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005b4e:	20a0      	movs	r0, #160	@ 0xa0
 8005b50:	f001 f8b2 	bl	8006cb8 <pvPortMalloc>
 8005b54:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d003      	beq.n	8005b64 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005b5c:	69fb      	ldr	r3, [r7, #28]
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	631a      	str	r2, [r3, #48]	@ 0x30
 8005b62:	e005      	b.n	8005b70 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005b64:	6978      	ldr	r0, [r7, #20]
 8005b66:	f001 f975 	bl	8006e54 <vPortFree>
 8005b6a:	e001      	b.n	8005b70 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005b70:	69fb      	ldr	r3, [r7, #28]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d017      	beq.n	8005ba6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005b7e:	88fa      	ldrh	r2, [r7, #6]
 8005b80:	2300      	movs	r3, #0
 8005b82:	9303      	str	r3, [sp, #12]
 8005b84:	69fb      	ldr	r3, [r7, #28]
 8005b86:	9302      	str	r3, [sp, #8]
 8005b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b8a:	9301      	str	r3, [sp, #4]
 8005b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b8e:	9300      	str	r3, [sp, #0]
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	68b9      	ldr	r1, [r7, #8]
 8005b94:	68f8      	ldr	r0, [r7, #12]
 8005b96:	f000 f80f 	bl	8005bb8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b9a:	69f8      	ldr	r0, [r7, #28]
 8005b9c:	f000 f8ac 	bl	8005cf8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	61bb      	str	r3, [r7, #24]
 8005ba4:	e002      	b.n	8005bac <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005ba6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005baa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005bac:	69bb      	ldr	r3, [r7, #24]
	}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3720      	adds	r7, #32
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
	...

08005bb8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b088      	sub	sp, #32
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	607a      	str	r2, [r7, #4]
 8005bc4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005bd0:	3b01      	subs	r3, #1
 8005bd2:	009b      	lsls	r3, r3, #2
 8005bd4:	4413      	add	r3, r2
 8005bd6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	f023 0307 	bic.w	r3, r3, #7
 8005bde:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005be0:	69bb      	ldr	r3, [r7, #24]
 8005be2:	f003 0307 	and.w	r3, r3, #7
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d00b      	beq.n	8005c02 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bee:	f383 8811 	msr	BASEPRI, r3
 8005bf2:	f3bf 8f6f 	isb	sy
 8005bf6:	f3bf 8f4f 	dsb	sy
 8005bfa:	617b      	str	r3, [r7, #20]
}
 8005bfc:	bf00      	nop
 8005bfe:	bf00      	nop
 8005c00:	e7fd      	b.n	8005bfe <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d01f      	beq.n	8005c48 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c08:	2300      	movs	r3, #0
 8005c0a:	61fb      	str	r3, [r7, #28]
 8005c0c:	e012      	b.n	8005c34 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c0e:	68ba      	ldr	r2, [r7, #8]
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	4413      	add	r3, r2
 8005c14:	7819      	ldrb	r1, [r3, #0]
 8005c16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c18:	69fb      	ldr	r3, [r7, #28]
 8005c1a:	4413      	add	r3, r2
 8005c1c:	3334      	adds	r3, #52	@ 0x34
 8005c1e:	460a      	mov	r2, r1
 8005c20:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005c22:	68ba      	ldr	r2, [r7, #8]
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	4413      	add	r3, r2
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d006      	beq.n	8005c3c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c2e:	69fb      	ldr	r3, [r7, #28]
 8005c30:	3301      	adds	r3, #1
 8005c32:	61fb      	str	r3, [r7, #28]
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	2b0f      	cmp	r3, #15
 8005c38:	d9e9      	bls.n	8005c0e <prvInitialiseNewTask+0x56>
 8005c3a:	e000      	b.n	8005c3e <prvInitialiseNewTask+0x86>
			{
				break;
 8005c3c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c46:	e003      	b.n	8005c50 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c52:	2b06      	cmp	r3, #6
 8005c54:	d901      	bls.n	8005c5a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005c56:	2306      	movs	r3, #6
 8005c58:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c5e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005c64:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c68:	2200      	movs	r2, #0
 8005c6a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c6e:	3304      	adds	r3, #4
 8005c70:	4618      	mov	r0, r3
 8005c72:	f7ff faae 	bl	80051d2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c78:	3318      	adds	r3, #24
 8005c7a:	4618      	mov	r0, r3
 8005c7c:	f7ff faa9 	bl	80051d2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c84:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c88:	f1c3 0207 	rsb	r2, r3, #7
 8005c8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c8e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c94:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ca8:	334c      	adds	r3, #76	@ 0x4c
 8005caa:	224c      	movs	r2, #76	@ 0x4c
 8005cac:	2100      	movs	r1, #0
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f001 ff81 	bl	8007bb6 <memset>
 8005cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb6:	4a0d      	ldr	r2, [pc, #52]	@ (8005cec <prvInitialiseNewTask+0x134>)
 8005cb8:	651a      	str	r2, [r3, #80]	@ 0x50
 8005cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cbc:	4a0c      	ldr	r2, [pc, #48]	@ (8005cf0 <prvInitialiseNewTask+0x138>)
 8005cbe:	655a      	str	r2, [r3, #84]	@ 0x54
 8005cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc2:	4a0c      	ldr	r2, [pc, #48]	@ (8005cf4 <prvInitialiseNewTask+0x13c>)
 8005cc4:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005cc6:	683a      	ldr	r2, [r7, #0]
 8005cc8:	68f9      	ldr	r1, [r7, #12]
 8005cca:	69b8      	ldr	r0, [r7, #24]
 8005ccc:	f000 fde0 	bl	8006890 <pxPortInitialiseStack>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005cd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d002      	beq.n	8005ce2 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ce0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ce2:	bf00      	nop
 8005ce4:	3720      	adds	r7, #32
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	20004350 	.word	0x20004350
 8005cf0:	200043b8 	.word	0x200043b8
 8005cf4:	20004420 	.word	0x20004420

08005cf8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b082      	sub	sp, #8
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d00:	f000 fefa 	bl	8006af8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d04:	4b2a      	ldr	r3, [pc, #168]	@ (8005db0 <prvAddNewTaskToReadyList+0xb8>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	3301      	adds	r3, #1
 8005d0a:	4a29      	ldr	r2, [pc, #164]	@ (8005db0 <prvAddNewTaskToReadyList+0xb8>)
 8005d0c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d0e:	4b29      	ldr	r3, [pc, #164]	@ (8005db4 <prvAddNewTaskToReadyList+0xbc>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d109      	bne.n	8005d2a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d16:	4a27      	ldr	r2, [pc, #156]	@ (8005db4 <prvAddNewTaskToReadyList+0xbc>)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d1c:	4b24      	ldr	r3, [pc, #144]	@ (8005db0 <prvAddNewTaskToReadyList+0xb8>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d110      	bne.n	8005d46 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d24:	f000 fbe4 	bl	80064f0 <prvInitialiseTaskLists>
 8005d28:	e00d      	b.n	8005d46 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d2a:	4b23      	ldr	r3, [pc, #140]	@ (8005db8 <prvAddNewTaskToReadyList+0xc0>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d109      	bne.n	8005d46 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d32:	4b20      	ldr	r3, [pc, #128]	@ (8005db4 <prvAddNewTaskToReadyList+0xbc>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d802      	bhi.n	8005d46 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d40:	4a1c      	ldr	r2, [pc, #112]	@ (8005db4 <prvAddNewTaskToReadyList+0xbc>)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005d46:	4b1d      	ldr	r3, [pc, #116]	@ (8005dbc <prvAddNewTaskToReadyList+0xc4>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	3301      	adds	r3, #1
 8005d4c:	4a1b      	ldr	r2, [pc, #108]	@ (8005dbc <prvAddNewTaskToReadyList+0xc4>)
 8005d4e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d54:	2201      	movs	r2, #1
 8005d56:	409a      	lsls	r2, r3
 8005d58:	4b19      	ldr	r3, [pc, #100]	@ (8005dc0 <prvAddNewTaskToReadyList+0xc8>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	4a18      	ldr	r2, [pc, #96]	@ (8005dc0 <prvAddNewTaskToReadyList+0xc8>)
 8005d60:	6013      	str	r3, [r2, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d66:	4613      	mov	r3, r2
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	4413      	add	r3, r2
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	4a15      	ldr	r2, [pc, #84]	@ (8005dc4 <prvAddNewTaskToReadyList+0xcc>)
 8005d70:	441a      	add	r2, r3
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	3304      	adds	r3, #4
 8005d76:	4619      	mov	r1, r3
 8005d78:	4610      	mov	r0, r2
 8005d7a:	f7ff fa37 	bl	80051ec <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005d7e:	f000 feed 	bl	8006b5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005d82:	4b0d      	ldr	r3, [pc, #52]	@ (8005db8 <prvAddNewTaskToReadyList+0xc0>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00e      	beq.n	8005da8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8005db4 <prvAddNewTaskToReadyList+0xbc>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d207      	bcs.n	8005da8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005d98:	4b0b      	ldr	r3, [pc, #44]	@ (8005dc8 <prvAddNewTaskToReadyList+0xd0>)
 8005d9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d9e:	601a      	str	r2, [r3, #0]
 8005da0:	f3bf 8f4f 	dsb	sy
 8005da4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005da8:	bf00      	nop
 8005daa:	3708      	adds	r7, #8
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	200006fc 	.word	0x200006fc
 8005db4:	200005fc 	.word	0x200005fc
 8005db8:	20000708 	.word	0x20000708
 8005dbc:	20000718 	.word	0x20000718
 8005dc0:	20000704 	.word	0x20000704
 8005dc4:	20000600 	.word	0x20000600
 8005dc8:	e000ed04 	.word	0xe000ed04

08005dcc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b084      	sub	sp, #16
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d018      	beq.n	8005e10 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005dde:	4b14      	ldr	r3, [pc, #80]	@ (8005e30 <vTaskDelay+0x64>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00b      	beq.n	8005dfe <vTaskDelay+0x32>
	__asm volatile
 8005de6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dea:	f383 8811 	msr	BASEPRI, r3
 8005dee:	f3bf 8f6f 	isb	sy
 8005df2:	f3bf 8f4f 	dsb	sy
 8005df6:	60bb      	str	r3, [r7, #8]
}
 8005df8:	bf00      	nop
 8005dfa:	bf00      	nop
 8005dfc:	e7fd      	b.n	8005dfa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005dfe:	f000 f885 	bl	8005f0c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e02:	2100      	movs	r1, #0
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f000 fcdd 	bl	80067c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e0a:	f000 f88d 	bl	8005f28 <xTaskResumeAll>
 8005e0e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d107      	bne.n	8005e26 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005e16:	4b07      	ldr	r3, [pc, #28]	@ (8005e34 <vTaskDelay+0x68>)
 8005e18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e1c:	601a      	str	r2, [r3, #0]
 8005e1e:	f3bf 8f4f 	dsb	sy
 8005e22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e26:	bf00      	nop
 8005e28:	3710      	adds	r7, #16
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	bf00      	nop
 8005e30:	20000724 	.word	0x20000724
 8005e34:	e000ed04 	.word	0xe000ed04

08005e38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e38:	b580      	push	{r7, lr}
 8005e3a:	b08a      	sub	sp, #40	@ 0x28
 8005e3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e42:	2300      	movs	r3, #0
 8005e44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e46:	463a      	mov	r2, r7
 8005e48:	1d39      	adds	r1, r7, #4
 8005e4a:	f107 0308 	add.w	r3, r7, #8
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7fb f840 	bl	8000ed4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005e54:	6839      	ldr	r1, [r7, #0]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	68ba      	ldr	r2, [r7, #8]
 8005e5a:	9202      	str	r2, [sp, #8]
 8005e5c:	9301      	str	r3, [sp, #4]
 8005e5e:	2300      	movs	r3, #0
 8005e60:	9300      	str	r3, [sp, #0]
 8005e62:	2300      	movs	r3, #0
 8005e64:	460a      	mov	r2, r1
 8005e66:	4921      	ldr	r1, [pc, #132]	@ (8005eec <vTaskStartScheduler+0xb4>)
 8005e68:	4821      	ldr	r0, [pc, #132]	@ (8005ef0 <vTaskStartScheduler+0xb8>)
 8005e6a:	f7ff fdff 	bl	8005a6c <xTaskCreateStatic>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	4a20      	ldr	r2, [pc, #128]	@ (8005ef4 <vTaskStartScheduler+0xbc>)
 8005e72:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005e74:	4b1f      	ldr	r3, [pc, #124]	@ (8005ef4 <vTaskStartScheduler+0xbc>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d002      	beq.n	8005e82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	617b      	str	r3, [r7, #20]
 8005e80:	e001      	b.n	8005e86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005e82:	2300      	movs	r3, #0
 8005e84:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d11b      	bne.n	8005ec4 <vTaskStartScheduler+0x8c>
	__asm volatile
 8005e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e90:	f383 8811 	msr	BASEPRI, r3
 8005e94:	f3bf 8f6f 	isb	sy
 8005e98:	f3bf 8f4f 	dsb	sy
 8005e9c:	613b      	str	r3, [r7, #16]
}
 8005e9e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005ea0:	4b15      	ldr	r3, [pc, #84]	@ (8005ef8 <vTaskStartScheduler+0xc0>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	334c      	adds	r3, #76	@ 0x4c
 8005ea6:	4a15      	ldr	r2, [pc, #84]	@ (8005efc <vTaskStartScheduler+0xc4>)
 8005ea8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005eaa:	4b15      	ldr	r3, [pc, #84]	@ (8005f00 <vTaskStartScheduler+0xc8>)
 8005eac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005eb0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005eb2:	4b14      	ldr	r3, [pc, #80]	@ (8005f04 <vTaskStartScheduler+0xcc>)
 8005eb4:	2201      	movs	r2, #1
 8005eb6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005eb8:	4b13      	ldr	r3, [pc, #76]	@ (8005f08 <vTaskStartScheduler+0xd0>)
 8005eba:	2200      	movs	r2, #0
 8005ebc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005ebe:	f000 fd77 	bl	80069b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005ec2:	e00f      	b.n	8005ee4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005eca:	d10b      	bne.n	8005ee4 <vTaskStartScheduler+0xac>
	__asm volatile
 8005ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed0:	f383 8811 	msr	BASEPRI, r3
 8005ed4:	f3bf 8f6f 	isb	sy
 8005ed8:	f3bf 8f4f 	dsb	sy
 8005edc:	60fb      	str	r3, [r7, #12]
}
 8005ede:	bf00      	nop
 8005ee0:	bf00      	nop
 8005ee2:	e7fd      	b.n	8005ee0 <vTaskStartScheduler+0xa8>
}
 8005ee4:	bf00      	nop
 8005ee6:	3718      	adds	r7, #24
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	08009eb4 	.word	0x08009eb4
 8005ef0:	080064c1 	.word	0x080064c1
 8005ef4:	20000720 	.word	0x20000720
 8005ef8:	200005fc 	.word	0x200005fc
 8005efc:	2000001c 	.word	0x2000001c
 8005f00:	2000071c 	.word	0x2000071c
 8005f04:	20000708 	.word	0x20000708
 8005f08:	20000700 	.word	0x20000700

08005f0c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005f10:	4b04      	ldr	r3, [pc, #16]	@ (8005f24 <vTaskSuspendAll+0x18>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	3301      	adds	r3, #1
 8005f16:	4a03      	ldr	r2, [pc, #12]	@ (8005f24 <vTaskSuspendAll+0x18>)
 8005f18:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005f1a:	bf00      	nop
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr
 8005f24:	20000724 	.word	0x20000724

08005f28 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f32:	2300      	movs	r3, #0
 8005f34:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f36:	4b42      	ldr	r3, [pc, #264]	@ (8006040 <xTaskResumeAll+0x118>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d10b      	bne.n	8005f56 <xTaskResumeAll+0x2e>
	__asm volatile
 8005f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f42:	f383 8811 	msr	BASEPRI, r3
 8005f46:	f3bf 8f6f 	isb	sy
 8005f4a:	f3bf 8f4f 	dsb	sy
 8005f4e:	603b      	str	r3, [r7, #0]
}
 8005f50:	bf00      	nop
 8005f52:	bf00      	nop
 8005f54:	e7fd      	b.n	8005f52 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005f56:	f000 fdcf 	bl	8006af8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005f5a:	4b39      	ldr	r3, [pc, #228]	@ (8006040 <xTaskResumeAll+0x118>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	3b01      	subs	r3, #1
 8005f60:	4a37      	ldr	r2, [pc, #220]	@ (8006040 <xTaskResumeAll+0x118>)
 8005f62:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f64:	4b36      	ldr	r3, [pc, #216]	@ (8006040 <xTaskResumeAll+0x118>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d161      	bne.n	8006030 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005f6c:	4b35      	ldr	r3, [pc, #212]	@ (8006044 <xTaskResumeAll+0x11c>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d05d      	beq.n	8006030 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005f74:	e02e      	b.n	8005fd4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f76:	4b34      	ldr	r3, [pc, #208]	@ (8006048 <xTaskResumeAll+0x120>)
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	3318      	adds	r3, #24
 8005f82:	4618      	mov	r0, r3
 8005f84:	f7ff f98f 	bl	80052a6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	3304      	adds	r3, #4
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f7ff f98a 	bl	80052a6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f96:	2201      	movs	r2, #1
 8005f98:	409a      	lsls	r2, r3
 8005f9a:	4b2c      	ldr	r3, [pc, #176]	@ (800604c <xTaskResumeAll+0x124>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	4a2a      	ldr	r2, [pc, #168]	@ (800604c <xTaskResumeAll+0x124>)
 8005fa2:	6013      	str	r3, [r2, #0]
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fa8:	4613      	mov	r3, r2
 8005faa:	009b      	lsls	r3, r3, #2
 8005fac:	4413      	add	r3, r2
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	4a27      	ldr	r2, [pc, #156]	@ (8006050 <xTaskResumeAll+0x128>)
 8005fb2:	441a      	add	r2, r3
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	3304      	adds	r3, #4
 8005fb8:	4619      	mov	r1, r3
 8005fba:	4610      	mov	r0, r2
 8005fbc:	f7ff f916 	bl	80051ec <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fc4:	4b23      	ldr	r3, [pc, #140]	@ (8006054 <xTaskResumeAll+0x12c>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d302      	bcc.n	8005fd4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005fce:	4b22      	ldr	r3, [pc, #136]	@ (8006058 <xTaskResumeAll+0x130>)
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fd4:	4b1c      	ldr	r3, [pc, #112]	@ (8006048 <xTaskResumeAll+0x120>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1cc      	bne.n	8005f76 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d001      	beq.n	8005fe6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005fe2:	f000 fb29 	bl	8006638 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005fe6:	4b1d      	ldr	r3, [pc, #116]	@ (800605c <xTaskResumeAll+0x134>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d010      	beq.n	8006014 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005ff2:	f000 f837 	bl	8006064 <xTaskIncrementTick>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d002      	beq.n	8006002 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005ffc:	4b16      	ldr	r3, [pc, #88]	@ (8006058 <xTaskResumeAll+0x130>)
 8005ffe:	2201      	movs	r2, #1
 8006000:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	3b01      	subs	r3, #1
 8006006:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d1f1      	bne.n	8005ff2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800600e:	4b13      	ldr	r3, [pc, #76]	@ (800605c <xTaskResumeAll+0x134>)
 8006010:	2200      	movs	r2, #0
 8006012:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006014:	4b10      	ldr	r3, [pc, #64]	@ (8006058 <xTaskResumeAll+0x130>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d009      	beq.n	8006030 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800601c:	2301      	movs	r3, #1
 800601e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006020:	4b0f      	ldr	r3, [pc, #60]	@ (8006060 <xTaskResumeAll+0x138>)
 8006022:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006026:	601a      	str	r2, [r3, #0]
 8006028:	f3bf 8f4f 	dsb	sy
 800602c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006030:	f000 fd94 	bl	8006b5c <vPortExitCritical>

	return xAlreadyYielded;
 8006034:	68bb      	ldr	r3, [r7, #8]
}
 8006036:	4618      	mov	r0, r3
 8006038:	3710      	adds	r7, #16
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	20000724 	.word	0x20000724
 8006044:	200006fc 	.word	0x200006fc
 8006048:	200006bc 	.word	0x200006bc
 800604c:	20000704 	.word	0x20000704
 8006050:	20000600 	.word	0x20000600
 8006054:	200005fc 	.word	0x200005fc
 8006058:	20000710 	.word	0x20000710
 800605c:	2000070c 	.word	0x2000070c
 8006060:	e000ed04 	.word	0xe000ed04

08006064 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b086      	sub	sp, #24
 8006068:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800606a:	2300      	movs	r3, #0
 800606c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800606e:	4b4f      	ldr	r3, [pc, #316]	@ (80061ac <xTaskIncrementTick+0x148>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2b00      	cmp	r3, #0
 8006074:	f040 808f 	bne.w	8006196 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006078:	4b4d      	ldr	r3, [pc, #308]	@ (80061b0 <xTaskIncrementTick+0x14c>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	3301      	adds	r3, #1
 800607e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006080:	4a4b      	ldr	r2, [pc, #300]	@ (80061b0 <xTaskIncrementTick+0x14c>)
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d121      	bne.n	80060d0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800608c:	4b49      	ldr	r3, [pc, #292]	@ (80061b4 <xTaskIncrementTick+0x150>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00b      	beq.n	80060ae <xTaskIncrementTick+0x4a>
	__asm volatile
 8006096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800609a:	f383 8811 	msr	BASEPRI, r3
 800609e:	f3bf 8f6f 	isb	sy
 80060a2:	f3bf 8f4f 	dsb	sy
 80060a6:	603b      	str	r3, [r7, #0]
}
 80060a8:	bf00      	nop
 80060aa:	bf00      	nop
 80060ac:	e7fd      	b.n	80060aa <xTaskIncrementTick+0x46>
 80060ae:	4b41      	ldr	r3, [pc, #260]	@ (80061b4 <xTaskIncrementTick+0x150>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	60fb      	str	r3, [r7, #12]
 80060b4:	4b40      	ldr	r3, [pc, #256]	@ (80061b8 <xTaskIncrementTick+0x154>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a3e      	ldr	r2, [pc, #248]	@ (80061b4 <xTaskIncrementTick+0x150>)
 80060ba:	6013      	str	r3, [r2, #0]
 80060bc:	4a3e      	ldr	r2, [pc, #248]	@ (80061b8 <xTaskIncrementTick+0x154>)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6013      	str	r3, [r2, #0]
 80060c2:	4b3e      	ldr	r3, [pc, #248]	@ (80061bc <xTaskIncrementTick+0x158>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	3301      	adds	r3, #1
 80060c8:	4a3c      	ldr	r2, [pc, #240]	@ (80061bc <xTaskIncrementTick+0x158>)
 80060ca:	6013      	str	r3, [r2, #0]
 80060cc:	f000 fab4 	bl	8006638 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80060d0:	4b3b      	ldr	r3, [pc, #236]	@ (80061c0 <xTaskIncrementTick+0x15c>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	693a      	ldr	r2, [r7, #16]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d348      	bcc.n	800616c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80060da:	4b36      	ldr	r3, [pc, #216]	@ (80061b4 <xTaskIncrementTick+0x150>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d104      	bne.n	80060ee <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060e4:	4b36      	ldr	r3, [pc, #216]	@ (80061c0 <xTaskIncrementTick+0x15c>)
 80060e6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80060ea:	601a      	str	r2, [r3, #0]
					break;
 80060ec:	e03e      	b.n	800616c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060ee:	4b31      	ldr	r3, [pc, #196]	@ (80061b4 <xTaskIncrementTick+0x150>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	429a      	cmp	r2, r3
 8006104:	d203      	bcs.n	800610e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006106:	4a2e      	ldr	r2, [pc, #184]	@ (80061c0 <xTaskIncrementTick+0x15c>)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800610c:	e02e      	b.n	800616c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	3304      	adds	r3, #4
 8006112:	4618      	mov	r0, r3
 8006114:	f7ff f8c7 	bl	80052a6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800611c:	2b00      	cmp	r3, #0
 800611e:	d004      	beq.n	800612a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	3318      	adds	r3, #24
 8006124:	4618      	mov	r0, r3
 8006126:	f7ff f8be 	bl	80052a6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800612e:	2201      	movs	r2, #1
 8006130:	409a      	lsls	r2, r3
 8006132:	4b24      	ldr	r3, [pc, #144]	@ (80061c4 <xTaskIncrementTick+0x160>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4313      	orrs	r3, r2
 8006138:	4a22      	ldr	r2, [pc, #136]	@ (80061c4 <xTaskIncrementTick+0x160>)
 800613a:	6013      	str	r3, [r2, #0]
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006140:	4613      	mov	r3, r2
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	4413      	add	r3, r2
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	4a1f      	ldr	r2, [pc, #124]	@ (80061c8 <xTaskIncrementTick+0x164>)
 800614a:	441a      	add	r2, r3
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	3304      	adds	r3, #4
 8006150:	4619      	mov	r1, r3
 8006152:	4610      	mov	r0, r2
 8006154:	f7ff f84a 	bl	80051ec <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800615c:	4b1b      	ldr	r3, [pc, #108]	@ (80061cc <xTaskIncrementTick+0x168>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006162:	429a      	cmp	r2, r3
 8006164:	d3b9      	bcc.n	80060da <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006166:	2301      	movs	r3, #1
 8006168:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800616a:	e7b6      	b.n	80060da <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800616c:	4b17      	ldr	r3, [pc, #92]	@ (80061cc <xTaskIncrementTick+0x168>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006172:	4915      	ldr	r1, [pc, #84]	@ (80061c8 <xTaskIncrementTick+0x164>)
 8006174:	4613      	mov	r3, r2
 8006176:	009b      	lsls	r3, r3, #2
 8006178:	4413      	add	r3, r2
 800617a:	009b      	lsls	r3, r3, #2
 800617c:	440b      	add	r3, r1
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d901      	bls.n	8006188 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006184:	2301      	movs	r3, #1
 8006186:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006188:	4b11      	ldr	r3, [pc, #68]	@ (80061d0 <xTaskIncrementTick+0x16c>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d007      	beq.n	80061a0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006190:	2301      	movs	r3, #1
 8006192:	617b      	str	r3, [r7, #20]
 8006194:	e004      	b.n	80061a0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006196:	4b0f      	ldr	r3, [pc, #60]	@ (80061d4 <xTaskIncrementTick+0x170>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	3301      	adds	r3, #1
 800619c:	4a0d      	ldr	r2, [pc, #52]	@ (80061d4 <xTaskIncrementTick+0x170>)
 800619e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80061a0:	697b      	ldr	r3, [r7, #20]
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3718      	adds	r7, #24
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
 80061aa:	bf00      	nop
 80061ac:	20000724 	.word	0x20000724
 80061b0:	20000700 	.word	0x20000700
 80061b4:	200006b4 	.word	0x200006b4
 80061b8:	200006b8 	.word	0x200006b8
 80061bc:	20000714 	.word	0x20000714
 80061c0:	2000071c 	.word	0x2000071c
 80061c4:	20000704 	.word	0x20000704
 80061c8:	20000600 	.word	0x20000600
 80061cc:	200005fc 	.word	0x200005fc
 80061d0:	20000710 	.word	0x20000710
 80061d4:	2000070c 	.word	0x2000070c

080061d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80061d8:	b480      	push	{r7}
 80061da:	b087      	sub	sp, #28
 80061dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80061de:	4b2a      	ldr	r3, [pc, #168]	@ (8006288 <vTaskSwitchContext+0xb0>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d003      	beq.n	80061ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80061e6:	4b29      	ldr	r3, [pc, #164]	@ (800628c <vTaskSwitchContext+0xb4>)
 80061e8:	2201      	movs	r2, #1
 80061ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80061ec:	e045      	b.n	800627a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80061ee:	4b27      	ldr	r3, [pc, #156]	@ (800628c <vTaskSwitchContext+0xb4>)
 80061f0:	2200      	movs	r2, #0
 80061f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061f4:	4b26      	ldr	r3, [pc, #152]	@ (8006290 <vTaskSwitchContext+0xb8>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	fab3 f383 	clz	r3, r3
 8006200:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006202:	7afb      	ldrb	r3, [r7, #11]
 8006204:	f1c3 031f 	rsb	r3, r3, #31
 8006208:	617b      	str	r3, [r7, #20]
 800620a:	4922      	ldr	r1, [pc, #136]	@ (8006294 <vTaskSwitchContext+0xbc>)
 800620c:	697a      	ldr	r2, [r7, #20]
 800620e:	4613      	mov	r3, r2
 8006210:	009b      	lsls	r3, r3, #2
 8006212:	4413      	add	r3, r2
 8006214:	009b      	lsls	r3, r3, #2
 8006216:	440b      	add	r3, r1
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10b      	bne.n	8006236 <vTaskSwitchContext+0x5e>
	__asm volatile
 800621e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006222:	f383 8811 	msr	BASEPRI, r3
 8006226:	f3bf 8f6f 	isb	sy
 800622a:	f3bf 8f4f 	dsb	sy
 800622e:	607b      	str	r3, [r7, #4]
}
 8006230:	bf00      	nop
 8006232:	bf00      	nop
 8006234:	e7fd      	b.n	8006232 <vTaskSwitchContext+0x5a>
 8006236:	697a      	ldr	r2, [r7, #20]
 8006238:	4613      	mov	r3, r2
 800623a:	009b      	lsls	r3, r3, #2
 800623c:	4413      	add	r3, r2
 800623e:	009b      	lsls	r3, r3, #2
 8006240:	4a14      	ldr	r2, [pc, #80]	@ (8006294 <vTaskSwitchContext+0xbc>)
 8006242:	4413      	add	r3, r2
 8006244:	613b      	str	r3, [r7, #16]
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	685a      	ldr	r2, [r3, #4]
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	605a      	str	r2, [r3, #4]
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	685a      	ldr	r2, [r3, #4]
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	3308      	adds	r3, #8
 8006258:	429a      	cmp	r2, r3
 800625a:	d104      	bne.n	8006266 <vTaskSwitchContext+0x8e>
 800625c:	693b      	ldr	r3, [r7, #16]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	685a      	ldr	r2, [r3, #4]
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	605a      	str	r2, [r3, #4]
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	4a0a      	ldr	r2, [pc, #40]	@ (8006298 <vTaskSwitchContext+0xc0>)
 800626e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006270:	4b09      	ldr	r3, [pc, #36]	@ (8006298 <vTaskSwitchContext+0xc0>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	334c      	adds	r3, #76	@ 0x4c
 8006276:	4a09      	ldr	r2, [pc, #36]	@ (800629c <vTaskSwitchContext+0xc4>)
 8006278:	6013      	str	r3, [r2, #0]
}
 800627a:	bf00      	nop
 800627c:	371c      	adds	r7, #28
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop
 8006288:	20000724 	.word	0x20000724
 800628c:	20000710 	.word	0x20000710
 8006290:	20000704 	.word	0x20000704
 8006294:	20000600 	.word	0x20000600
 8006298:	200005fc 	.word	0x200005fc
 800629c:	2000001c 	.word	0x2000001c

080062a0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d10b      	bne.n	80062c8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80062b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b4:	f383 8811 	msr	BASEPRI, r3
 80062b8:	f3bf 8f6f 	isb	sy
 80062bc:	f3bf 8f4f 	dsb	sy
 80062c0:	60fb      	str	r3, [r7, #12]
}
 80062c2:	bf00      	nop
 80062c4:	bf00      	nop
 80062c6:	e7fd      	b.n	80062c4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80062c8:	4b07      	ldr	r3, [pc, #28]	@ (80062e8 <vTaskPlaceOnEventList+0x48>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	3318      	adds	r3, #24
 80062ce:	4619      	mov	r1, r3
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f7fe ffaf 	bl	8005234 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80062d6:	2101      	movs	r1, #1
 80062d8:	6838      	ldr	r0, [r7, #0]
 80062da:	f000 fa73 	bl	80067c4 <prvAddCurrentTaskToDelayedList>
}
 80062de:	bf00      	nop
 80062e0:	3710      	adds	r7, #16
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}
 80062e6:	bf00      	nop
 80062e8:	200005fc 	.word	0x200005fc

080062ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b086      	sub	sp, #24
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d10b      	bne.n	800631a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006302:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006306:	f383 8811 	msr	BASEPRI, r3
 800630a:	f3bf 8f6f 	isb	sy
 800630e:	f3bf 8f4f 	dsb	sy
 8006312:	60fb      	str	r3, [r7, #12]
}
 8006314:	bf00      	nop
 8006316:	bf00      	nop
 8006318:	e7fd      	b.n	8006316 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	3318      	adds	r3, #24
 800631e:	4618      	mov	r0, r3
 8006320:	f7fe ffc1 	bl	80052a6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006324:	4b1d      	ldr	r3, [pc, #116]	@ (800639c <xTaskRemoveFromEventList+0xb0>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d11c      	bne.n	8006366 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	3304      	adds	r3, #4
 8006330:	4618      	mov	r0, r3
 8006332:	f7fe ffb8 	bl	80052a6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800633a:	2201      	movs	r2, #1
 800633c:	409a      	lsls	r2, r3
 800633e:	4b18      	ldr	r3, [pc, #96]	@ (80063a0 <xTaskRemoveFromEventList+0xb4>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4313      	orrs	r3, r2
 8006344:	4a16      	ldr	r2, [pc, #88]	@ (80063a0 <xTaskRemoveFromEventList+0xb4>)
 8006346:	6013      	str	r3, [r2, #0]
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800634c:	4613      	mov	r3, r2
 800634e:	009b      	lsls	r3, r3, #2
 8006350:	4413      	add	r3, r2
 8006352:	009b      	lsls	r3, r3, #2
 8006354:	4a13      	ldr	r2, [pc, #76]	@ (80063a4 <xTaskRemoveFromEventList+0xb8>)
 8006356:	441a      	add	r2, r3
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	3304      	adds	r3, #4
 800635c:	4619      	mov	r1, r3
 800635e:	4610      	mov	r0, r2
 8006360:	f7fe ff44 	bl	80051ec <vListInsertEnd>
 8006364:	e005      	b.n	8006372 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	3318      	adds	r3, #24
 800636a:	4619      	mov	r1, r3
 800636c:	480e      	ldr	r0, [pc, #56]	@ (80063a8 <xTaskRemoveFromEventList+0xbc>)
 800636e:	f7fe ff3d 	bl	80051ec <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006376:	4b0d      	ldr	r3, [pc, #52]	@ (80063ac <xTaskRemoveFromEventList+0xc0>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800637c:	429a      	cmp	r2, r3
 800637e:	d905      	bls.n	800638c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006380:	2301      	movs	r3, #1
 8006382:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006384:	4b0a      	ldr	r3, [pc, #40]	@ (80063b0 <xTaskRemoveFromEventList+0xc4>)
 8006386:	2201      	movs	r2, #1
 8006388:	601a      	str	r2, [r3, #0]
 800638a:	e001      	b.n	8006390 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800638c:	2300      	movs	r3, #0
 800638e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006390:	697b      	ldr	r3, [r7, #20]
}
 8006392:	4618      	mov	r0, r3
 8006394:	3718      	adds	r7, #24
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}
 800639a:	bf00      	nop
 800639c:	20000724 	.word	0x20000724
 80063a0:	20000704 	.word	0x20000704
 80063a4:	20000600 	.word	0x20000600
 80063a8:	200006bc 	.word	0x200006bc
 80063ac:	200005fc 	.word	0x200005fc
 80063b0:	20000710 	.word	0x20000710

080063b4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80063bc:	4b06      	ldr	r3, [pc, #24]	@ (80063d8 <vTaskInternalSetTimeOutState+0x24>)
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80063c4:	4b05      	ldr	r3, [pc, #20]	@ (80063dc <vTaskInternalSetTimeOutState+0x28>)
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	605a      	str	r2, [r3, #4]
}
 80063cc:	bf00      	nop
 80063ce:	370c      	adds	r7, #12
 80063d0:	46bd      	mov	sp, r7
 80063d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d6:	4770      	bx	lr
 80063d8:	20000714 	.word	0x20000714
 80063dc:	20000700 	.word	0x20000700

080063e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b088      	sub	sp, #32
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
 80063e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d10b      	bne.n	8006408 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80063f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063f4:	f383 8811 	msr	BASEPRI, r3
 80063f8:	f3bf 8f6f 	isb	sy
 80063fc:	f3bf 8f4f 	dsb	sy
 8006400:	613b      	str	r3, [r7, #16]
}
 8006402:	bf00      	nop
 8006404:	bf00      	nop
 8006406:	e7fd      	b.n	8006404 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d10b      	bne.n	8006426 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800640e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006412:	f383 8811 	msr	BASEPRI, r3
 8006416:	f3bf 8f6f 	isb	sy
 800641a:	f3bf 8f4f 	dsb	sy
 800641e:	60fb      	str	r3, [r7, #12]
}
 8006420:	bf00      	nop
 8006422:	bf00      	nop
 8006424:	e7fd      	b.n	8006422 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006426:	f000 fb67 	bl	8006af8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800642a:	4b1d      	ldr	r3, [pc, #116]	@ (80064a0 <xTaskCheckForTimeOut+0xc0>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	69ba      	ldr	r2, [r7, #24]
 8006436:	1ad3      	subs	r3, r2, r3
 8006438:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006442:	d102      	bne.n	800644a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006444:	2300      	movs	r3, #0
 8006446:	61fb      	str	r3, [r7, #28]
 8006448:	e023      	b.n	8006492 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	4b15      	ldr	r3, [pc, #84]	@ (80064a4 <xTaskCheckForTimeOut+0xc4>)
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	429a      	cmp	r2, r3
 8006454:	d007      	beq.n	8006466 <xTaskCheckForTimeOut+0x86>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	69ba      	ldr	r2, [r7, #24]
 800645c:	429a      	cmp	r2, r3
 800645e:	d302      	bcc.n	8006466 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006460:	2301      	movs	r3, #1
 8006462:	61fb      	str	r3, [r7, #28]
 8006464:	e015      	b.n	8006492 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	697a      	ldr	r2, [r7, #20]
 800646c:	429a      	cmp	r2, r3
 800646e:	d20b      	bcs.n	8006488 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	1ad2      	subs	r2, r2, r3
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f7ff ff99 	bl	80063b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006482:	2300      	movs	r3, #0
 8006484:	61fb      	str	r3, [r7, #28]
 8006486:	e004      	b.n	8006492 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	2200      	movs	r2, #0
 800648c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800648e:	2301      	movs	r3, #1
 8006490:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006492:	f000 fb63 	bl	8006b5c <vPortExitCritical>

	return xReturn;
 8006496:	69fb      	ldr	r3, [r7, #28]
}
 8006498:	4618      	mov	r0, r3
 800649a:	3720      	adds	r7, #32
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}
 80064a0:	20000700 	.word	0x20000700
 80064a4:	20000714 	.word	0x20000714

080064a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80064a8:	b480      	push	{r7}
 80064aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80064ac:	4b03      	ldr	r3, [pc, #12]	@ (80064bc <vTaskMissedYield+0x14>)
 80064ae:	2201      	movs	r2, #1
 80064b0:	601a      	str	r2, [r3, #0]
}
 80064b2:	bf00      	nop
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr
 80064bc:	20000710 	.word	0x20000710

080064c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b082      	sub	sp, #8
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80064c8:	f000 f852 	bl	8006570 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80064cc:	4b06      	ldr	r3, [pc, #24]	@ (80064e8 <prvIdleTask+0x28>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d9f9      	bls.n	80064c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80064d4:	4b05      	ldr	r3, [pc, #20]	@ (80064ec <prvIdleTask+0x2c>)
 80064d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064da:	601a      	str	r2, [r3, #0]
 80064dc:	f3bf 8f4f 	dsb	sy
 80064e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80064e4:	e7f0      	b.n	80064c8 <prvIdleTask+0x8>
 80064e6:	bf00      	nop
 80064e8:	20000600 	.word	0x20000600
 80064ec:	e000ed04 	.word	0xe000ed04

080064f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b082      	sub	sp, #8
 80064f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80064f6:	2300      	movs	r3, #0
 80064f8:	607b      	str	r3, [r7, #4]
 80064fa:	e00c      	b.n	8006516 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	4613      	mov	r3, r2
 8006500:	009b      	lsls	r3, r3, #2
 8006502:	4413      	add	r3, r2
 8006504:	009b      	lsls	r3, r3, #2
 8006506:	4a12      	ldr	r2, [pc, #72]	@ (8006550 <prvInitialiseTaskLists+0x60>)
 8006508:	4413      	add	r3, r2
 800650a:	4618      	mov	r0, r3
 800650c:	f7fe fe41 	bl	8005192 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	3301      	adds	r3, #1
 8006514:	607b      	str	r3, [r7, #4]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2b06      	cmp	r3, #6
 800651a:	d9ef      	bls.n	80064fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800651c:	480d      	ldr	r0, [pc, #52]	@ (8006554 <prvInitialiseTaskLists+0x64>)
 800651e:	f7fe fe38 	bl	8005192 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006522:	480d      	ldr	r0, [pc, #52]	@ (8006558 <prvInitialiseTaskLists+0x68>)
 8006524:	f7fe fe35 	bl	8005192 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006528:	480c      	ldr	r0, [pc, #48]	@ (800655c <prvInitialiseTaskLists+0x6c>)
 800652a:	f7fe fe32 	bl	8005192 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800652e:	480c      	ldr	r0, [pc, #48]	@ (8006560 <prvInitialiseTaskLists+0x70>)
 8006530:	f7fe fe2f 	bl	8005192 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006534:	480b      	ldr	r0, [pc, #44]	@ (8006564 <prvInitialiseTaskLists+0x74>)
 8006536:	f7fe fe2c 	bl	8005192 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800653a:	4b0b      	ldr	r3, [pc, #44]	@ (8006568 <prvInitialiseTaskLists+0x78>)
 800653c:	4a05      	ldr	r2, [pc, #20]	@ (8006554 <prvInitialiseTaskLists+0x64>)
 800653e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006540:	4b0a      	ldr	r3, [pc, #40]	@ (800656c <prvInitialiseTaskLists+0x7c>)
 8006542:	4a05      	ldr	r2, [pc, #20]	@ (8006558 <prvInitialiseTaskLists+0x68>)
 8006544:	601a      	str	r2, [r3, #0]
}
 8006546:	bf00      	nop
 8006548:	3708      	adds	r7, #8
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	20000600 	.word	0x20000600
 8006554:	2000068c 	.word	0x2000068c
 8006558:	200006a0 	.word	0x200006a0
 800655c:	200006bc 	.word	0x200006bc
 8006560:	200006d0 	.word	0x200006d0
 8006564:	200006e8 	.word	0x200006e8
 8006568:	200006b4 	.word	0x200006b4
 800656c:	200006b8 	.word	0x200006b8

08006570 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b082      	sub	sp, #8
 8006574:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006576:	e019      	b.n	80065ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006578:	f000 fabe 	bl	8006af8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800657c:	4b10      	ldr	r3, [pc, #64]	@ (80065c0 <prvCheckTasksWaitingTermination+0x50>)
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	3304      	adds	r3, #4
 8006588:	4618      	mov	r0, r3
 800658a:	f7fe fe8c 	bl	80052a6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800658e:	4b0d      	ldr	r3, [pc, #52]	@ (80065c4 <prvCheckTasksWaitingTermination+0x54>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	3b01      	subs	r3, #1
 8006594:	4a0b      	ldr	r2, [pc, #44]	@ (80065c4 <prvCheckTasksWaitingTermination+0x54>)
 8006596:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006598:	4b0b      	ldr	r3, [pc, #44]	@ (80065c8 <prvCheckTasksWaitingTermination+0x58>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	3b01      	subs	r3, #1
 800659e:	4a0a      	ldr	r2, [pc, #40]	@ (80065c8 <prvCheckTasksWaitingTermination+0x58>)
 80065a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80065a2:	f000 fadb 	bl	8006b5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 f810 	bl	80065cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80065ac:	4b06      	ldr	r3, [pc, #24]	@ (80065c8 <prvCheckTasksWaitingTermination+0x58>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d1e1      	bne.n	8006578 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80065b4:	bf00      	nop
 80065b6:	bf00      	nop
 80065b8:	3708      	adds	r7, #8
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	200006d0 	.word	0x200006d0
 80065c4:	200006fc 	.word	0x200006fc
 80065c8:	200006e4 	.word	0x200006e4

080065cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b084      	sub	sp, #16
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	334c      	adds	r3, #76	@ 0x4c
 80065d8:	4618      	mov	r0, r3
 80065da:	f001 fb09 	bl	8007bf0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d108      	bne.n	80065fa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065ec:	4618      	mov	r0, r3
 80065ee:	f000 fc31 	bl	8006e54 <vPortFree>
				vPortFree( pxTCB );
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f000 fc2e 	bl	8006e54 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80065f8:	e019      	b.n	800662e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006600:	2b01      	cmp	r3, #1
 8006602:	d103      	bne.n	800660c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f000 fc25 	bl	8006e54 <vPortFree>
	}
 800660a:	e010      	b.n	800662e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006612:	2b02      	cmp	r3, #2
 8006614:	d00b      	beq.n	800662e <prvDeleteTCB+0x62>
	__asm volatile
 8006616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800661a:	f383 8811 	msr	BASEPRI, r3
 800661e:	f3bf 8f6f 	isb	sy
 8006622:	f3bf 8f4f 	dsb	sy
 8006626:	60fb      	str	r3, [r7, #12]
}
 8006628:	bf00      	nop
 800662a:	bf00      	nop
 800662c:	e7fd      	b.n	800662a <prvDeleteTCB+0x5e>
	}
 800662e:	bf00      	nop
 8006630:	3710      	adds	r7, #16
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
	...

08006638 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006638:	b480      	push	{r7}
 800663a:	b083      	sub	sp, #12
 800663c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800663e:	4b0c      	ldr	r3, [pc, #48]	@ (8006670 <prvResetNextTaskUnblockTime+0x38>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d104      	bne.n	8006652 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006648:	4b0a      	ldr	r3, [pc, #40]	@ (8006674 <prvResetNextTaskUnblockTime+0x3c>)
 800664a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800664e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006650:	e008      	b.n	8006664 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006652:	4b07      	ldr	r3, [pc, #28]	@ (8006670 <prvResetNextTaskUnblockTime+0x38>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	68db      	ldr	r3, [r3, #12]
 8006658:	68db      	ldr	r3, [r3, #12]
 800665a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	685b      	ldr	r3, [r3, #4]
 8006660:	4a04      	ldr	r2, [pc, #16]	@ (8006674 <prvResetNextTaskUnblockTime+0x3c>)
 8006662:	6013      	str	r3, [r2, #0]
}
 8006664:	bf00      	nop
 8006666:	370c      	adds	r7, #12
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr
 8006670:	200006b4 	.word	0x200006b4
 8006674:	2000071c 	.word	0x2000071c

08006678 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006678:	b480      	push	{r7}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800667e:	4b0b      	ldr	r3, [pc, #44]	@ (80066ac <xTaskGetSchedulerState+0x34>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d102      	bne.n	800668c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006686:	2301      	movs	r3, #1
 8006688:	607b      	str	r3, [r7, #4]
 800668a:	e008      	b.n	800669e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800668c:	4b08      	ldr	r3, [pc, #32]	@ (80066b0 <xTaskGetSchedulerState+0x38>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d102      	bne.n	800669a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006694:	2302      	movs	r3, #2
 8006696:	607b      	str	r3, [r7, #4]
 8006698:	e001      	b.n	800669e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800669a:	2300      	movs	r3, #0
 800669c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800669e:	687b      	ldr	r3, [r7, #4]
	}
 80066a0:	4618      	mov	r0, r3
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr
 80066ac:	20000708 	.word	0x20000708
 80066b0:	20000724 	.word	0x20000724

080066b4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b086      	sub	sp, #24
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80066c0:	2300      	movs	r3, #0
 80066c2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d070      	beq.n	80067ac <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80066ca:	4b3b      	ldr	r3, [pc, #236]	@ (80067b8 <xTaskPriorityDisinherit+0x104>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	693a      	ldr	r2, [r7, #16]
 80066d0:	429a      	cmp	r2, r3
 80066d2:	d00b      	beq.n	80066ec <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80066d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d8:	f383 8811 	msr	BASEPRI, r3
 80066dc:	f3bf 8f6f 	isb	sy
 80066e0:	f3bf 8f4f 	dsb	sy
 80066e4:	60fb      	str	r3, [r7, #12]
}
 80066e6:	bf00      	nop
 80066e8:	bf00      	nop
 80066ea:	e7fd      	b.n	80066e8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d10b      	bne.n	800670c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80066f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f8:	f383 8811 	msr	BASEPRI, r3
 80066fc:	f3bf 8f6f 	isb	sy
 8006700:	f3bf 8f4f 	dsb	sy
 8006704:	60bb      	str	r3, [r7, #8]
}
 8006706:	bf00      	nop
 8006708:	bf00      	nop
 800670a:	e7fd      	b.n	8006708 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006710:	1e5a      	subs	r2, r3, #1
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800671e:	429a      	cmp	r2, r3
 8006720:	d044      	beq.n	80067ac <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006726:	2b00      	cmp	r3, #0
 8006728:	d140      	bne.n	80067ac <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	3304      	adds	r3, #4
 800672e:	4618      	mov	r0, r3
 8006730:	f7fe fdb9 	bl	80052a6 <uxListRemove>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d115      	bne.n	8006766 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800673e:	491f      	ldr	r1, [pc, #124]	@ (80067bc <xTaskPriorityDisinherit+0x108>)
 8006740:	4613      	mov	r3, r2
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	4413      	add	r3, r2
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	440b      	add	r3, r1
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d10a      	bne.n	8006766 <xTaskPriorityDisinherit+0xb2>
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006754:	2201      	movs	r2, #1
 8006756:	fa02 f303 	lsl.w	r3, r2, r3
 800675a:	43da      	mvns	r2, r3
 800675c:	4b18      	ldr	r3, [pc, #96]	@ (80067c0 <xTaskPriorityDisinherit+0x10c>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4013      	ands	r3, r2
 8006762:	4a17      	ldr	r2, [pc, #92]	@ (80067c0 <xTaskPriorityDisinherit+0x10c>)
 8006764:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006772:	f1c3 0207 	rsb	r2, r3, #7
 8006776:	693b      	ldr	r3, [r7, #16]
 8006778:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800677e:	2201      	movs	r2, #1
 8006780:	409a      	lsls	r2, r3
 8006782:	4b0f      	ldr	r3, [pc, #60]	@ (80067c0 <xTaskPriorityDisinherit+0x10c>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4313      	orrs	r3, r2
 8006788:	4a0d      	ldr	r2, [pc, #52]	@ (80067c0 <xTaskPriorityDisinherit+0x10c>)
 800678a:	6013      	str	r3, [r2, #0]
 800678c:	693b      	ldr	r3, [r7, #16]
 800678e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006790:	4613      	mov	r3, r2
 8006792:	009b      	lsls	r3, r3, #2
 8006794:	4413      	add	r3, r2
 8006796:	009b      	lsls	r3, r3, #2
 8006798:	4a08      	ldr	r2, [pc, #32]	@ (80067bc <xTaskPriorityDisinherit+0x108>)
 800679a:	441a      	add	r2, r3
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	3304      	adds	r3, #4
 80067a0:	4619      	mov	r1, r3
 80067a2:	4610      	mov	r0, r2
 80067a4:	f7fe fd22 	bl	80051ec <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80067a8:	2301      	movs	r3, #1
 80067aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80067ac:	697b      	ldr	r3, [r7, #20]
	}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3718      	adds	r7, #24
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}
 80067b6:	bf00      	nop
 80067b8:	200005fc 	.word	0x200005fc
 80067bc:	20000600 	.word	0x20000600
 80067c0:	20000704 	.word	0x20000704

080067c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b084      	sub	sp, #16
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80067ce:	4b29      	ldr	r3, [pc, #164]	@ (8006874 <prvAddCurrentTaskToDelayedList+0xb0>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067d4:	4b28      	ldr	r3, [pc, #160]	@ (8006878 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	3304      	adds	r3, #4
 80067da:	4618      	mov	r0, r3
 80067dc:	f7fe fd63 	bl	80052a6 <uxListRemove>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d10b      	bne.n	80067fe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80067e6:	4b24      	ldr	r3, [pc, #144]	@ (8006878 <prvAddCurrentTaskToDelayedList+0xb4>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ec:	2201      	movs	r2, #1
 80067ee:	fa02 f303 	lsl.w	r3, r2, r3
 80067f2:	43da      	mvns	r2, r3
 80067f4:	4b21      	ldr	r3, [pc, #132]	@ (800687c <prvAddCurrentTaskToDelayedList+0xb8>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4013      	ands	r3, r2
 80067fa:	4a20      	ldr	r2, [pc, #128]	@ (800687c <prvAddCurrentTaskToDelayedList+0xb8>)
 80067fc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006804:	d10a      	bne.n	800681c <prvAddCurrentTaskToDelayedList+0x58>
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d007      	beq.n	800681c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800680c:	4b1a      	ldr	r3, [pc, #104]	@ (8006878 <prvAddCurrentTaskToDelayedList+0xb4>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	3304      	adds	r3, #4
 8006812:	4619      	mov	r1, r3
 8006814:	481a      	ldr	r0, [pc, #104]	@ (8006880 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006816:	f7fe fce9 	bl	80051ec <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800681a:	e026      	b.n	800686a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4413      	add	r3, r2
 8006822:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006824:	4b14      	ldr	r3, [pc, #80]	@ (8006878 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	68ba      	ldr	r2, [r7, #8]
 800682a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800682c:	68ba      	ldr	r2, [r7, #8]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	429a      	cmp	r2, r3
 8006832:	d209      	bcs.n	8006848 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006834:	4b13      	ldr	r3, [pc, #76]	@ (8006884 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	4b0f      	ldr	r3, [pc, #60]	@ (8006878 <prvAddCurrentTaskToDelayedList+0xb4>)
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	3304      	adds	r3, #4
 800683e:	4619      	mov	r1, r3
 8006840:	4610      	mov	r0, r2
 8006842:	f7fe fcf7 	bl	8005234 <vListInsert>
}
 8006846:	e010      	b.n	800686a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006848:	4b0f      	ldr	r3, [pc, #60]	@ (8006888 <prvAddCurrentTaskToDelayedList+0xc4>)
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	4b0a      	ldr	r3, [pc, #40]	@ (8006878 <prvAddCurrentTaskToDelayedList+0xb4>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	3304      	adds	r3, #4
 8006852:	4619      	mov	r1, r3
 8006854:	4610      	mov	r0, r2
 8006856:	f7fe fced 	bl	8005234 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800685a:	4b0c      	ldr	r3, [pc, #48]	@ (800688c <prvAddCurrentTaskToDelayedList+0xc8>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	429a      	cmp	r2, r3
 8006862:	d202      	bcs.n	800686a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006864:	4a09      	ldr	r2, [pc, #36]	@ (800688c <prvAddCurrentTaskToDelayedList+0xc8>)
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	6013      	str	r3, [r2, #0]
}
 800686a:	bf00      	nop
 800686c:	3710      	adds	r7, #16
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	20000700 	.word	0x20000700
 8006878:	200005fc 	.word	0x200005fc
 800687c:	20000704 	.word	0x20000704
 8006880:	200006e8 	.word	0x200006e8
 8006884:	200006b8 	.word	0x200006b8
 8006888:	200006b4 	.word	0x200006b4
 800688c:	2000071c 	.word	0x2000071c

08006890 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006890:	b480      	push	{r7}
 8006892:	b085      	sub	sp, #20
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	60b9      	str	r1, [r7, #8]
 800689a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	3b04      	subs	r3, #4
 80068a0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80068a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	3b04      	subs	r3, #4
 80068ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	f023 0201 	bic.w	r2, r3, #1
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	3b04      	subs	r3, #4
 80068be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80068c0:	4a0c      	ldr	r2, [pc, #48]	@ (80068f4 <pxPortInitialiseStack+0x64>)
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	3b14      	subs	r3, #20
 80068ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	3b04      	subs	r3, #4
 80068d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f06f 0202 	mvn.w	r2, #2
 80068de:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	3b20      	subs	r3, #32
 80068e4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80068e6:	68fb      	ldr	r3, [r7, #12]
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3714      	adds	r7, #20
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr
 80068f4:	080068f9 	.word	0x080068f9

080068f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80068f8:	b480      	push	{r7}
 80068fa:	b085      	sub	sp, #20
 80068fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80068fe:	2300      	movs	r3, #0
 8006900:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006902:	4b13      	ldr	r3, [pc, #76]	@ (8006950 <prvTaskExitError+0x58>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800690a:	d00b      	beq.n	8006924 <prvTaskExitError+0x2c>
	__asm volatile
 800690c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006910:	f383 8811 	msr	BASEPRI, r3
 8006914:	f3bf 8f6f 	isb	sy
 8006918:	f3bf 8f4f 	dsb	sy
 800691c:	60fb      	str	r3, [r7, #12]
}
 800691e:	bf00      	nop
 8006920:	bf00      	nop
 8006922:	e7fd      	b.n	8006920 <prvTaskExitError+0x28>
	__asm volatile
 8006924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006928:	f383 8811 	msr	BASEPRI, r3
 800692c:	f3bf 8f6f 	isb	sy
 8006930:	f3bf 8f4f 	dsb	sy
 8006934:	60bb      	str	r3, [r7, #8]
}
 8006936:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006938:	bf00      	nop
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d0fc      	beq.n	800693a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006940:	bf00      	nop
 8006942:	bf00      	nop
 8006944:	3714      	adds	r7, #20
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr
 800694e:	bf00      	nop
 8006950:	2000000c 	.word	0x2000000c
	...

08006960 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006960:	4b07      	ldr	r3, [pc, #28]	@ (8006980 <pxCurrentTCBConst2>)
 8006962:	6819      	ldr	r1, [r3, #0]
 8006964:	6808      	ldr	r0, [r1, #0]
 8006966:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800696a:	f380 8809 	msr	PSP, r0
 800696e:	f3bf 8f6f 	isb	sy
 8006972:	f04f 0000 	mov.w	r0, #0
 8006976:	f380 8811 	msr	BASEPRI, r0
 800697a:	4770      	bx	lr
 800697c:	f3af 8000 	nop.w

08006980 <pxCurrentTCBConst2>:
 8006980:	200005fc 	.word	0x200005fc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006984:	bf00      	nop
 8006986:	bf00      	nop

08006988 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006988:	4808      	ldr	r0, [pc, #32]	@ (80069ac <prvPortStartFirstTask+0x24>)
 800698a:	6800      	ldr	r0, [r0, #0]
 800698c:	6800      	ldr	r0, [r0, #0]
 800698e:	f380 8808 	msr	MSP, r0
 8006992:	f04f 0000 	mov.w	r0, #0
 8006996:	f380 8814 	msr	CONTROL, r0
 800699a:	b662      	cpsie	i
 800699c:	b661      	cpsie	f
 800699e:	f3bf 8f4f 	dsb	sy
 80069a2:	f3bf 8f6f 	isb	sy
 80069a6:	df00      	svc	0
 80069a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80069aa:	bf00      	nop
 80069ac:	e000ed08 	.word	0xe000ed08

080069b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b086      	sub	sp, #24
 80069b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80069b6:	4b47      	ldr	r3, [pc, #284]	@ (8006ad4 <xPortStartScheduler+0x124>)
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	4a47      	ldr	r2, [pc, #284]	@ (8006ad8 <xPortStartScheduler+0x128>)
 80069bc:	4293      	cmp	r3, r2
 80069be:	d10b      	bne.n	80069d8 <xPortStartScheduler+0x28>
	__asm volatile
 80069c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069c4:	f383 8811 	msr	BASEPRI, r3
 80069c8:	f3bf 8f6f 	isb	sy
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	60fb      	str	r3, [r7, #12]
}
 80069d2:	bf00      	nop
 80069d4:	bf00      	nop
 80069d6:	e7fd      	b.n	80069d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80069d8:	4b3e      	ldr	r3, [pc, #248]	@ (8006ad4 <xPortStartScheduler+0x124>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a3f      	ldr	r2, [pc, #252]	@ (8006adc <xPortStartScheduler+0x12c>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d10b      	bne.n	80069fa <xPortStartScheduler+0x4a>
	__asm volatile
 80069e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e6:	f383 8811 	msr	BASEPRI, r3
 80069ea:	f3bf 8f6f 	isb	sy
 80069ee:	f3bf 8f4f 	dsb	sy
 80069f2:	613b      	str	r3, [r7, #16]
}
 80069f4:	bf00      	nop
 80069f6:	bf00      	nop
 80069f8:	e7fd      	b.n	80069f6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80069fa:	4b39      	ldr	r3, [pc, #228]	@ (8006ae0 <xPortStartScheduler+0x130>)
 80069fc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80069fe:	697b      	ldr	r3, [r7, #20]
 8006a00:	781b      	ldrb	r3, [r3, #0]
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	22ff      	movs	r2, #255	@ 0xff
 8006a0a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006a14:	78fb      	ldrb	r3, [r7, #3]
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006a1c:	b2da      	uxtb	r2, r3
 8006a1e:	4b31      	ldr	r3, [pc, #196]	@ (8006ae4 <xPortStartScheduler+0x134>)
 8006a20:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006a22:	4b31      	ldr	r3, [pc, #196]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a24:	2207      	movs	r2, #7
 8006a26:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a28:	e009      	b.n	8006a3e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006a2a:	4b2f      	ldr	r3, [pc, #188]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	3b01      	subs	r3, #1
 8006a30:	4a2d      	ldr	r2, [pc, #180]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a32:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006a34:	78fb      	ldrb	r3, [r7, #3]
 8006a36:	b2db      	uxtb	r3, r3
 8006a38:	005b      	lsls	r3, r3, #1
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a3e:	78fb      	ldrb	r3, [r7, #3]
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a46:	2b80      	cmp	r3, #128	@ 0x80
 8006a48:	d0ef      	beq.n	8006a2a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006a4a:	4b27      	ldr	r3, [pc, #156]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f1c3 0307 	rsb	r3, r3, #7
 8006a52:	2b04      	cmp	r3, #4
 8006a54:	d00b      	beq.n	8006a6e <xPortStartScheduler+0xbe>
	__asm volatile
 8006a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a5a:	f383 8811 	msr	BASEPRI, r3
 8006a5e:	f3bf 8f6f 	isb	sy
 8006a62:	f3bf 8f4f 	dsb	sy
 8006a66:	60bb      	str	r3, [r7, #8]
}
 8006a68:	bf00      	nop
 8006a6a:	bf00      	nop
 8006a6c:	e7fd      	b.n	8006a6a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	021b      	lsls	r3, r3, #8
 8006a74:	4a1c      	ldr	r2, [pc, #112]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a76:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006a78:	4b1b      	ldr	r3, [pc, #108]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a80:	4a19      	ldr	r2, [pc, #100]	@ (8006ae8 <xPortStartScheduler+0x138>)
 8006a82:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	b2da      	uxtb	r2, r3
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006a8c:	4b17      	ldr	r3, [pc, #92]	@ (8006aec <xPortStartScheduler+0x13c>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a16      	ldr	r2, [pc, #88]	@ (8006aec <xPortStartScheduler+0x13c>)
 8006a92:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006a96:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006a98:	4b14      	ldr	r3, [pc, #80]	@ (8006aec <xPortStartScheduler+0x13c>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	4a13      	ldr	r2, [pc, #76]	@ (8006aec <xPortStartScheduler+0x13c>)
 8006a9e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006aa2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006aa4:	f000 f8da 	bl	8006c5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006aa8:	4b11      	ldr	r3, [pc, #68]	@ (8006af0 <xPortStartScheduler+0x140>)
 8006aaa:	2200      	movs	r2, #0
 8006aac:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006aae:	f000 f8f9 	bl	8006ca4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006ab2:	4b10      	ldr	r3, [pc, #64]	@ (8006af4 <xPortStartScheduler+0x144>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a0f      	ldr	r2, [pc, #60]	@ (8006af4 <xPortStartScheduler+0x144>)
 8006ab8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006abc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006abe:	f7ff ff63 	bl	8006988 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006ac2:	f7ff fb89 	bl	80061d8 <vTaskSwitchContext>
	prvTaskExitError();
 8006ac6:	f7ff ff17 	bl	80068f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006aca:	2300      	movs	r3, #0
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3718      	adds	r7, #24
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}
 8006ad4:	e000ed00 	.word	0xe000ed00
 8006ad8:	410fc271 	.word	0x410fc271
 8006adc:	410fc270 	.word	0x410fc270
 8006ae0:	e000e400 	.word	0xe000e400
 8006ae4:	20000728 	.word	0x20000728
 8006ae8:	2000072c 	.word	0x2000072c
 8006aec:	e000ed20 	.word	0xe000ed20
 8006af0:	2000000c 	.word	0x2000000c
 8006af4:	e000ef34 	.word	0xe000ef34

08006af8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
	__asm volatile
 8006afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b02:	f383 8811 	msr	BASEPRI, r3
 8006b06:	f3bf 8f6f 	isb	sy
 8006b0a:	f3bf 8f4f 	dsb	sy
 8006b0e:	607b      	str	r3, [r7, #4]
}
 8006b10:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006b12:	4b10      	ldr	r3, [pc, #64]	@ (8006b54 <vPortEnterCritical+0x5c>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	3301      	adds	r3, #1
 8006b18:	4a0e      	ldr	r2, [pc, #56]	@ (8006b54 <vPortEnterCritical+0x5c>)
 8006b1a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006b1c:	4b0d      	ldr	r3, [pc, #52]	@ (8006b54 <vPortEnterCritical+0x5c>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d110      	bne.n	8006b46 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006b24:	4b0c      	ldr	r3, [pc, #48]	@ (8006b58 <vPortEnterCritical+0x60>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	b2db      	uxtb	r3, r3
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d00b      	beq.n	8006b46 <vPortEnterCritical+0x4e>
	__asm volatile
 8006b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b32:	f383 8811 	msr	BASEPRI, r3
 8006b36:	f3bf 8f6f 	isb	sy
 8006b3a:	f3bf 8f4f 	dsb	sy
 8006b3e:	603b      	str	r3, [r7, #0]
}
 8006b40:	bf00      	nop
 8006b42:	bf00      	nop
 8006b44:	e7fd      	b.n	8006b42 <vPortEnterCritical+0x4a>
	}
}
 8006b46:	bf00      	nop
 8006b48:	370c      	adds	r7, #12
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop
 8006b54:	2000000c 	.word	0x2000000c
 8006b58:	e000ed04 	.word	0xe000ed04

08006b5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b083      	sub	sp, #12
 8006b60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006b62:	4b12      	ldr	r3, [pc, #72]	@ (8006bac <vPortExitCritical+0x50>)
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d10b      	bne.n	8006b82 <vPortExitCritical+0x26>
	__asm volatile
 8006b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b6e:	f383 8811 	msr	BASEPRI, r3
 8006b72:	f3bf 8f6f 	isb	sy
 8006b76:	f3bf 8f4f 	dsb	sy
 8006b7a:	607b      	str	r3, [r7, #4]
}
 8006b7c:	bf00      	nop
 8006b7e:	bf00      	nop
 8006b80:	e7fd      	b.n	8006b7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006b82:	4b0a      	ldr	r3, [pc, #40]	@ (8006bac <vPortExitCritical+0x50>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	3b01      	subs	r3, #1
 8006b88:	4a08      	ldr	r2, [pc, #32]	@ (8006bac <vPortExitCritical+0x50>)
 8006b8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006b8c:	4b07      	ldr	r3, [pc, #28]	@ (8006bac <vPortExitCritical+0x50>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d105      	bne.n	8006ba0 <vPortExitCritical+0x44>
 8006b94:	2300      	movs	r3, #0
 8006b96:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006b9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006ba0:	bf00      	nop
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr
 8006bac:	2000000c 	.word	0x2000000c

08006bb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006bb0:	f3ef 8009 	mrs	r0, PSP
 8006bb4:	f3bf 8f6f 	isb	sy
 8006bb8:	4b15      	ldr	r3, [pc, #84]	@ (8006c10 <pxCurrentTCBConst>)
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	f01e 0f10 	tst.w	lr, #16
 8006bc0:	bf08      	it	eq
 8006bc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006bc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bca:	6010      	str	r0, [r2, #0]
 8006bcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006bd0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006bd4:	f380 8811 	msr	BASEPRI, r0
 8006bd8:	f3bf 8f4f 	dsb	sy
 8006bdc:	f3bf 8f6f 	isb	sy
 8006be0:	f7ff fafa 	bl	80061d8 <vTaskSwitchContext>
 8006be4:	f04f 0000 	mov.w	r0, #0
 8006be8:	f380 8811 	msr	BASEPRI, r0
 8006bec:	bc09      	pop	{r0, r3}
 8006bee:	6819      	ldr	r1, [r3, #0]
 8006bf0:	6808      	ldr	r0, [r1, #0]
 8006bf2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bf6:	f01e 0f10 	tst.w	lr, #16
 8006bfa:	bf08      	it	eq
 8006bfc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006c00:	f380 8809 	msr	PSP, r0
 8006c04:	f3bf 8f6f 	isb	sy
 8006c08:	4770      	bx	lr
 8006c0a:	bf00      	nop
 8006c0c:	f3af 8000 	nop.w

08006c10 <pxCurrentTCBConst>:
 8006c10:	200005fc 	.word	0x200005fc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006c14:	bf00      	nop
 8006c16:	bf00      	nop

08006c18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
	__asm volatile
 8006c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c22:	f383 8811 	msr	BASEPRI, r3
 8006c26:	f3bf 8f6f 	isb	sy
 8006c2a:	f3bf 8f4f 	dsb	sy
 8006c2e:	607b      	str	r3, [r7, #4]
}
 8006c30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006c32:	f7ff fa17 	bl	8006064 <xTaskIncrementTick>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d003      	beq.n	8006c44 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006c3c:	4b06      	ldr	r3, [pc, #24]	@ (8006c58 <SysTick_Handler+0x40>)
 8006c3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c42:	601a      	str	r2, [r3, #0]
 8006c44:	2300      	movs	r3, #0
 8006c46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	f383 8811 	msr	BASEPRI, r3
}
 8006c4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006c50:	bf00      	nop
 8006c52:	3708      	adds	r7, #8
 8006c54:	46bd      	mov	sp, r7
 8006c56:	bd80      	pop	{r7, pc}
 8006c58:	e000ed04 	.word	0xe000ed04

08006c5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006c60:	4b0b      	ldr	r3, [pc, #44]	@ (8006c90 <vPortSetupTimerInterrupt+0x34>)
 8006c62:	2200      	movs	r2, #0
 8006c64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006c66:	4b0b      	ldr	r3, [pc, #44]	@ (8006c94 <vPortSetupTimerInterrupt+0x38>)
 8006c68:	2200      	movs	r2, #0
 8006c6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c98 <vPortSetupTimerInterrupt+0x3c>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a0a      	ldr	r2, [pc, #40]	@ (8006c9c <vPortSetupTimerInterrupt+0x40>)
 8006c72:	fba2 2303 	umull	r2, r3, r2, r3
 8006c76:	099b      	lsrs	r3, r3, #6
 8006c78:	4a09      	ldr	r2, [pc, #36]	@ (8006ca0 <vPortSetupTimerInterrupt+0x44>)
 8006c7a:	3b01      	subs	r3, #1
 8006c7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006c7e:	4b04      	ldr	r3, [pc, #16]	@ (8006c90 <vPortSetupTimerInterrupt+0x34>)
 8006c80:	2207      	movs	r2, #7
 8006c82:	601a      	str	r2, [r3, #0]
}
 8006c84:	bf00      	nop
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr
 8006c8e:	bf00      	nop
 8006c90:	e000e010 	.word	0xe000e010
 8006c94:	e000e018 	.word	0xe000e018
 8006c98:	20000000 	.word	0x20000000
 8006c9c:	10624dd3 	.word	0x10624dd3
 8006ca0:	e000e014 	.word	0xe000e014

08006ca4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006ca4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006cb4 <vPortEnableVFP+0x10>
 8006ca8:	6801      	ldr	r1, [r0, #0]
 8006caa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006cae:	6001      	str	r1, [r0, #0]
 8006cb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006cb2:	bf00      	nop
 8006cb4:	e000ed88 	.word	0xe000ed88

08006cb8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b08a      	sub	sp, #40	@ 0x28
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006cc4:	f7ff f922 	bl	8005f0c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006cc8:	4b5c      	ldr	r3, [pc, #368]	@ (8006e3c <pvPortMalloc+0x184>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d101      	bne.n	8006cd4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006cd0:	f000 f924 	bl	8006f1c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006cd4:	4b5a      	ldr	r3, [pc, #360]	@ (8006e40 <pvPortMalloc+0x188>)
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	4013      	ands	r3, r2
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	f040 8095 	bne.w	8006e0c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d01e      	beq.n	8006d26 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006ce8:	2208      	movs	r2, #8
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	4413      	add	r3, r2
 8006cee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f003 0307 	and.w	r3, r3, #7
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d015      	beq.n	8006d26 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f023 0307 	bic.w	r3, r3, #7
 8006d00:	3308      	adds	r3, #8
 8006d02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	f003 0307 	and.w	r3, r3, #7
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d00b      	beq.n	8006d26 <pvPortMalloc+0x6e>
	__asm volatile
 8006d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
 8006d1e:	617b      	str	r3, [r7, #20]
}
 8006d20:	bf00      	nop
 8006d22:	bf00      	nop
 8006d24:	e7fd      	b.n	8006d22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d06f      	beq.n	8006e0c <pvPortMalloc+0x154>
 8006d2c:	4b45      	ldr	r3, [pc, #276]	@ (8006e44 <pvPortMalloc+0x18c>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	687a      	ldr	r2, [r7, #4]
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d86a      	bhi.n	8006e0c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006d36:	4b44      	ldr	r3, [pc, #272]	@ (8006e48 <pvPortMalloc+0x190>)
 8006d38:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006d3a:	4b43      	ldr	r3, [pc, #268]	@ (8006e48 <pvPortMalloc+0x190>)
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d40:	e004      	b.n	8006d4c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d44:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d903      	bls.n	8006d5e <pvPortMalloc+0xa6>
 8006d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d1f1      	bne.n	8006d42 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006d5e:	4b37      	ldr	r3, [pc, #220]	@ (8006e3c <pvPortMalloc+0x184>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d64:	429a      	cmp	r2, r3
 8006d66:	d051      	beq.n	8006e0c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006d68:	6a3b      	ldr	r3, [r7, #32]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	2208      	movs	r2, #8
 8006d6e:	4413      	add	r3, r2
 8006d70:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	6a3b      	ldr	r3, [r7, #32]
 8006d78:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d7c:	685a      	ldr	r2, [r3, #4]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	1ad2      	subs	r2, r2, r3
 8006d82:	2308      	movs	r3, #8
 8006d84:	005b      	lsls	r3, r3, #1
 8006d86:	429a      	cmp	r2, r3
 8006d88:	d920      	bls.n	8006dcc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006d8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	4413      	add	r3, r2
 8006d90:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d92:	69bb      	ldr	r3, [r7, #24]
 8006d94:	f003 0307 	and.w	r3, r3, #7
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d00b      	beq.n	8006db4 <pvPortMalloc+0xfc>
	__asm volatile
 8006d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da0:	f383 8811 	msr	BASEPRI, r3
 8006da4:	f3bf 8f6f 	isb	sy
 8006da8:	f3bf 8f4f 	dsb	sy
 8006dac:	613b      	str	r3, [r7, #16]
}
 8006dae:	bf00      	nop
 8006db0:	bf00      	nop
 8006db2:	e7fd      	b.n	8006db0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006db6:	685a      	ldr	r2, [r3, #4]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	1ad2      	subs	r2, r2, r3
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006dc6:	69b8      	ldr	r0, [r7, #24]
 8006dc8:	f000 f90a 	bl	8006fe0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006dcc:	4b1d      	ldr	r3, [pc, #116]	@ (8006e44 <pvPortMalloc+0x18c>)
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	1ad3      	subs	r3, r2, r3
 8006dd6:	4a1b      	ldr	r2, [pc, #108]	@ (8006e44 <pvPortMalloc+0x18c>)
 8006dd8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006dda:	4b1a      	ldr	r3, [pc, #104]	@ (8006e44 <pvPortMalloc+0x18c>)
 8006ddc:	681a      	ldr	r2, [r3, #0]
 8006dde:	4b1b      	ldr	r3, [pc, #108]	@ (8006e4c <pvPortMalloc+0x194>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d203      	bcs.n	8006dee <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006de6:	4b17      	ldr	r3, [pc, #92]	@ (8006e44 <pvPortMalloc+0x18c>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a18      	ldr	r2, [pc, #96]	@ (8006e4c <pvPortMalloc+0x194>)
 8006dec:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df0:	685a      	ldr	r2, [r3, #4]
 8006df2:	4b13      	ldr	r3, [pc, #76]	@ (8006e40 <pvPortMalloc+0x188>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	431a      	orrs	r2, r3
 8006df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfe:	2200      	movs	r2, #0
 8006e00:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006e02:	4b13      	ldr	r3, [pc, #76]	@ (8006e50 <pvPortMalloc+0x198>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	3301      	adds	r3, #1
 8006e08:	4a11      	ldr	r2, [pc, #68]	@ (8006e50 <pvPortMalloc+0x198>)
 8006e0a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e0c:	f7ff f88c 	bl	8005f28 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e10:	69fb      	ldr	r3, [r7, #28]
 8006e12:	f003 0307 	and.w	r3, r3, #7
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d00b      	beq.n	8006e32 <pvPortMalloc+0x17a>
	__asm volatile
 8006e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e1e:	f383 8811 	msr	BASEPRI, r3
 8006e22:	f3bf 8f6f 	isb	sy
 8006e26:	f3bf 8f4f 	dsb	sy
 8006e2a:	60fb      	str	r3, [r7, #12]
}
 8006e2c:	bf00      	nop
 8006e2e:	bf00      	nop
 8006e30:	e7fd      	b.n	8006e2e <pvPortMalloc+0x176>
	return pvReturn;
 8006e32:	69fb      	ldr	r3, [r7, #28]
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	3728      	adds	r7, #40	@ 0x28
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}
 8006e3c:	20004338 	.word	0x20004338
 8006e40:	2000434c 	.word	0x2000434c
 8006e44:	2000433c 	.word	0x2000433c
 8006e48:	20004330 	.word	0x20004330
 8006e4c:	20004340 	.word	0x20004340
 8006e50:	20004344 	.word	0x20004344

08006e54 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b086      	sub	sp, #24
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d04f      	beq.n	8006f06 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006e66:	2308      	movs	r3, #8
 8006e68:	425b      	negs	r3, r3
 8006e6a:	697a      	ldr	r2, [r7, #20]
 8006e6c:	4413      	add	r3, r2
 8006e6e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006e74:	693b      	ldr	r3, [r7, #16]
 8006e76:	685a      	ldr	r2, [r3, #4]
 8006e78:	4b25      	ldr	r3, [pc, #148]	@ (8006f10 <vPortFree+0xbc>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4013      	ands	r3, r2
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d10b      	bne.n	8006e9a <vPortFree+0x46>
	__asm volatile
 8006e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e86:	f383 8811 	msr	BASEPRI, r3
 8006e8a:	f3bf 8f6f 	isb	sy
 8006e8e:	f3bf 8f4f 	dsb	sy
 8006e92:	60fb      	str	r3, [r7, #12]
}
 8006e94:	bf00      	nop
 8006e96:	bf00      	nop
 8006e98:	e7fd      	b.n	8006e96 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d00b      	beq.n	8006eba <vPortFree+0x66>
	__asm volatile
 8006ea2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea6:	f383 8811 	msr	BASEPRI, r3
 8006eaa:	f3bf 8f6f 	isb	sy
 8006eae:	f3bf 8f4f 	dsb	sy
 8006eb2:	60bb      	str	r3, [r7, #8]
}
 8006eb4:	bf00      	nop
 8006eb6:	bf00      	nop
 8006eb8:	e7fd      	b.n	8006eb6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	685a      	ldr	r2, [r3, #4]
 8006ebe:	4b14      	ldr	r3, [pc, #80]	@ (8006f10 <vPortFree+0xbc>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4013      	ands	r3, r2
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d01e      	beq.n	8006f06 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d11a      	bne.n	8006f06 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	685a      	ldr	r2, [r3, #4]
 8006ed4:	4b0e      	ldr	r3, [pc, #56]	@ (8006f10 <vPortFree+0xbc>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	43db      	mvns	r3, r3
 8006eda:	401a      	ands	r2, r3
 8006edc:	693b      	ldr	r3, [r7, #16]
 8006ede:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ee0:	f7ff f814 	bl	8005f0c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	685a      	ldr	r2, [r3, #4]
 8006ee8:	4b0a      	ldr	r3, [pc, #40]	@ (8006f14 <vPortFree+0xc0>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4413      	add	r3, r2
 8006eee:	4a09      	ldr	r2, [pc, #36]	@ (8006f14 <vPortFree+0xc0>)
 8006ef0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006ef2:	6938      	ldr	r0, [r7, #16]
 8006ef4:	f000 f874 	bl	8006fe0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006ef8:	4b07      	ldr	r3, [pc, #28]	@ (8006f18 <vPortFree+0xc4>)
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	3301      	adds	r3, #1
 8006efe:	4a06      	ldr	r2, [pc, #24]	@ (8006f18 <vPortFree+0xc4>)
 8006f00:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006f02:	f7ff f811 	bl	8005f28 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f06:	bf00      	nop
 8006f08:	3718      	adds	r7, #24
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}
 8006f0e:	bf00      	nop
 8006f10:	2000434c 	.word	0x2000434c
 8006f14:	2000433c 	.word	0x2000433c
 8006f18:	20004348 	.word	0x20004348

08006f1c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b085      	sub	sp, #20
 8006f20:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006f22:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006f26:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006f28:	4b27      	ldr	r3, [pc, #156]	@ (8006fc8 <prvHeapInit+0xac>)
 8006f2a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f003 0307 	and.w	r3, r3, #7
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d00c      	beq.n	8006f50 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	3307      	adds	r3, #7
 8006f3a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	f023 0307 	bic.w	r3, r3, #7
 8006f42:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006f44:	68ba      	ldr	r2, [r7, #8]
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	4a1f      	ldr	r2, [pc, #124]	@ (8006fc8 <prvHeapInit+0xac>)
 8006f4c:	4413      	add	r3, r2
 8006f4e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006f54:	4a1d      	ldr	r2, [pc, #116]	@ (8006fcc <prvHeapInit+0xb0>)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006f5a:	4b1c      	ldr	r3, [pc, #112]	@ (8006fcc <prvHeapInit+0xb0>)
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	68ba      	ldr	r2, [r7, #8]
 8006f64:	4413      	add	r3, r2
 8006f66:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006f68:	2208      	movs	r2, #8
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	1a9b      	subs	r3, r3, r2
 8006f6e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f023 0307 	bic.w	r3, r3, #7
 8006f76:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	4a15      	ldr	r2, [pc, #84]	@ (8006fd0 <prvHeapInit+0xb4>)
 8006f7c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006f7e:	4b14      	ldr	r3, [pc, #80]	@ (8006fd0 <prvHeapInit+0xb4>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	2200      	movs	r2, #0
 8006f84:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006f86:	4b12      	ldr	r3, [pc, #72]	@ (8006fd0 <prvHeapInit+0xb4>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	68fa      	ldr	r2, [r7, #12]
 8006f96:	1ad2      	subs	r2, r2, r3
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8006fd0 <prvHeapInit+0xb4>)
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	4a0a      	ldr	r2, [pc, #40]	@ (8006fd4 <prvHeapInit+0xb8>)
 8006faa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	4a09      	ldr	r2, [pc, #36]	@ (8006fd8 <prvHeapInit+0xbc>)
 8006fb2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006fb4:	4b09      	ldr	r3, [pc, #36]	@ (8006fdc <prvHeapInit+0xc0>)
 8006fb6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006fba:	601a      	str	r2, [r3, #0]
}
 8006fbc:	bf00      	nop
 8006fbe:	3714      	adds	r7, #20
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr
 8006fc8:	20000730 	.word	0x20000730
 8006fcc:	20004330 	.word	0x20004330
 8006fd0:	20004338 	.word	0x20004338
 8006fd4:	20004340 	.word	0x20004340
 8006fd8:	2000433c 	.word	0x2000433c
 8006fdc:	2000434c 	.word	0x2000434c

08006fe0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b085      	sub	sp, #20
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006fe8:	4b28      	ldr	r3, [pc, #160]	@ (800708c <prvInsertBlockIntoFreeList+0xac>)
 8006fea:	60fb      	str	r3, [r7, #12]
 8006fec:	e002      	b.n	8006ff4 <prvInsertBlockIntoFreeList+0x14>
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	60fb      	str	r3, [r7, #12]
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	687a      	ldr	r2, [r7, #4]
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d8f7      	bhi.n	8006fee <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	68ba      	ldr	r2, [r7, #8]
 8007008:	4413      	add	r3, r2
 800700a:	687a      	ldr	r2, [r7, #4]
 800700c:	429a      	cmp	r2, r3
 800700e:	d108      	bne.n	8007022 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	685a      	ldr	r2, [r3, #4]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	441a      	add	r2, r3
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	685b      	ldr	r3, [r3, #4]
 800702a:	68ba      	ldr	r2, [r7, #8]
 800702c:	441a      	add	r2, r3
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	429a      	cmp	r2, r3
 8007034:	d118      	bne.n	8007068 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	4b15      	ldr	r3, [pc, #84]	@ (8007090 <prvInsertBlockIntoFreeList+0xb0>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	429a      	cmp	r2, r3
 8007040:	d00d      	beq.n	800705e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	685a      	ldr	r2, [r3, #4]
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	441a      	add	r2, r3
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	601a      	str	r2, [r3, #0]
 800705c:	e008      	b.n	8007070 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800705e:	4b0c      	ldr	r3, [pc, #48]	@ (8007090 <prvInsertBlockIntoFreeList+0xb0>)
 8007060:	681a      	ldr	r2, [r3, #0]
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	601a      	str	r2, [r3, #0]
 8007066:	e003      	b.n	8007070 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681a      	ldr	r2, [r3, #0]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007070:	68fa      	ldr	r2, [r7, #12]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	429a      	cmp	r2, r3
 8007076:	d002      	beq.n	800707e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	687a      	ldr	r2, [r7, #4]
 800707c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800707e:	bf00      	nop
 8007080:	3714      	adds	r7, #20
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr
 800708a:	bf00      	nop
 800708c:	20004330 	.word	0x20004330
 8007090:	20004338 	.word	0x20004338

08007094 <__cvt>:
 8007094:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007098:	ec57 6b10 	vmov	r6, r7, d0
 800709c:	2f00      	cmp	r7, #0
 800709e:	460c      	mov	r4, r1
 80070a0:	4619      	mov	r1, r3
 80070a2:	463b      	mov	r3, r7
 80070a4:	bfbb      	ittet	lt
 80070a6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80070aa:	461f      	movlt	r7, r3
 80070ac:	2300      	movge	r3, #0
 80070ae:	232d      	movlt	r3, #45	@ 0x2d
 80070b0:	700b      	strb	r3, [r1, #0]
 80070b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070b4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80070b8:	4691      	mov	r9, r2
 80070ba:	f023 0820 	bic.w	r8, r3, #32
 80070be:	bfbc      	itt	lt
 80070c0:	4632      	movlt	r2, r6
 80070c2:	4616      	movlt	r6, r2
 80070c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80070c8:	d005      	beq.n	80070d6 <__cvt+0x42>
 80070ca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80070ce:	d100      	bne.n	80070d2 <__cvt+0x3e>
 80070d0:	3401      	adds	r4, #1
 80070d2:	2102      	movs	r1, #2
 80070d4:	e000      	b.n	80070d8 <__cvt+0x44>
 80070d6:	2103      	movs	r1, #3
 80070d8:	ab03      	add	r3, sp, #12
 80070da:	9301      	str	r3, [sp, #4]
 80070dc:	ab02      	add	r3, sp, #8
 80070de:	9300      	str	r3, [sp, #0]
 80070e0:	ec47 6b10 	vmov	d0, r6, r7
 80070e4:	4653      	mov	r3, sl
 80070e6:	4622      	mov	r2, r4
 80070e8:	f000 feda 	bl	8007ea0 <_dtoa_r>
 80070ec:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80070f0:	4605      	mov	r5, r0
 80070f2:	d119      	bne.n	8007128 <__cvt+0x94>
 80070f4:	f019 0f01 	tst.w	r9, #1
 80070f8:	d00e      	beq.n	8007118 <__cvt+0x84>
 80070fa:	eb00 0904 	add.w	r9, r0, r4
 80070fe:	2200      	movs	r2, #0
 8007100:	2300      	movs	r3, #0
 8007102:	4630      	mov	r0, r6
 8007104:	4639      	mov	r1, r7
 8007106:	f7f9 fcdf 	bl	8000ac8 <__aeabi_dcmpeq>
 800710a:	b108      	cbz	r0, 8007110 <__cvt+0x7c>
 800710c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007110:	2230      	movs	r2, #48	@ 0x30
 8007112:	9b03      	ldr	r3, [sp, #12]
 8007114:	454b      	cmp	r3, r9
 8007116:	d31e      	bcc.n	8007156 <__cvt+0xc2>
 8007118:	9b03      	ldr	r3, [sp, #12]
 800711a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800711c:	1b5b      	subs	r3, r3, r5
 800711e:	4628      	mov	r0, r5
 8007120:	6013      	str	r3, [r2, #0]
 8007122:	b004      	add	sp, #16
 8007124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007128:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800712c:	eb00 0904 	add.w	r9, r0, r4
 8007130:	d1e5      	bne.n	80070fe <__cvt+0x6a>
 8007132:	7803      	ldrb	r3, [r0, #0]
 8007134:	2b30      	cmp	r3, #48	@ 0x30
 8007136:	d10a      	bne.n	800714e <__cvt+0xba>
 8007138:	2200      	movs	r2, #0
 800713a:	2300      	movs	r3, #0
 800713c:	4630      	mov	r0, r6
 800713e:	4639      	mov	r1, r7
 8007140:	f7f9 fcc2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007144:	b918      	cbnz	r0, 800714e <__cvt+0xba>
 8007146:	f1c4 0401 	rsb	r4, r4, #1
 800714a:	f8ca 4000 	str.w	r4, [sl]
 800714e:	f8da 3000 	ldr.w	r3, [sl]
 8007152:	4499      	add	r9, r3
 8007154:	e7d3      	b.n	80070fe <__cvt+0x6a>
 8007156:	1c59      	adds	r1, r3, #1
 8007158:	9103      	str	r1, [sp, #12]
 800715a:	701a      	strb	r2, [r3, #0]
 800715c:	e7d9      	b.n	8007112 <__cvt+0x7e>

0800715e <__exponent>:
 800715e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007160:	2900      	cmp	r1, #0
 8007162:	bfba      	itte	lt
 8007164:	4249      	neglt	r1, r1
 8007166:	232d      	movlt	r3, #45	@ 0x2d
 8007168:	232b      	movge	r3, #43	@ 0x2b
 800716a:	2909      	cmp	r1, #9
 800716c:	7002      	strb	r2, [r0, #0]
 800716e:	7043      	strb	r3, [r0, #1]
 8007170:	dd29      	ble.n	80071c6 <__exponent+0x68>
 8007172:	f10d 0307 	add.w	r3, sp, #7
 8007176:	461d      	mov	r5, r3
 8007178:	270a      	movs	r7, #10
 800717a:	461a      	mov	r2, r3
 800717c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007180:	fb07 1416 	mls	r4, r7, r6, r1
 8007184:	3430      	adds	r4, #48	@ 0x30
 8007186:	f802 4c01 	strb.w	r4, [r2, #-1]
 800718a:	460c      	mov	r4, r1
 800718c:	2c63      	cmp	r4, #99	@ 0x63
 800718e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007192:	4631      	mov	r1, r6
 8007194:	dcf1      	bgt.n	800717a <__exponent+0x1c>
 8007196:	3130      	adds	r1, #48	@ 0x30
 8007198:	1e94      	subs	r4, r2, #2
 800719a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800719e:	1c41      	adds	r1, r0, #1
 80071a0:	4623      	mov	r3, r4
 80071a2:	42ab      	cmp	r3, r5
 80071a4:	d30a      	bcc.n	80071bc <__exponent+0x5e>
 80071a6:	f10d 0309 	add.w	r3, sp, #9
 80071aa:	1a9b      	subs	r3, r3, r2
 80071ac:	42ac      	cmp	r4, r5
 80071ae:	bf88      	it	hi
 80071b0:	2300      	movhi	r3, #0
 80071b2:	3302      	adds	r3, #2
 80071b4:	4403      	add	r3, r0
 80071b6:	1a18      	subs	r0, r3, r0
 80071b8:	b003      	add	sp, #12
 80071ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071bc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80071c0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80071c4:	e7ed      	b.n	80071a2 <__exponent+0x44>
 80071c6:	2330      	movs	r3, #48	@ 0x30
 80071c8:	3130      	adds	r1, #48	@ 0x30
 80071ca:	7083      	strb	r3, [r0, #2]
 80071cc:	70c1      	strb	r1, [r0, #3]
 80071ce:	1d03      	adds	r3, r0, #4
 80071d0:	e7f1      	b.n	80071b6 <__exponent+0x58>
	...

080071d4 <_printf_float>:
 80071d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071d8:	b08d      	sub	sp, #52	@ 0x34
 80071da:	460c      	mov	r4, r1
 80071dc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80071e0:	4616      	mov	r6, r2
 80071e2:	461f      	mov	r7, r3
 80071e4:	4605      	mov	r5, r0
 80071e6:	f000 fcef 	bl	8007bc8 <_localeconv_r>
 80071ea:	6803      	ldr	r3, [r0, #0]
 80071ec:	9304      	str	r3, [sp, #16]
 80071ee:	4618      	mov	r0, r3
 80071f0:	f7f9 f83e 	bl	8000270 <strlen>
 80071f4:	2300      	movs	r3, #0
 80071f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80071f8:	f8d8 3000 	ldr.w	r3, [r8]
 80071fc:	9005      	str	r0, [sp, #20]
 80071fe:	3307      	adds	r3, #7
 8007200:	f023 0307 	bic.w	r3, r3, #7
 8007204:	f103 0208 	add.w	r2, r3, #8
 8007208:	f894 a018 	ldrb.w	sl, [r4, #24]
 800720c:	f8d4 b000 	ldr.w	fp, [r4]
 8007210:	f8c8 2000 	str.w	r2, [r8]
 8007214:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007218:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800721c:	9307      	str	r3, [sp, #28]
 800721e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007222:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007226:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800722a:	4b9c      	ldr	r3, [pc, #624]	@ (800749c <_printf_float+0x2c8>)
 800722c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007230:	f7f9 fc7c 	bl	8000b2c <__aeabi_dcmpun>
 8007234:	bb70      	cbnz	r0, 8007294 <_printf_float+0xc0>
 8007236:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800723a:	4b98      	ldr	r3, [pc, #608]	@ (800749c <_printf_float+0x2c8>)
 800723c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007240:	f7f9 fc56 	bl	8000af0 <__aeabi_dcmple>
 8007244:	bb30      	cbnz	r0, 8007294 <_printf_float+0xc0>
 8007246:	2200      	movs	r2, #0
 8007248:	2300      	movs	r3, #0
 800724a:	4640      	mov	r0, r8
 800724c:	4649      	mov	r1, r9
 800724e:	f7f9 fc45 	bl	8000adc <__aeabi_dcmplt>
 8007252:	b110      	cbz	r0, 800725a <_printf_float+0x86>
 8007254:	232d      	movs	r3, #45	@ 0x2d
 8007256:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800725a:	4a91      	ldr	r2, [pc, #580]	@ (80074a0 <_printf_float+0x2cc>)
 800725c:	4b91      	ldr	r3, [pc, #580]	@ (80074a4 <_printf_float+0x2d0>)
 800725e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007262:	bf8c      	ite	hi
 8007264:	4690      	movhi	r8, r2
 8007266:	4698      	movls	r8, r3
 8007268:	2303      	movs	r3, #3
 800726a:	6123      	str	r3, [r4, #16]
 800726c:	f02b 0304 	bic.w	r3, fp, #4
 8007270:	6023      	str	r3, [r4, #0]
 8007272:	f04f 0900 	mov.w	r9, #0
 8007276:	9700      	str	r7, [sp, #0]
 8007278:	4633      	mov	r3, r6
 800727a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800727c:	4621      	mov	r1, r4
 800727e:	4628      	mov	r0, r5
 8007280:	f000 f9d2 	bl	8007628 <_printf_common>
 8007284:	3001      	adds	r0, #1
 8007286:	f040 808d 	bne.w	80073a4 <_printf_float+0x1d0>
 800728a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800728e:	b00d      	add	sp, #52	@ 0x34
 8007290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007294:	4642      	mov	r2, r8
 8007296:	464b      	mov	r3, r9
 8007298:	4640      	mov	r0, r8
 800729a:	4649      	mov	r1, r9
 800729c:	f7f9 fc46 	bl	8000b2c <__aeabi_dcmpun>
 80072a0:	b140      	cbz	r0, 80072b4 <_printf_float+0xe0>
 80072a2:	464b      	mov	r3, r9
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	bfbc      	itt	lt
 80072a8:	232d      	movlt	r3, #45	@ 0x2d
 80072aa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80072ae:	4a7e      	ldr	r2, [pc, #504]	@ (80074a8 <_printf_float+0x2d4>)
 80072b0:	4b7e      	ldr	r3, [pc, #504]	@ (80074ac <_printf_float+0x2d8>)
 80072b2:	e7d4      	b.n	800725e <_printf_float+0x8a>
 80072b4:	6863      	ldr	r3, [r4, #4]
 80072b6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80072ba:	9206      	str	r2, [sp, #24]
 80072bc:	1c5a      	adds	r2, r3, #1
 80072be:	d13b      	bne.n	8007338 <_printf_float+0x164>
 80072c0:	2306      	movs	r3, #6
 80072c2:	6063      	str	r3, [r4, #4]
 80072c4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80072c8:	2300      	movs	r3, #0
 80072ca:	6022      	str	r2, [r4, #0]
 80072cc:	9303      	str	r3, [sp, #12]
 80072ce:	ab0a      	add	r3, sp, #40	@ 0x28
 80072d0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80072d4:	ab09      	add	r3, sp, #36	@ 0x24
 80072d6:	9300      	str	r3, [sp, #0]
 80072d8:	6861      	ldr	r1, [r4, #4]
 80072da:	ec49 8b10 	vmov	d0, r8, r9
 80072de:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80072e2:	4628      	mov	r0, r5
 80072e4:	f7ff fed6 	bl	8007094 <__cvt>
 80072e8:	9b06      	ldr	r3, [sp, #24]
 80072ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80072ec:	2b47      	cmp	r3, #71	@ 0x47
 80072ee:	4680      	mov	r8, r0
 80072f0:	d129      	bne.n	8007346 <_printf_float+0x172>
 80072f2:	1cc8      	adds	r0, r1, #3
 80072f4:	db02      	blt.n	80072fc <_printf_float+0x128>
 80072f6:	6863      	ldr	r3, [r4, #4]
 80072f8:	4299      	cmp	r1, r3
 80072fa:	dd41      	ble.n	8007380 <_printf_float+0x1ac>
 80072fc:	f1aa 0a02 	sub.w	sl, sl, #2
 8007300:	fa5f fa8a 	uxtb.w	sl, sl
 8007304:	3901      	subs	r1, #1
 8007306:	4652      	mov	r2, sl
 8007308:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800730c:	9109      	str	r1, [sp, #36]	@ 0x24
 800730e:	f7ff ff26 	bl	800715e <__exponent>
 8007312:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007314:	1813      	adds	r3, r2, r0
 8007316:	2a01      	cmp	r2, #1
 8007318:	4681      	mov	r9, r0
 800731a:	6123      	str	r3, [r4, #16]
 800731c:	dc02      	bgt.n	8007324 <_printf_float+0x150>
 800731e:	6822      	ldr	r2, [r4, #0]
 8007320:	07d2      	lsls	r2, r2, #31
 8007322:	d501      	bpl.n	8007328 <_printf_float+0x154>
 8007324:	3301      	adds	r3, #1
 8007326:	6123      	str	r3, [r4, #16]
 8007328:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800732c:	2b00      	cmp	r3, #0
 800732e:	d0a2      	beq.n	8007276 <_printf_float+0xa2>
 8007330:	232d      	movs	r3, #45	@ 0x2d
 8007332:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007336:	e79e      	b.n	8007276 <_printf_float+0xa2>
 8007338:	9a06      	ldr	r2, [sp, #24]
 800733a:	2a47      	cmp	r2, #71	@ 0x47
 800733c:	d1c2      	bne.n	80072c4 <_printf_float+0xf0>
 800733e:	2b00      	cmp	r3, #0
 8007340:	d1c0      	bne.n	80072c4 <_printf_float+0xf0>
 8007342:	2301      	movs	r3, #1
 8007344:	e7bd      	b.n	80072c2 <_printf_float+0xee>
 8007346:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800734a:	d9db      	bls.n	8007304 <_printf_float+0x130>
 800734c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007350:	d118      	bne.n	8007384 <_printf_float+0x1b0>
 8007352:	2900      	cmp	r1, #0
 8007354:	6863      	ldr	r3, [r4, #4]
 8007356:	dd0b      	ble.n	8007370 <_printf_float+0x19c>
 8007358:	6121      	str	r1, [r4, #16]
 800735a:	b913      	cbnz	r3, 8007362 <_printf_float+0x18e>
 800735c:	6822      	ldr	r2, [r4, #0]
 800735e:	07d0      	lsls	r0, r2, #31
 8007360:	d502      	bpl.n	8007368 <_printf_float+0x194>
 8007362:	3301      	adds	r3, #1
 8007364:	440b      	add	r3, r1
 8007366:	6123      	str	r3, [r4, #16]
 8007368:	65a1      	str	r1, [r4, #88]	@ 0x58
 800736a:	f04f 0900 	mov.w	r9, #0
 800736e:	e7db      	b.n	8007328 <_printf_float+0x154>
 8007370:	b913      	cbnz	r3, 8007378 <_printf_float+0x1a4>
 8007372:	6822      	ldr	r2, [r4, #0]
 8007374:	07d2      	lsls	r2, r2, #31
 8007376:	d501      	bpl.n	800737c <_printf_float+0x1a8>
 8007378:	3302      	adds	r3, #2
 800737a:	e7f4      	b.n	8007366 <_printf_float+0x192>
 800737c:	2301      	movs	r3, #1
 800737e:	e7f2      	b.n	8007366 <_printf_float+0x192>
 8007380:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007384:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007386:	4299      	cmp	r1, r3
 8007388:	db05      	blt.n	8007396 <_printf_float+0x1c2>
 800738a:	6823      	ldr	r3, [r4, #0]
 800738c:	6121      	str	r1, [r4, #16]
 800738e:	07d8      	lsls	r0, r3, #31
 8007390:	d5ea      	bpl.n	8007368 <_printf_float+0x194>
 8007392:	1c4b      	adds	r3, r1, #1
 8007394:	e7e7      	b.n	8007366 <_printf_float+0x192>
 8007396:	2900      	cmp	r1, #0
 8007398:	bfd4      	ite	le
 800739a:	f1c1 0202 	rsble	r2, r1, #2
 800739e:	2201      	movgt	r2, #1
 80073a0:	4413      	add	r3, r2
 80073a2:	e7e0      	b.n	8007366 <_printf_float+0x192>
 80073a4:	6823      	ldr	r3, [r4, #0]
 80073a6:	055a      	lsls	r2, r3, #21
 80073a8:	d407      	bmi.n	80073ba <_printf_float+0x1e6>
 80073aa:	6923      	ldr	r3, [r4, #16]
 80073ac:	4642      	mov	r2, r8
 80073ae:	4631      	mov	r1, r6
 80073b0:	4628      	mov	r0, r5
 80073b2:	47b8      	blx	r7
 80073b4:	3001      	adds	r0, #1
 80073b6:	d12b      	bne.n	8007410 <_printf_float+0x23c>
 80073b8:	e767      	b.n	800728a <_printf_float+0xb6>
 80073ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80073be:	f240 80dd 	bls.w	800757c <_printf_float+0x3a8>
 80073c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80073c6:	2200      	movs	r2, #0
 80073c8:	2300      	movs	r3, #0
 80073ca:	f7f9 fb7d 	bl	8000ac8 <__aeabi_dcmpeq>
 80073ce:	2800      	cmp	r0, #0
 80073d0:	d033      	beq.n	800743a <_printf_float+0x266>
 80073d2:	4a37      	ldr	r2, [pc, #220]	@ (80074b0 <_printf_float+0x2dc>)
 80073d4:	2301      	movs	r3, #1
 80073d6:	4631      	mov	r1, r6
 80073d8:	4628      	mov	r0, r5
 80073da:	47b8      	blx	r7
 80073dc:	3001      	adds	r0, #1
 80073de:	f43f af54 	beq.w	800728a <_printf_float+0xb6>
 80073e2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80073e6:	4543      	cmp	r3, r8
 80073e8:	db02      	blt.n	80073f0 <_printf_float+0x21c>
 80073ea:	6823      	ldr	r3, [r4, #0]
 80073ec:	07d8      	lsls	r0, r3, #31
 80073ee:	d50f      	bpl.n	8007410 <_printf_float+0x23c>
 80073f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073f4:	4631      	mov	r1, r6
 80073f6:	4628      	mov	r0, r5
 80073f8:	47b8      	blx	r7
 80073fa:	3001      	adds	r0, #1
 80073fc:	f43f af45 	beq.w	800728a <_printf_float+0xb6>
 8007400:	f04f 0900 	mov.w	r9, #0
 8007404:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8007408:	f104 0a1a 	add.w	sl, r4, #26
 800740c:	45c8      	cmp	r8, r9
 800740e:	dc09      	bgt.n	8007424 <_printf_float+0x250>
 8007410:	6823      	ldr	r3, [r4, #0]
 8007412:	079b      	lsls	r3, r3, #30
 8007414:	f100 8103 	bmi.w	800761e <_printf_float+0x44a>
 8007418:	68e0      	ldr	r0, [r4, #12]
 800741a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800741c:	4298      	cmp	r0, r3
 800741e:	bfb8      	it	lt
 8007420:	4618      	movlt	r0, r3
 8007422:	e734      	b.n	800728e <_printf_float+0xba>
 8007424:	2301      	movs	r3, #1
 8007426:	4652      	mov	r2, sl
 8007428:	4631      	mov	r1, r6
 800742a:	4628      	mov	r0, r5
 800742c:	47b8      	blx	r7
 800742e:	3001      	adds	r0, #1
 8007430:	f43f af2b 	beq.w	800728a <_printf_float+0xb6>
 8007434:	f109 0901 	add.w	r9, r9, #1
 8007438:	e7e8      	b.n	800740c <_printf_float+0x238>
 800743a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800743c:	2b00      	cmp	r3, #0
 800743e:	dc39      	bgt.n	80074b4 <_printf_float+0x2e0>
 8007440:	4a1b      	ldr	r2, [pc, #108]	@ (80074b0 <_printf_float+0x2dc>)
 8007442:	2301      	movs	r3, #1
 8007444:	4631      	mov	r1, r6
 8007446:	4628      	mov	r0, r5
 8007448:	47b8      	blx	r7
 800744a:	3001      	adds	r0, #1
 800744c:	f43f af1d 	beq.w	800728a <_printf_float+0xb6>
 8007450:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007454:	ea59 0303 	orrs.w	r3, r9, r3
 8007458:	d102      	bne.n	8007460 <_printf_float+0x28c>
 800745a:	6823      	ldr	r3, [r4, #0]
 800745c:	07d9      	lsls	r1, r3, #31
 800745e:	d5d7      	bpl.n	8007410 <_printf_float+0x23c>
 8007460:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007464:	4631      	mov	r1, r6
 8007466:	4628      	mov	r0, r5
 8007468:	47b8      	blx	r7
 800746a:	3001      	adds	r0, #1
 800746c:	f43f af0d 	beq.w	800728a <_printf_float+0xb6>
 8007470:	f04f 0a00 	mov.w	sl, #0
 8007474:	f104 0b1a 	add.w	fp, r4, #26
 8007478:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800747a:	425b      	negs	r3, r3
 800747c:	4553      	cmp	r3, sl
 800747e:	dc01      	bgt.n	8007484 <_printf_float+0x2b0>
 8007480:	464b      	mov	r3, r9
 8007482:	e793      	b.n	80073ac <_printf_float+0x1d8>
 8007484:	2301      	movs	r3, #1
 8007486:	465a      	mov	r2, fp
 8007488:	4631      	mov	r1, r6
 800748a:	4628      	mov	r0, r5
 800748c:	47b8      	blx	r7
 800748e:	3001      	adds	r0, #1
 8007490:	f43f aefb 	beq.w	800728a <_printf_float+0xb6>
 8007494:	f10a 0a01 	add.w	sl, sl, #1
 8007498:	e7ee      	b.n	8007478 <_printf_float+0x2a4>
 800749a:	bf00      	nop
 800749c:	7fefffff 	.word	0x7fefffff
 80074a0:	08009ed8 	.word	0x08009ed8
 80074a4:	08009ed4 	.word	0x08009ed4
 80074a8:	08009ee0 	.word	0x08009ee0
 80074ac:	08009edc 	.word	0x08009edc
 80074b0:	08009ee4 	.word	0x08009ee4
 80074b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80074b6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80074ba:	4553      	cmp	r3, sl
 80074bc:	bfa8      	it	ge
 80074be:	4653      	movge	r3, sl
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	4699      	mov	r9, r3
 80074c4:	dc36      	bgt.n	8007534 <_printf_float+0x360>
 80074c6:	f04f 0b00 	mov.w	fp, #0
 80074ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80074ce:	f104 021a 	add.w	r2, r4, #26
 80074d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80074d4:	9306      	str	r3, [sp, #24]
 80074d6:	eba3 0309 	sub.w	r3, r3, r9
 80074da:	455b      	cmp	r3, fp
 80074dc:	dc31      	bgt.n	8007542 <_printf_float+0x36e>
 80074de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074e0:	459a      	cmp	sl, r3
 80074e2:	dc3a      	bgt.n	800755a <_printf_float+0x386>
 80074e4:	6823      	ldr	r3, [r4, #0]
 80074e6:	07da      	lsls	r2, r3, #31
 80074e8:	d437      	bmi.n	800755a <_printf_float+0x386>
 80074ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ec:	ebaa 0903 	sub.w	r9, sl, r3
 80074f0:	9b06      	ldr	r3, [sp, #24]
 80074f2:	ebaa 0303 	sub.w	r3, sl, r3
 80074f6:	4599      	cmp	r9, r3
 80074f8:	bfa8      	it	ge
 80074fa:	4699      	movge	r9, r3
 80074fc:	f1b9 0f00 	cmp.w	r9, #0
 8007500:	dc33      	bgt.n	800756a <_printf_float+0x396>
 8007502:	f04f 0800 	mov.w	r8, #0
 8007506:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800750a:	f104 0b1a 	add.w	fp, r4, #26
 800750e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007510:	ebaa 0303 	sub.w	r3, sl, r3
 8007514:	eba3 0309 	sub.w	r3, r3, r9
 8007518:	4543      	cmp	r3, r8
 800751a:	f77f af79 	ble.w	8007410 <_printf_float+0x23c>
 800751e:	2301      	movs	r3, #1
 8007520:	465a      	mov	r2, fp
 8007522:	4631      	mov	r1, r6
 8007524:	4628      	mov	r0, r5
 8007526:	47b8      	blx	r7
 8007528:	3001      	adds	r0, #1
 800752a:	f43f aeae 	beq.w	800728a <_printf_float+0xb6>
 800752e:	f108 0801 	add.w	r8, r8, #1
 8007532:	e7ec      	b.n	800750e <_printf_float+0x33a>
 8007534:	4642      	mov	r2, r8
 8007536:	4631      	mov	r1, r6
 8007538:	4628      	mov	r0, r5
 800753a:	47b8      	blx	r7
 800753c:	3001      	adds	r0, #1
 800753e:	d1c2      	bne.n	80074c6 <_printf_float+0x2f2>
 8007540:	e6a3      	b.n	800728a <_printf_float+0xb6>
 8007542:	2301      	movs	r3, #1
 8007544:	4631      	mov	r1, r6
 8007546:	4628      	mov	r0, r5
 8007548:	9206      	str	r2, [sp, #24]
 800754a:	47b8      	blx	r7
 800754c:	3001      	adds	r0, #1
 800754e:	f43f ae9c 	beq.w	800728a <_printf_float+0xb6>
 8007552:	9a06      	ldr	r2, [sp, #24]
 8007554:	f10b 0b01 	add.w	fp, fp, #1
 8007558:	e7bb      	b.n	80074d2 <_printf_float+0x2fe>
 800755a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800755e:	4631      	mov	r1, r6
 8007560:	4628      	mov	r0, r5
 8007562:	47b8      	blx	r7
 8007564:	3001      	adds	r0, #1
 8007566:	d1c0      	bne.n	80074ea <_printf_float+0x316>
 8007568:	e68f      	b.n	800728a <_printf_float+0xb6>
 800756a:	9a06      	ldr	r2, [sp, #24]
 800756c:	464b      	mov	r3, r9
 800756e:	4442      	add	r2, r8
 8007570:	4631      	mov	r1, r6
 8007572:	4628      	mov	r0, r5
 8007574:	47b8      	blx	r7
 8007576:	3001      	adds	r0, #1
 8007578:	d1c3      	bne.n	8007502 <_printf_float+0x32e>
 800757a:	e686      	b.n	800728a <_printf_float+0xb6>
 800757c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007580:	f1ba 0f01 	cmp.w	sl, #1
 8007584:	dc01      	bgt.n	800758a <_printf_float+0x3b6>
 8007586:	07db      	lsls	r3, r3, #31
 8007588:	d536      	bpl.n	80075f8 <_printf_float+0x424>
 800758a:	2301      	movs	r3, #1
 800758c:	4642      	mov	r2, r8
 800758e:	4631      	mov	r1, r6
 8007590:	4628      	mov	r0, r5
 8007592:	47b8      	blx	r7
 8007594:	3001      	adds	r0, #1
 8007596:	f43f ae78 	beq.w	800728a <_printf_float+0xb6>
 800759a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800759e:	4631      	mov	r1, r6
 80075a0:	4628      	mov	r0, r5
 80075a2:	47b8      	blx	r7
 80075a4:	3001      	adds	r0, #1
 80075a6:	f43f ae70 	beq.w	800728a <_printf_float+0xb6>
 80075aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80075ae:	2200      	movs	r2, #0
 80075b0:	2300      	movs	r3, #0
 80075b2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80075b6:	f7f9 fa87 	bl	8000ac8 <__aeabi_dcmpeq>
 80075ba:	b9c0      	cbnz	r0, 80075ee <_printf_float+0x41a>
 80075bc:	4653      	mov	r3, sl
 80075be:	f108 0201 	add.w	r2, r8, #1
 80075c2:	4631      	mov	r1, r6
 80075c4:	4628      	mov	r0, r5
 80075c6:	47b8      	blx	r7
 80075c8:	3001      	adds	r0, #1
 80075ca:	d10c      	bne.n	80075e6 <_printf_float+0x412>
 80075cc:	e65d      	b.n	800728a <_printf_float+0xb6>
 80075ce:	2301      	movs	r3, #1
 80075d0:	465a      	mov	r2, fp
 80075d2:	4631      	mov	r1, r6
 80075d4:	4628      	mov	r0, r5
 80075d6:	47b8      	blx	r7
 80075d8:	3001      	adds	r0, #1
 80075da:	f43f ae56 	beq.w	800728a <_printf_float+0xb6>
 80075de:	f108 0801 	add.w	r8, r8, #1
 80075e2:	45d0      	cmp	r8, sl
 80075e4:	dbf3      	blt.n	80075ce <_printf_float+0x3fa>
 80075e6:	464b      	mov	r3, r9
 80075e8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80075ec:	e6df      	b.n	80073ae <_printf_float+0x1da>
 80075ee:	f04f 0800 	mov.w	r8, #0
 80075f2:	f104 0b1a 	add.w	fp, r4, #26
 80075f6:	e7f4      	b.n	80075e2 <_printf_float+0x40e>
 80075f8:	2301      	movs	r3, #1
 80075fa:	4642      	mov	r2, r8
 80075fc:	e7e1      	b.n	80075c2 <_printf_float+0x3ee>
 80075fe:	2301      	movs	r3, #1
 8007600:	464a      	mov	r2, r9
 8007602:	4631      	mov	r1, r6
 8007604:	4628      	mov	r0, r5
 8007606:	47b8      	blx	r7
 8007608:	3001      	adds	r0, #1
 800760a:	f43f ae3e 	beq.w	800728a <_printf_float+0xb6>
 800760e:	f108 0801 	add.w	r8, r8, #1
 8007612:	68e3      	ldr	r3, [r4, #12]
 8007614:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007616:	1a5b      	subs	r3, r3, r1
 8007618:	4543      	cmp	r3, r8
 800761a:	dcf0      	bgt.n	80075fe <_printf_float+0x42a>
 800761c:	e6fc      	b.n	8007418 <_printf_float+0x244>
 800761e:	f04f 0800 	mov.w	r8, #0
 8007622:	f104 0919 	add.w	r9, r4, #25
 8007626:	e7f4      	b.n	8007612 <_printf_float+0x43e>

08007628 <_printf_common>:
 8007628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800762c:	4616      	mov	r6, r2
 800762e:	4698      	mov	r8, r3
 8007630:	688a      	ldr	r2, [r1, #8]
 8007632:	690b      	ldr	r3, [r1, #16]
 8007634:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007638:	4293      	cmp	r3, r2
 800763a:	bfb8      	it	lt
 800763c:	4613      	movlt	r3, r2
 800763e:	6033      	str	r3, [r6, #0]
 8007640:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007644:	4607      	mov	r7, r0
 8007646:	460c      	mov	r4, r1
 8007648:	b10a      	cbz	r2, 800764e <_printf_common+0x26>
 800764a:	3301      	adds	r3, #1
 800764c:	6033      	str	r3, [r6, #0]
 800764e:	6823      	ldr	r3, [r4, #0]
 8007650:	0699      	lsls	r1, r3, #26
 8007652:	bf42      	ittt	mi
 8007654:	6833      	ldrmi	r3, [r6, #0]
 8007656:	3302      	addmi	r3, #2
 8007658:	6033      	strmi	r3, [r6, #0]
 800765a:	6825      	ldr	r5, [r4, #0]
 800765c:	f015 0506 	ands.w	r5, r5, #6
 8007660:	d106      	bne.n	8007670 <_printf_common+0x48>
 8007662:	f104 0a19 	add.w	sl, r4, #25
 8007666:	68e3      	ldr	r3, [r4, #12]
 8007668:	6832      	ldr	r2, [r6, #0]
 800766a:	1a9b      	subs	r3, r3, r2
 800766c:	42ab      	cmp	r3, r5
 800766e:	dc26      	bgt.n	80076be <_printf_common+0x96>
 8007670:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007674:	6822      	ldr	r2, [r4, #0]
 8007676:	3b00      	subs	r3, #0
 8007678:	bf18      	it	ne
 800767a:	2301      	movne	r3, #1
 800767c:	0692      	lsls	r2, r2, #26
 800767e:	d42b      	bmi.n	80076d8 <_printf_common+0xb0>
 8007680:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007684:	4641      	mov	r1, r8
 8007686:	4638      	mov	r0, r7
 8007688:	47c8      	blx	r9
 800768a:	3001      	adds	r0, #1
 800768c:	d01e      	beq.n	80076cc <_printf_common+0xa4>
 800768e:	6823      	ldr	r3, [r4, #0]
 8007690:	6922      	ldr	r2, [r4, #16]
 8007692:	f003 0306 	and.w	r3, r3, #6
 8007696:	2b04      	cmp	r3, #4
 8007698:	bf02      	ittt	eq
 800769a:	68e5      	ldreq	r5, [r4, #12]
 800769c:	6833      	ldreq	r3, [r6, #0]
 800769e:	1aed      	subeq	r5, r5, r3
 80076a0:	68a3      	ldr	r3, [r4, #8]
 80076a2:	bf0c      	ite	eq
 80076a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80076a8:	2500      	movne	r5, #0
 80076aa:	4293      	cmp	r3, r2
 80076ac:	bfc4      	itt	gt
 80076ae:	1a9b      	subgt	r3, r3, r2
 80076b0:	18ed      	addgt	r5, r5, r3
 80076b2:	2600      	movs	r6, #0
 80076b4:	341a      	adds	r4, #26
 80076b6:	42b5      	cmp	r5, r6
 80076b8:	d11a      	bne.n	80076f0 <_printf_common+0xc8>
 80076ba:	2000      	movs	r0, #0
 80076bc:	e008      	b.n	80076d0 <_printf_common+0xa8>
 80076be:	2301      	movs	r3, #1
 80076c0:	4652      	mov	r2, sl
 80076c2:	4641      	mov	r1, r8
 80076c4:	4638      	mov	r0, r7
 80076c6:	47c8      	blx	r9
 80076c8:	3001      	adds	r0, #1
 80076ca:	d103      	bne.n	80076d4 <_printf_common+0xac>
 80076cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076d4:	3501      	adds	r5, #1
 80076d6:	e7c6      	b.n	8007666 <_printf_common+0x3e>
 80076d8:	18e1      	adds	r1, r4, r3
 80076da:	1c5a      	adds	r2, r3, #1
 80076dc:	2030      	movs	r0, #48	@ 0x30
 80076de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80076e2:	4422      	add	r2, r4
 80076e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80076e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80076ec:	3302      	adds	r3, #2
 80076ee:	e7c7      	b.n	8007680 <_printf_common+0x58>
 80076f0:	2301      	movs	r3, #1
 80076f2:	4622      	mov	r2, r4
 80076f4:	4641      	mov	r1, r8
 80076f6:	4638      	mov	r0, r7
 80076f8:	47c8      	blx	r9
 80076fa:	3001      	adds	r0, #1
 80076fc:	d0e6      	beq.n	80076cc <_printf_common+0xa4>
 80076fe:	3601      	adds	r6, #1
 8007700:	e7d9      	b.n	80076b6 <_printf_common+0x8e>
	...

08007704 <_printf_i>:
 8007704:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007708:	7e0f      	ldrb	r7, [r1, #24]
 800770a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800770c:	2f78      	cmp	r7, #120	@ 0x78
 800770e:	4691      	mov	r9, r2
 8007710:	4680      	mov	r8, r0
 8007712:	460c      	mov	r4, r1
 8007714:	469a      	mov	sl, r3
 8007716:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800771a:	d807      	bhi.n	800772c <_printf_i+0x28>
 800771c:	2f62      	cmp	r7, #98	@ 0x62
 800771e:	d80a      	bhi.n	8007736 <_printf_i+0x32>
 8007720:	2f00      	cmp	r7, #0
 8007722:	f000 80d1 	beq.w	80078c8 <_printf_i+0x1c4>
 8007726:	2f58      	cmp	r7, #88	@ 0x58
 8007728:	f000 80b8 	beq.w	800789c <_printf_i+0x198>
 800772c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007730:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007734:	e03a      	b.n	80077ac <_printf_i+0xa8>
 8007736:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800773a:	2b15      	cmp	r3, #21
 800773c:	d8f6      	bhi.n	800772c <_printf_i+0x28>
 800773e:	a101      	add	r1, pc, #4	@ (adr r1, 8007744 <_printf_i+0x40>)
 8007740:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007744:	0800779d 	.word	0x0800779d
 8007748:	080077b1 	.word	0x080077b1
 800774c:	0800772d 	.word	0x0800772d
 8007750:	0800772d 	.word	0x0800772d
 8007754:	0800772d 	.word	0x0800772d
 8007758:	0800772d 	.word	0x0800772d
 800775c:	080077b1 	.word	0x080077b1
 8007760:	0800772d 	.word	0x0800772d
 8007764:	0800772d 	.word	0x0800772d
 8007768:	0800772d 	.word	0x0800772d
 800776c:	0800772d 	.word	0x0800772d
 8007770:	080078af 	.word	0x080078af
 8007774:	080077db 	.word	0x080077db
 8007778:	08007869 	.word	0x08007869
 800777c:	0800772d 	.word	0x0800772d
 8007780:	0800772d 	.word	0x0800772d
 8007784:	080078d1 	.word	0x080078d1
 8007788:	0800772d 	.word	0x0800772d
 800778c:	080077db 	.word	0x080077db
 8007790:	0800772d 	.word	0x0800772d
 8007794:	0800772d 	.word	0x0800772d
 8007798:	08007871 	.word	0x08007871
 800779c:	6833      	ldr	r3, [r6, #0]
 800779e:	1d1a      	adds	r2, r3, #4
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	6032      	str	r2, [r6, #0]
 80077a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80077a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80077ac:	2301      	movs	r3, #1
 80077ae:	e09c      	b.n	80078ea <_printf_i+0x1e6>
 80077b0:	6833      	ldr	r3, [r6, #0]
 80077b2:	6820      	ldr	r0, [r4, #0]
 80077b4:	1d19      	adds	r1, r3, #4
 80077b6:	6031      	str	r1, [r6, #0]
 80077b8:	0606      	lsls	r6, r0, #24
 80077ba:	d501      	bpl.n	80077c0 <_printf_i+0xbc>
 80077bc:	681d      	ldr	r5, [r3, #0]
 80077be:	e003      	b.n	80077c8 <_printf_i+0xc4>
 80077c0:	0645      	lsls	r5, r0, #25
 80077c2:	d5fb      	bpl.n	80077bc <_printf_i+0xb8>
 80077c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80077c8:	2d00      	cmp	r5, #0
 80077ca:	da03      	bge.n	80077d4 <_printf_i+0xd0>
 80077cc:	232d      	movs	r3, #45	@ 0x2d
 80077ce:	426d      	negs	r5, r5
 80077d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077d4:	4858      	ldr	r0, [pc, #352]	@ (8007938 <_printf_i+0x234>)
 80077d6:	230a      	movs	r3, #10
 80077d8:	e011      	b.n	80077fe <_printf_i+0xfa>
 80077da:	6821      	ldr	r1, [r4, #0]
 80077dc:	6833      	ldr	r3, [r6, #0]
 80077de:	0608      	lsls	r0, r1, #24
 80077e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80077e4:	d402      	bmi.n	80077ec <_printf_i+0xe8>
 80077e6:	0649      	lsls	r1, r1, #25
 80077e8:	bf48      	it	mi
 80077ea:	b2ad      	uxthmi	r5, r5
 80077ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80077ee:	4852      	ldr	r0, [pc, #328]	@ (8007938 <_printf_i+0x234>)
 80077f0:	6033      	str	r3, [r6, #0]
 80077f2:	bf14      	ite	ne
 80077f4:	230a      	movne	r3, #10
 80077f6:	2308      	moveq	r3, #8
 80077f8:	2100      	movs	r1, #0
 80077fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80077fe:	6866      	ldr	r6, [r4, #4]
 8007800:	60a6      	str	r6, [r4, #8]
 8007802:	2e00      	cmp	r6, #0
 8007804:	db05      	blt.n	8007812 <_printf_i+0x10e>
 8007806:	6821      	ldr	r1, [r4, #0]
 8007808:	432e      	orrs	r6, r5
 800780a:	f021 0104 	bic.w	r1, r1, #4
 800780e:	6021      	str	r1, [r4, #0]
 8007810:	d04b      	beq.n	80078aa <_printf_i+0x1a6>
 8007812:	4616      	mov	r6, r2
 8007814:	fbb5 f1f3 	udiv	r1, r5, r3
 8007818:	fb03 5711 	mls	r7, r3, r1, r5
 800781c:	5dc7      	ldrb	r7, [r0, r7]
 800781e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007822:	462f      	mov	r7, r5
 8007824:	42bb      	cmp	r3, r7
 8007826:	460d      	mov	r5, r1
 8007828:	d9f4      	bls.n	8007814 <_printf_i+0x110>
 800782a:	2b08      	cmp	r3, #8
 800782c:	d10b      	bne.n	8007846 <_printf_i+0x142>
 800782e:	6823      	ldr	r3, [r4, #0]
 8007830:	07df      	lsls	r7, r3, #31
 8007832:	d508      	bpl.n	8007846 <_printf_i+0x142>
 8007834:	6923      	ldr	r3, [r4, #16]
 8007836:	6861      	ldr	r1, [r4, #4]
 8007838:	4299      	cmp	r1, r3
 800783a:	bfde      	ittt	le
 800783c:	2330      	movle	r3, #48	@ 0x30
 800783e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007842:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007846:	1b92      	subs	r2, r2, r6
 8007848:	6122      	str	r2, [r4, #16]
 800784a:	f8cd a000 	str.w	sl, [sp]
 800784e:	464b      	mov	r3, r9
 8007850:	aa03      	add	r2, sp, #12
 8007852:	4621      	mov	r1, r4
 8007854:	4640      	mov	r0, r8
 8007856:	f7ff fee7 	bl	8007628 <_printf_common>
 800785a:	3001      	adds	r0, #1
 800785c:	d14a      	bne.n	80078f4 <_printf_i+0x1f0>
 800785e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007862:	b004      	add	sp, #16
 8007864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007868:	6823      	ldr	r3, [r4, #0]
 800786a:	f043 0320 	orr.w	r3, r3, #32
 800786e:	6023      	str	r3, [r4, #0]
 8007870:	4832      	ldr	r0, [pc, #200]	@ (800793c <_printf_i+0x238>)
 8007872:	2778      	movs	r7, #120	@ 0x78
 8007874:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007878:	6823      	ldr	r3, [r4, #0]
 800787a:	6831      	ldr	r1, [r6, #0]
 800787c:	061f      	lsls	r7, r3, #24
 800787e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007882:	d402      	bmi.n	800788a <_printf_i+0x186>
 8007884:	065f      	lsls	r7, r3, #25
 8007886:	bf48      	it	mi
 8007888:	b2ad      	uxthmi	r5, r5
 800788a:	6031      	str	r1, [r6, #0]
 800788c:	07d9      	lsls	r1, r3, #31
 800788e:	bf44      	itt	mi
 8007890:	f043 0320 	orrmi.w	r3, r3, #32
 8007894:	6023      	strmi	r3, [r4, #0]
 8007896:	b11d      	cbz	r5, 80078a0 <_printf_i+0x19c>
 8007898:	2310      	movs	r3, #16
 800789a:	e7ad      	b.n	80077f8 <_printf_i+0xf4>
 800789c:	4826      	ldr	r0, [pc, #152]	@ (8007938 <_printf_i+0x234>)
 800789e:	e7e9      	b.n	8007874 <_printf_i+0x170>
 80078a0:	6823      	ldr	r3, [r4, #0]
 80078a2:	f023 0320 	bic.w	r3, r3, #32
 80078a6:	6023      	str	r3, [r4, #0]
 80078a8:	e7f6      	b.n	8007898 <_printf_i+0x194>
 80078aa:	4616      	mov	r6, r2
 80078ac:	e7bd      	b.n	800782a <_printf_i+0x126>
 80078ae:	6833      	ldr	r3, [r6, #0]
 80078b0:	6825      	ldr	r5, [r4, #0]
 80078b2:	6961      	ldr	r1, [r4, #20]
 80078b4:	1d18      	adds	r0, r3, #4
 80078b6:	6030      	str	r0, [r6, #0]
 80078b8:	062e      	lsls	r6, r5, #24
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	d501      	bpl.n	80078c2 <_printf_i+0x1be>
 80078be:	6019      	str	r1, [r3, #0]
 80078c0:	e002      	b.n	80078c8 <_printf_i+0x1c4>
 80078c2:	0668      	lsls	r0, r5, #25
 80078c4:	d5fb      	bpl.n	80078be <_printf_i+0x1ba>
 80078c6:	8019      	strh	r1, [r3, #0]
 80078c8:	2300      	movs	r3, #0
 80078ca:	6123      	str	r3, [r4, #16]
 80078cc:	4616      	mov	r6, r2
 80078ce:	e7bc      	b.n	800784a <_printf_i+0x146>
 80078d0:	6833      	ldr	r3, [r6, #0]
 80078d2:	1d1a      	adds	r2, r3, #4
 80078d4:	6032      	str	r2, [r6, #0]
 80078d6:	681e      	ldr	r6, [r3, #0]
 80078d8:	6862      	ldr	r2, [r4, #4]
 80078da:	2100      	movs	r1, #0
 80078dc:	4630      	mov	r0, r6
 80078de:	f7f8 fc77 	bl	80001d0 <memchr>
 80078e2:	b108      	cbz	r0, 80078e8 <_printf_i+0x1e4>
 80078e4:	1b80      	subs	r0, r0, r6
 80078e6:	6060      	str	r0, [r4, #4]
 80078e8:	6863      	ldr	r3, [r4, #4]
 80078ea:	6123      	str	r3, [r4, #16]
 80078ec:	2300      	movs	r3, #0
 80078ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078f2:	e7aa      	b.n	800784a <_printf_i+0x146>
 80078f4:	6923      	ldr	r3, [r4, #16]
 80078f6:	4632      	mov	r2, r6
 80078f8:	4649      	mov	r1, r9
 80078fa:	4640      	mov	r0, r8
 80078fc:	47d0      	blx	sl
 80078fe:	3001      	adds	r0, #1
 8007900:	d0ad      	beq.n	800785e <_printf_i+0x15a>
 8007902:	6823      	ldr	r3, [r4, #0]
 8007904:	079b      	lsls	r3, r3, #30
 8007906:	d413      	bmi.n	8007930 <_printf_i+0x22c>
 8007908:	68e0      	ldr	r0, [r4, #12]
 800790a:	9b03      	ldr	r3, [sp, #12]
 800790c:	4298      	cmp	r0, r3
 800790e:	bfb8      	it	lt
 8007910:	4618      	movlt	r0, r3
 8007912:	e7a6      	b.n	8007862 <_printf_i+0x15e>
 8007914:	2301      	movs	r3, #1
 8007916:	4632      	mov	r2, r6
 8007918:	4649      	mov	r1, r9
 800791a:	4640      	mov	r0, r8
 800791c:	47d0      	blx	sl
 800791e:	3001      	adds	r0, #1
 8007920:	d09d      	beq.n	800785e <_printf_i+0x15a>
 8007922:	3501      	adds	r5, #1
 8007924:	68e3      	ldr	r3, [r4, #12]
 8007926:	9903      	ldr	r1, [sp, #12]
 8007928:	1a5b      	subs	r3, r3, r1
 800792a:	42ab      	cmp	r3, r5
 800792c:	dcf2      	bgt.n	8007914 <_printf_i+0x210>
 800792e:	e7eb      	b.n	8007908 <_printf_i+0x204>
 8007930:	2500      	movs	r5, #0
 8007932:	f104 0619 	add.w	r6, r4, #25
 8007936:	e7f5      	b.n	8007924 <_printf_i+0x220>
 8007938:	08009ee6 	.word	0x08009ee6
 800793c:	08009ef7 	.word	0x08009ef7

08007940 <std>:
 8007940:	2300      	movs	r3, #0
 8007942:	b510      	push	{r4, lr}
 8007944:	4604      	mov	r4, r0
 8007946:	e9c0 3300 	strd	r3, r3, [r0]
 800794a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800794e:	6083      	str	r3, [r0, #8]
 8007950:	8181      	strh	r1, [r0, #12]
 8007952:	6643      	str	r3, [r0, #100]	@ 0x64
 8007954:	81c2      	strh	r2, [r0, #14]
 8007956:	6183      	str	r3, [r0, #24]
 8007958:	4619      	mov	r1, r3
 800795a:	2208      	movs	r2, #8
 800795c:	305c      	adds	r0, #92	@ 0x5c
 800795e:	f000 f92a 	bl	8007bb6 <memset>
 8007962:	4b0d      	ldr	r3, [pc, #52]	@ (8007998 <std+0x58>)
 8007964:	6263      	str	r3, [r4, #36]	@ 0x24
 8007966:	4b0d      	ldr	r3, [pc, #52]	@ (800799c <std+0x5c>)
 8007968:	62a3      	str	r3, [r4, #40]	@ 0x28
 800796a:	4b0d      	ldr	r3, [pc, #52]	@ (80079a0 <std+0x60>)
 800796c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800796e:	4b0d      	ldr	r3, [pc, #52]	@ (80079a4 <std+0x64>)
 8007970:	6323      	str	r3, [r4, #48]	@ 0x30
 8007972:	4b0d      	ldr	r3, [pc, #52]	@ (80079a8 <std+0x68>)
 8007974:	6224      	str	r4, [r4, #32]
 8007976:	429c      	cmp	r4, r3
 8007978:	d006      	beq.n	8007988 <std+0x48>
 800797a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800797e:	4294      	cmp	r4, r2
 8007980:	d002      	beq.n	8007988 <std+0x48>
 8007982:	33d0      	adds	r3, #208	@ 0xd0
 8007984:	429c      	cmp	r4, r3
 8007986:	d105      	bne.n	8007994 <std+0x54>
 8007988:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800798c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007990:	f000 b9ec 	b.w	8007d6c <__retarget_lock_init_recursive>
 8007994:	bd10      	pop	{r4, pc}
 8007996:	bf00      	nop
 8007998:	08007b31 	.word	0x08007b31
 800799c:	08007b53 	.word	0x08007b53
 80079a0:	08007b8b 	.word	0x08007b8b
 80079a4:	08007baf 	.word	0x08007baf
 80079a8:	20004350 	.word	0x20004350

080079ac <stdio_exit_handler>:
 80079ac:	4a02      	ldr	r2, [pc, #8]	@ (80079b8 <stdio_exit_handler+0xc>)
 80079ae:	4903      	ldr	r1, [pc, #12]	@ (80079bc <stdio_exit_handler+0x10>)
 80079b0:	4803      	ldr	r0, [pc, #12]	@ (80079c0 <stdio_exit_handler+0x14>)
 80079b2:	f000 b869 	b.w	8007a88 <_fwalk_sglue>
 80079b6:	bf00      	nop
 80079b8:	20000010 	.word	0x20000010
 80079bc:	080096ed 	.word	0x080096ed
 80079c0:	20000020 	.word	0x20000020

080079c4 <cleanup_stdio>:
 80079c4:	6841      	ldr	r1, [r0, #4]
 80079c6:	4b0c      	ldr	r3, [pc, #48]	@ (80079f8 <cleanup_stdio+0x34>)
 80079c8:	4299      	cmp	r1, r3
 80079ca:	b510      	push	{r4, lr}
 80079cc:	4604      	mov	r4, r0
 80079ce:	d001      	beq.n	80079d4 <cleanup_stdio+0x10>
 80079d0:	f001 fe8c 	bl	80096ec <_fflush_r>
 80079d4:	68a1      	ldr	r1, [r4, #8]
 80079d6:	4b09      	ldr	r3, [pc, #36]	@ (80079fc <cleanup_stdio+0x38>)
 80079d8:	4299      	cmp	r1, r3
 80079da:	d002      	beq.n	80079e2 <cleanup_stdio+0x1e>
 80079dc:	4620      	mov	r0, r4
 80079de:	f001 fe85 	bl	80096ec <_fflush_r>
 80079e2:	68e1      	ldr	r1, [r4, #12]
 80079e4:	4b06      	ldr	r3, [pc, #24]	@ (8007a00 <cleanup_stdio+0x3c>)
 80079e6:	4299      	cmp	r1, r3
 80079e8:	d004      	beq.n	80079f4 <cleanup_stdio+0x30>
 80079ea:	4620      	mov	r0, r4
 80079ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079f0:	f001 be7c 	b.w	80096ec <_fflush_r>
 80079f4:	bd10      	pop	{r4, pc}
 80079f6:	bf00      	nop
 80079f8:	20004350 	.word	0x20004350
 80079fc:	200043b8 	.word	0x200043b8
 8007a00:	20004420 	.word	0x20004420

08007a04 <global_stdio_init.part.0>:
 8007a04:	b510      	push	{r4, lr}
 8007a06:	4b0b      	ldr	r3, [pc, #44]	@ (8007a34 <global_stdio_init.part.0+0x30>)
 8007a08:	4c0b      	ldr	r4, [pc, #44]	@ (8007a38 <global_stdio_init.part.0+0x34>)
 8007a0a:	4a0c      	ldr	r2, [pc, #48]	@ (8007a3c <global_stdio_init.part.0+0x38>)
 8007a0c:	601a      	str	r2, [r3, #0]
 8007a0e:	4620      	mov	r0, r4
 8007a10:	2200      	movs	r2, #0
 8007a12:	2104      	movs	r1, #4
 8007a14:	f7ff ff94 	bl	8007940 <std>
 8007a18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007a1c:	2201      	movs	r2, #1
 8007a1e:	2109      	movs	r1, #9
 8007a20:	f7ff ff8e 	bl	8007940 <std>
 8007a24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007a28:	2202      	movs	r2, #2
 8007a2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a2e:	2112      	movs	r1, #18
 8007a30:	f7ff bf86 	b.w	8007940 <std>
 8007a34:	20004488 	.word	0x20004488
 8007a38:	20004350 	.word	0x20004350
 8007a3c:	080079ad 	.word	0x080079ad

08007a40 <__sfp_lock_acquire>:
 8007a40:	4801      	ldr	r0, [pc, #4]	@ (8007a48 <__sfp_lock_acquire+0x8>)
 8007a42:	f000 b994 	b.w	8007d6e <__retarget_lock_acquire_recursive>
 8007a46:	bf00      	nop
 8007a48:	20004491 	.word	0x20004491

08007a4c <__sfp_lock_release>:
 8007a4c:	4801      	ldr	r0, [pc, #4]	@ (8007a54 <__sfp_lock_release+0x8>)
 8007a4e:	f000 b98f 	b.w	8007d70 <__retarget_lock_release_recursive>
 8007a52:	bf00      	nop
 8007a54:	20004491 	.word	0x20004491

08007a58 <__sinit>:
 8007a58:	b510      	push	{r4, lr}
 8007a5a:	4604      	mov	r4, r0
 8007a5c:	f7ff fff0 	bl	8007a40 <__sfp_lock_acquire>
 8007a60:	6a23      	ldr	r3, [r4, #32]
 8007a62:	b11b      	cbz	r3, 8007a6c <__sinit+0x14>
 8007a64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a68:	f7ff bff0 	b.w	8007a4c <__sfp_lock_release>
 8007a6c:	4b04      	ldr	r3, [pc, #16]	@ (8007a80 <__sinit+0x28>)
 8007a6e:	6223      	str	r3, [r4, #32]
 8007a70:	4b04      	ldr	r3, [pc, #16]	@ (8007a84 <__sinit+0x2c>)
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d1f5      	bne.n	8007a64 <__sinit+0xc>
 8007a78:	f7ff ffc4 	bl	8007a04 <global_stdio_init.part.0>
 8007a7c:	e7f2      	b.n	8007a64 <__sinit+0xc>
 8007a7e:	bf00      	nop
 8007a80:	080079c5 	.word	0x080079c5
 8007a84:	20004488 	.word	0x20004488

08007a88 <_fwalk_sglue>:
 8007a88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a8c:	4607      	mov	r7, r0
 8007a8e:	4688      	mov	r8, r1
 8007a90:	4614      	mov	r4, r2
 8007a92:	2600      	movs	r6, #0
 8007a94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a98:	f1b9 0901 	subs.w	r9, r9, #1
 8007a9c:	d505      	bpl.n	8007aaa <_fwalk_sglue+0x22>
 8007a9e:	6824      	ldr	r4, [r4, #0]
 8007aa0:	2c00      	cmp	r4, #0
 8007aa2:	d1f7      	bne.n	8007a94 <_fwalk_sglue+0xc>
 8007aa4:	4630      	mov	r0, r6
 8007aa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007aaa:	89ab      	ldrh	r3, [r5, #12]
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	d907      	bls.n	8007ac0 <_fwalk_sglue+0x38>
 8007ab0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ab4:	3301      	adds	r3, #1
 8007ab6:	d003      	beq.n	8007ac0 <_fwalk_sglue+0x38>
 8007ab8:	4629      	mov	r1, r5
 8007aba:	4638      	mov	r0, r7
 8007abc:	47c0      	blx	r8
 8007abe:	4306      	orrs	r6, r0
 8007ac0:	3568      	adds	r5, #104	@ 0x68
 8007ac2:	e7e9      	b.n	8007a98 <_fwalk_sglue+0x10>

08007ac4 <sniprintf>:
 8007ac4:	b40c      	push	{r2, r3}
 8007ac6:	b530      	push	{r4, r5, lr}
 8007ac8:	4b18      	ldr	r3, [pc, #96]	@ (8007b2c <sniprintf+0x68>)
 8007aca:	1e0c      	subs	r4, r1, #0
 8007acc:	681d      	ldr	r5, [r3, #0]
 8007ace:	b09d      	sub	sp, #116	@ 0x74
 8007ad0:	da08      	bge.n	8007ae4 <sniprintf+0x20>
 8007ad2:	238b      	movs	r3, #139	@ 0x8b
 8007ad4:	602b      	str	r3, [r5, #0]
 8007ad6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ada:	b01d      	add	sp, #116	@ 0x74
 8007adc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ae0:	b002      	add	sp, #8
 8007ae2:	4770      	bx	lr
 8007ae4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007ae8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007aec:	f04f 0300 	mov.w	r3, #0
 8007af0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007af2:	bf14      	ite	ne
 8007af4:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8007af8:	4623      	moveq	r3, r4
 8007afa:	9304      	str	r3, [sp, #16]
 8007afc:	9307      	str	r3, [sp, #28]
 8007afe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007b02:	9002      	str	r0, [sp, #8]
 8007b04:	9006      	str	r0, [sp, #24]
 8007b06:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007b0a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007b0c:	ab21      	add	r3, sp, #132	@ 0x84
 8007b0e:	a902      	add	r1, sp, #8
 8007b10:	4628      	mov	r0, r5
 8007b12:	9301      	str	r3, [sp, #4]
 8007b14:	f001 fc6a 	bl	80093ec <_svfiprintf_r>
 8007b18:	1c43      	adds	r3, r0, #1
 8007b1a:	bfbc      	itt	lt
 8007b1c:	238b      	movlt	r3, #139	@ 0x8b
 8007b1e:	602b      	strlt	r3, [r5, #0]
 8007b20:	2c00      	cmp	r4, #0
 8007b22:	d0da      	beq.n	8007ada <sniprintf+0x16>
 8007b24:	9b02      	ldr	r3, [sp, #8]
 8007b26:	2200      	movs	r2, #0
 8007b28:	701a      	strb	r2, [r3, #0]
 8007b2a:	e7d6      	b.n	8007ada <sniprintf+0x16>
 8007b2c:	2000001c 	.word	0x2000001c

08007b30 <__sread>:
 8007b30:	b510      	push	{r4, lr}
 8007b32:	460c      	mov	r4, r1
 8007b34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b38:	f000 f8ca 	bl	8007cd0 <_read_r>
 8007b3c:	2800      	cmp	r0, #0
 8007b3e:	bfab      	itete	ge
 8007b40:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007b42:	89a3      	ldrhlt	r3, [r4, #12]
 8007b44:	181b      	addge	r3, r3, r0
 8007b46:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007b4a:	bfac      	ite	ge
 8007b4c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007b4e:	81a3      	strhlt	r3, [r4, #12]
 8007b50:	bd10      	pop	{r4, pc}

08007b52 <__swrite>:
 8007b52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b56:	461f      	mov	r7, r3
 8007b58:	898b      	ldrh	r3, [r1, #12]
 8007b5a:	05db      	lsls	r3, r3, #23
 8007b5c:	4605      	mov	r5, r0
 8007b5e:	460c      	mov	r4, r1
 8007b60:	4616      	mov	r6, r2
 8007b62:	d505      	bpl.n	8007b70 <__swrite+0x1e>
 8007b64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b68:	2302      	movs	r3, #2
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	f000 f89e 	bl	8007cac <_lseek_r>
 8007b70:	89a3      	ldrh	r3, [r4, #12]
 8007b72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b76:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b7a:	81a3      	strh	r3, [r4, #12]
 8007b7c:	4632      	mov	r2, r6
 8007b7e:	463b      	mov	r3, r7
 8007b80:	4628      	mov	r0, r5
 8007b82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b86:	f000 b8b5 	b.w	8007cf4 <_write_r>

08007b8a <__sseek>:
 8007b8a:	b510      	push	{r4, lr}
 8007b8c:	460c      	mov	r4, r1
 8007b8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b92:	f000 f88b 	bl	8007cac <_lseek_r>
 8007b96:	1c43      	adds	r3, r0, #1
 8007b98:	89a3      	ldrh	r3, [r4, #12]
 8007b9a:	bf15      	itete	ne
 8007b9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007b9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007ba2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007ba6:	81a3      	strheq	r3, [r4, #12]
 8007ba8:	bf18      	it	ne
 8007baa:	81a3      	strhne	r3, [r4, #12]
 8007bac:	bd10      	pop	{r4, pc}

08007bae <__sclose>:
 8007bae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bb2:	f000 b80d 	b.w	8007bd0 <_close_r>

08007bb6 <memset>:
 8007bb6:	4402      	add	r2, r0
 8007bb8:	4603      	mov	r3, r0
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d100      	bne.n	8007bc0 <memset+0xa>
 8007bbe:	4770      	bx	lr
 8007bc0:	f803 1b01 	strb.w	r1, [r3], #1
 8007bc4:	e7f9      	b.n	8007bba <memset+0x4>
	...

08007bc8 <_localeconv_r>:
 8007bc8:	4800      	ldr	r0, [pc, #0]	@ (8007bcc <_localeconv_r+0x4>)
 8007bca:	4770      	bx	lr
 8007bcc:	2000015c 	.word	0x2000015c

08007bd0 <_close_r>:
 8007bd0:	b538      	push	{r3, r4, r5, lr}
 8007bd2:	4d06      	ldr	r5, [pc, #24]	@ (8007bec <_close_r+0x1c>)
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	4604      	mov	r4, r0
 8007bd8:	4608      	mov	r0, r1
 8007bda:	602b      	str	r3, [r5, #0]
 8007bdc:	f7f9 ff2a 	bl	8001a34 <_close>
 8007be0:	1c43      	adds	r3, r0, #1
 8007be2:	d102      	bne.n	8007bea <_close_r+0x1a>
 8007be4:	682b      	ldr	r3, [r5, #0]
 8007be6:	b103      	cbz	r3, 8007bea <_close_r+0x1a>
 8007be8:	6023      	str	r3, [r4, #0]
 8007bea:	bd38      	pop	{r3, r4, r5, pc}
 8007bec:	2000448c 	.word	0x2000448c

08007bf0 <_reclaim_reent>:
 8007bf0:	4b2d      	ldr	r3, [pc, #180]	@ (8007ca8 <_reclaim_reent+0xb8>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4283      	cmp	r3, r0
 8007bf6:	b570      	push	{r4, r5, r6, lr}
 8007bf8:	4604      	mov	r4, r0
 8007bfa:	d053      	beq.n	8007ca4 <_reclaim_reent+0xb4>
 8007bfc:	69c3      	ldr	r3, [r0, #28]
 8007bfe:	b31b      	cbz	r3, 8007c48 <_reclaim_reent+0x58>
 8007c00:	68db      	ldr	r3, [r3, #12]
 8007c02:	b163      	cbz	r3, 8007c1e <_reclaim_reent+0x2e>
 8007c04:	2500      	movs	r5, #0
 8007c06:	69e3      	ldr	r3, [r4, #28]
 8007c08:	68db      	ldr	r3, [r3, #12]
 8007c0a:	5959      	ldr	r1, [r3, r5]
 8007c0c:	b9b1      	cbnz	r1, 8007c3c <_reclaim_reent+0x4c>
 8007c0e:	3504      	adds	r5, #4
 8007c10:	2d80      	cmp	r5, #128	@ 0x80
 8007c12:	d1f8      	bne.n	8007c06 <_reclaim_reent+0x16>
 8007c14:	69e3      	ldr	r3, [r4, #28]
 8007c16:	4620      	mov	r0, r4
 8007c18:	68d9      	ldr	r1, [r3, #12]
 8007c1a:	f000 ff11 	bl	8008a40 <_free_r>
 8007c1e:	69e3      	ldr	r3, [r4, #28]
 8007c20:	6819      	ldr	r1, [r3, #0]
 8007c22:	b111      	cbz	r1, 8007c2a <_reclaim_reent+0x3a>
 8007c24:	4620      	mov	r0, r4
 8007c26:	f000 ff0b 	bl	8008a40 <_free_r>
 8007c2a:	69e3      	ldr	r3, [r4, #28]
 8007c2c:	689d      	ldr	r5, [r3, #8]
 8007c2e:	b15d      	cbz	r5, 8007c48 <_reclaim_reent+0x58>
 8007c30:	4629      	mov	r1, r5
 8007c32:	4620      	mov	r0, r4
 8007c34:	682d      	ldr	r5, [r5, #0]
 8007c36:	f000 ff03 	bl	8008a40 <_free_r>
 8007c3a:	e7f8      	b.n	8007c2e <_reclaim_reent+0x3e>
 8007c3c:	680e      	ldr	r6, [r1, #0]
 8007c3e:	4620      	mov	r0, r4
 8007c40:	f000 fefe 	bl	8008a40 <_free_r>
 8007c44:	4631      	mov	r1, r6
 8007c46:	e7e1      	b.n	8007c0c <_reclaim_reent+0x1c>
 8007c48:	6961      	ldr	r1, [r4, #20]
 8007c4a:	b111      	cbz	r1, 8007c52 <_reclaim_reent+0x62>
 8007c4c:	4620      	mov	r0, r4
 8007c4e:	f000 fef7 	bl	8008a40 <_free_r>
 8007c52:	69e1      	ldr	r1, [r4, #28]
 8007c54:	b111      	cbz	r1, 8007c5c <_reclaim_reent+0x6c>
 8007c56:	4620      	mov	r0, r4
 8007c58:	f000 fef2 	bl	8008a40 <_free_r>
 8007c5c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007c5e:	b111      	cbz	r1, 8007c66 <_reclaim_reent+0x76>
 8007c60:	4620      	mov	r0, r4
 8007c62:	f000 feed 	bl	8008a40 <_free_r>
 8007c66:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c68:	b111      	cbz	r1, 8007c70 <_reclaim_reent+0x80>
 8007c6a:	4620      	mov	r0, r4
 8007c6c:	f000 fee8 	bl	8008a40 <_free_r>
 8007c70:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8007c72:	b111      	cbz	r1, 8007c7a <_reclaim_reent+0x8a>
 8007c74:	4620      	mov	r0, r4
 8007c76:	f000 fee3 	bl	8008a40 <_free_r>
 8007c7a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007c7c:	b111      	cbz	r1, 8007c84 <_reclaim_reent+0x94>
 8007c7e:	4620      	mov	r0, r4
 8007c80:	f000 fede 	bl	8008a40 <_free_r>
 8007c84:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007c86:	b111      	cbz	r1, 8007c8e <_reclaim_reent+0x9e>
 8007c88:	4620      	mov	r0, r4
 8007c8a:	f000 fed9 	bl	8008a40 <_free_r>
 8007c8e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007c90:	b111      	cbz	r1, 8007c98 <_reclaim_reent+0xa8>
 8007c92:	4620      	mov	r0, r4
 8007c94:	f000 fed4 	bl	8008a40 <_free_r>
 8007c98:	6a23      	ldr	r3, [r4, #32]
 8007c9a:	b11b      	cbz	r3, 8007ca4 <_reclaim_reent+0xb4>
 8007c9c:	4620      	mov	r0, r4
 8007c9e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007ca2:	4718      	bx	r3
 8007ca4:	bd70      	pop	{r4, r5, r6, pc}
 8007ca6:	bf00      	nop
 8007ca8:	2000001c 	.word	0x2000001c

08007cac <_lseek_r>:
 8007cac:	b538      	push	{r3, r4, r5, lr}
 8007cae:	4d07      	ldr	r5, [pc, #28]	@ (8007ccc <_lseek_r+0x20>)
 8007cb0:	4604      	mov	r4, r0
 8007cb2:	4608      	mov	r0, r1
 8007cb4:	4611      	mov	r1, r2
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	602a      	str	r2, [r5, #0]
 8007cba:	461a      	mov	r2, r3
 8007cbc:	f7f9 fee1 	bl	8001a82 <_lseek>
 8007cc0:	1c43      	adds	r3, r0, #1
 8007cc2:	d102      	bne.n	8007cca <_lseek_r+0x1e>
 8007cc4:	682b      	ldr	r3, [r5, #0]
 8007cc6:	b103      	cbz	r3, 8007cca <_lseek_r+0x1e>
 8007cc8:	6023      	str	r3, [r4, #0]
 8007cca:	bd38      	pop	{r3, r4, r5, pc}
 8007ccc:	2000448c 	.word	0x2000448c

08007cd0 <_read_r>:
 8007cd0:	b538      	push	{r3, r4, r5, lr}
 8007cd2:	4d07      	ldr	r5, [pc, #28]	@ (8007cf0 <_read_r+0x20>)
 8007cd4:	4604      	mov	r4, r0
 8007cd6:	4608      	mov	r0, r1
 8007cd8:	4611      	mov	r1, r2
 8007cda:	2200      	movs	r2, #0
 8007cdc:	602a      	str	r2, [r5, #0]
 8007cde:	461a      	mov	r2, r3
 8007ce0:	f7f9 fe6f 	bl	80019c2 <_read>
 8007ce4:	1c43      	adds	r3, r0, #1
 8007ce6:	d102      	bne.n	8007cee <_read_r+0x1e>
 8007ce8:	682b      	ldr	r3, [r5, #0]
 8007cea:	b103      	cbz	r3, 8007cee <_read_r+0x1e>
 8007cec:	6023      	str	r3, [r4, #0]
 8007cee:	bd38      	pop	{r3, r4, r5, pc}
 8007cf0:	2000448c 	.word	0x2000448c

08007cf4 <_write_r>:
 8007cf4:	b538      	push	{r3, r4, r5, lr}
 8007cf6:	4d07      	ldr	r5, [pc, #28]	@ (8007d14 <_write_r+0x20>)
 8007cf8:	4604      	mov	r4, r0
 8007cfa:	4608      	mov	r0, r1
 8007cfc:	4611      	mov	r1, r2
 8007cfe:	2200      	movs	r2, #0
 8007d00:	602a      	str	r2, [r5, #0]
 8007d02:	461a      	mov	r2, r3
 8007d04:	f7f9 fe7a 	bl	80019fc <_write>
 8007d08:	1c43      	adds	r3, r0, #1
 8007d0a:	d102      	bne.n	8007d12 <_write_r+0x1e>
 8007d0c:	682b      	ldr	r3, [r5, #0]
 8007d0e:	b103      	cbz	r3, 8007d12 <_write_r+0x1e>
 8007d10:	6023      	str	r3, [r4, #0]
 8007d12:	bd38      	pop	{r3, r4, r5, pc}
 8007d14:	2000448c 	.word	0x2000448c

08007d18 <__errno>:
 8007d18:	4b01      	ldr	r3, [pc, #4]	@ (8007d20 <__errno+0x8>)
 8007d1a:	6818      	ldr	r0, [r3, #0]
 8007d1c:	4770      	bx	lr
 8007d1e:	bf00      	nop
 8007d20:	2000001c 	.word	0x2000001c

08007d24 <__libc_init_array>:
 8007d24:	b570      	push	{r4, r5, r6, lr}
 8007d26:	4d0d      	ldr	r5, [pc, #52]	@ (8007d5c <__libc_init_array+0x38>)
 8007d28:	4c0d      	ldr	r4, [pc, #52]	@ (8007d60 <__libc_init_array+0x3c>)
 8007d2a:	1b64      	subs	r4, r4, r5
 8007d2c:	10a4      	asrs	r4, r4, #2
 8007d2e:	2600      	movs	r6, #0
 8007d30:	42a6      	cmp	r6, r4
 8007d32:	d109      	bne.n	8007d48 <__libc_init_array+0x24>
 8007d34:	4d0b      	ldr	r5, [pc, #44]	@ (8007d64 <__libc_init_array+0x40>)
 8007d36:	4c0c      	ldr	r4, [pc, #48]	@ (8007d68 <__libc_init_array+0x44>)
 8007d38:	f002 f868 	bl	8009e0c <_init>
 8007d3c:	1b64      	subs	r4, r4, r5
 8007d3e:	10a4      	asrs	r4, r4, #2
 8007d40:	2600      	movs	r6, #0
 8007d42:	42a6      	cmp	r6, r4
 8007d44:	d105      	bne.n	8007d52 <__libc_init_array+0x2e>
 8007d46:	bd70      	pop	{r4, r5, r6, pc}
 8007d48:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d4c:	4798      	blx	r3
 8007d4e:	3601      	adds	r6, #1
 8007d50:	e7ee      	b.n	8007d30 <__libc_init_array+0xc>
 8007d52:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d56:	4798      	blx	r3
 8007d58:	3601      	adds	r6, #1
 8007d5a:	e7f2      	b.n	8007d42 <__libc_init_array+0x1e>
 8007d5c:	0800a254 	.word	0x0800a254
 8007d60:	0800a254 	.word	0x0800a254
 8007d64:	0800a254 	.word	0x0800a254
 8007d68:	0800a258 	.word	0x0800a258

08007d6c <__retarget_lock_init_recursive>:
 8007d6c:	4770      	bx	lr

08007d6e <__retarget_lock_acquire_recursive>:
 8007d6e:	4770      	bx	lr

08007d70 <__retarget_lock_release_recursive>:
 8007d70:	4770      	bx	lr

08007d72 <memcpy>:
 8007d72:	440a      	add	r2, r1
 8007d74:	4291      	cmp	r1, r2
 8007d76:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007d7a:	d100      	bne.n	8007d7e <memcpy+0xc>
 8007d7c:	4770      	bx	lr
 8007d7e:	b510      	push	{r4, lr}
 8007d80:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d84:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d88:	4291      	cmp	r1, r2
 8007d8a:	d1f9      	bne.n	8007d80 <memcpy+0xe>
 8007d8c:	bd10      	pop	{r4, pc}

08007d8e <quorem>:
 8007d8e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d92:	6903      	ldr	r3, [r0, #16]
 8007d94:	690c      	ldr	r4, [r1, #16]
 8007d96:	42a3      	cmp	r3, r4
 8007d98:	4607      	mov	r7, r0
 8007d9a:	db7e      	blt.n	8007e9a <quorem+0x10c>
 8007d9c:	3c01      	subs	r4, #1
 8007d9e:	f101 0814 	add.w	r8, r1, #20
 8007da2:	00a3      	lsls	r3, r4, #2
 8007da4:	f100 0514 	add.w	r5, r0, #20
 8007da8:	9300      	str	r3, [sp, #0]
 8007daa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007dae:	9301      	str	r3, [sp, #4]
 8007db0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007db4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007db8:	3301      	adds	r3, #1
 8007dba:	429a      	cmp	r2, r3
 8007dbc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007dc0:	fbb2 f6f3 	udiv	r6, r2, r3
 8007dc4:	d32e      	bcc.n	8007e24 <quorem+0x96>
 8007dc6:	f04f 0a00 	mov.w	sl, #0
 8007dca:	46c4      	mov	ip, r8
 8007dcc:	46ae      	mov	lr, r5
 8007dce:	46d3      	mov	fp, sl
 8007dd0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007dd4:	b298      	uxth	r0, r3
 8007dd6:	fb06 a000 	mla	r0, r6, r0, sl
 8007dda:	0c02      	lsrs	r2, r0, #16
 8007ddc:	0c1b      	lsrs	r3, r3, #16
 8007dde:	fb06 2303 	mla	r3, r6, r3, r2
 8007de2:	f8de 2000 	ldr.w	r2, [lr]
 8007de6:	b280      	uxth	r0, r0
 8007de8:	b292      	uxth	r2, r2
 8007dea:	1a12      	subs	r2, r2, r0
 8007dec:	445a      	add	r2, fp
 8007dee:	f8de 0000 	ldr.w	r0, [lr]
 8007df2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007dfc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007e00:	b292      	uxth	r2, r2
 8007e02:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007e06:	45e1      	cmp	r9, ip
 8007e08:	f84e 2b04 	str.w	r2, [lr], #4
 8007e0c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007e10:	d2de      	bcs.n	8007dd0 <quorem+0x42>
 8007e12:	9b00      	ldr	r3, [sp, #0]
 8007e14:	58eb      	ldr	r3, [r5, r3]
 8007e16:	b92b      	cbnz	r3, 8007e24 <quorem+0x96>
 8007e18:	9b01      	ldr	r3, [sp, #4]
 8007e1a:	3b04      	subs	r3, #4
 8007e1c:	429d      	cmp	r5, r3
 8007e1e:	461a      	mov	r2, r3
 8007e20:	d32f      	bcc.n	8007e82 <quorem+0xf4>
 8007e22:	613c      	str	r4, [r7, #16]
 8007e24:	4638      	mov	r0, r7
 8007e26:	f001 f97d 	bl	8009124 <__mcmp>
 8007e2a:	2800      	cmp	r0, #0
 8007e2c:	db25      	blt.n	8007e7a <quorem+0xec>
 8007e2e:	4629      	mov	r1, r5
 8007e30:	2000      	movs	r0, #0
 8007e32:	f858 2b04 	ldr.w	r2, [r8], #4
 8007e36:	f8d1 c000 	ldr.w	ip, [r1]
 8007e3a:	fa1f fe82 	uxth.w	lr, r2
 8007e3e:	fa1f f38c 	uxth.w	r3, ip
 8007e42:	eba3 030e 	sub.w	r3, r3, lr
 8007e46:	4403      	add	r3, r0
 8007e48:	0c12      	lsrs	r2, r2, #16
 8007e4a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007e4e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007e52:	b29b      	uxth	r3, r3
 8007e54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e58:	45c1      	cmp	r9, r8
 8007e5a:	f841 3b04 	str.w	r3, [r1], #4
 8007e5e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007e62:	d2e6      	bcs.n	8007e32 <quorem+0xa4>
 8007e64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e68:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e6c:	b922      	cbnz	r2, 8007e78 <quorem+0xea>
 8007e6e:	3b04      	subs	r3, #4
 8007e70:	429d      	cmp	r5, r3
 8007e72:	461a      	mov	r2, r3
 8007e74:	d30b      	bcc.n	8007e8e <quorem+0x100>
 8007e76:	613c      	str	r4, [r7, #16]
 8007e78:	3601      	adds	r6, #1
 8007e7a:	4630      	mov	r0, r6
 8007e7c:	b003      	add	sp, #12
 8007e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e82:	6812      	ldr	r2, [r2, #0]
 8007e84:	3b04      	subs	r3, #4
 8007e86:	2a00      	cmp	r2, #0
 8007e88:	d1cb      	bne.n	8007e22 <quorem+0x94>
 8007e8a:	3c01      	subs	r4, #1
 8007e8c:	e7c6      	b.n	8007e1c <quorem+0x8e>
 8007e8e:	6812      	ldr	r2, [r2, #0]
 8007e90:	3b04      	subs	r3, #4
 8007e92:	2a00      	cmp	r2, #0
 8007e94:	d1ef      	bne.n	8007e76 <quorem+0xe8>
 8007e96:	3c01      	subs	r4, #1
 8007e98:	e7ea      	b.n	8007e70 <quorem+0xe2>
 8007e9a:	2000      	movs	r0, #0
 8007e9c:	e7ee      	b.n	8007e7c <quorem+0xee>
	...

08007ea0 <_dtoa_r>:
 8007ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ea4:	69c7      	ldr	r7, [r0, #28]
 8007ea6:	b097      	sub	sp, #92	@ 0x5c
 8007ea8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007eac:	ec55 4b10 	vmov	r4, r5, d0
 8007eb0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007eb2:	9107      	str	r1, [sp, #28]
 8007eb4:	4681      	mov	r9, r0
 8007eb6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007eb8:	9311      	str	r3, [sp, #68]	@ 0x44
 8007eba:	b97f      	cbnz	r7, 8007edc <_dtoa_r+0x3c>
 8007ebc:	2010      	movs	r0, #16
 8007ebe:	f000 fe09 	bl	8008ad4 <malloc>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	f8c9 001c 	str.w	r0, [r9, #28]
 8007ec8:	b920      	cbnz	r0, 8007ed4 <_dtoa_r+0x34>
 8007eca:	4ba9      	ldr	r3, [pc, #676]	@ (8008170 <_dtoa_r+0x2d0>)
 8007ecc:	21ef      	movs	r1, #239	@ 0xef
 8007ece:	48a9      	ldr	r0, [pc, #676]	@ (8008174 <_dtoa_r+0x2d4>)
 8007ed0:	f001 fc5e 	bl	8009790 <__assert_func>
 8007ed4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007ed8:	6007      	str	r7, [r0, #0]
 8007eda:	60c7      	str	r7, [r0, #12]
 8007edc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ee0:	6819      	ldr	r1, [r3, #0]
 8007ee2:	b159      	cbz	r1, 8007efc <_dtoa_r+0x5c>
 8007ee4:	685a      	ldr	r2, [r3, #4]
 8007ee6:	604a      	str	r2, [r1, #4]
 8007ee8:	2301      	movs	r3, #1
 8007eea:	4093      	lsls	r3, r2
 8007eec:	608b      	str	r3, [r1, #8]
 8007eee:	4648      	mov	r0, r9
 8007ef0:	f000 fee6 	bl	8008cc0 <_Bfree>
 8007ef4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	601a      	str	r2, [r3, #0]
 8007efc:	1e2b      	subs	r3, r5, #0
 8007efe:	bfb9      	ittee	lt
 8007f00:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007f04:	9305      	strlt	r3, [sp, #20]
 8007f06:	2300      	movge	r3, #0
 8007f08:	6033      	strge	r3, [r6, #0]
 8007f0a:	9f05      	ldr	r7, [sp, #20]
 8007f0c:	4b9a      	ldr	r3, [pc, #616]	@ (8008178 <_dtoa_r+0x2d8>)
 8007f0e:	bfbc      	itt	lt
 8007f10:	2201      	movlt	r2, #1
 8007f12:	6032      	strlt	r2, [r6, #0]
 8007f14:	43bb      	bics	r3, r7
 8007f16:	d112      	bne.n	8007f3e <_dtoa_r+0x9e>
 8007f18:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007f1a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007f1e:	6013      	str	r3, [r2, #0]
 8007f20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007f24:	4323      	orrs	r3, r4
 8007f26:	f000 855a 	beq.w	80089de <_dtoa_r+0xb3e>
 8007f2a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f2c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800818c <_dtoa_r+0x2ec>
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	f000 855c 	beq.w	80089ee <_dtoa_r+0xb4e>
 8007f36:	f10a 0303 	add.w	r3, sl, #3
 8007f3a:	f000 bd56 	b.w	80089ea <_dtoa_r+0xb4a>
 8007f3e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007f42:	2200      	movs	r2, #0
 8007f44:	ec51 0b17 	vmov	r0, r1, d7
 8007f48:	2300      	movs	r3, #0
 8007f4a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007f4e:	f7f8 fdbb 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f52:	4680      	mov	r8, r0
 8007f54:	b158      	cbz	r0, 8007f6e <_dtoa_r+0xce>
 8007f56:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007f58:	2301      	movs	r3, #1
 8007f5a:	6013      	str	r3, [r2, #0]
 8007f5c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f5e:	b113      	cbz	r3, 8007f66 <_dtoa_r+0xc6>
 8007f60:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007f62:	4b86      	ldr	r3, [pc, #536]	@ (800817c <_dtoa_r+0x2dc>)
 8007f64:	6013      	str	r3, [r2, #0]
 8007f66:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008190 <_dtoa_r+0x2f0>
 8007f6a:	f000 bd40 	b.w	80089ee <_dtoa_r+0xb4e>
 8007f6e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007f72:	aa14      	add	r2, sp, #80	@ 0x50
 8007f74:	a915      	add	r1, sp, #84	@ 0x54
 8007f76:	4648      	mov	r0, r9
 8007f78:	f001 f984 	bl	8009284 <__d2b>
 8007f7c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007f80:	9002      	str	r0, [sp, #8]
 8007f82:	2e00      	cmp	r6, #0
 8007f84:	d078      	beq.n	8008078 <_dtoa_r+0x1d8>
 8007f86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f88:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007f8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007f94:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007f98:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007f9c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	4b76      	ldr	r3, [pc, #472]	@ (8008180 <_dtoa_r+0x2e0>)
 8007fa6:	f7f8 f96f 	bl	8000288 <__aeabi_dsub>
 8007faa:	a36b      	add	r3, pc, #428	@ (adr r3, 8008158 <_dtoa_r+0x2b8>)
 8007fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb0:	f7f8 fb22 	bl	80005f8 <__aeabi_dmul>
 8007fb4:	a36a      	add	r3, pc, #424	@ (adr r3, 8008160 <_dtoa_r+0x2c0>)
 8007fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fba:	f7f8 f967 	bl	800028c <__adddf3>
 8007fbe:	4604      	mov	r4, r0
 8007fc0:	4630      	mov	r0, r6
 8007fc2:	460d      	mov	r5, r1
 8007fc4:	f7f8 faae 	bl	8000524 <__aeabi_i2d>
 8007fc8:	a367      	add	r3, pc, #412	@ (adr r3, 8008168 <_dtoa_r+0x2c8>)
 8007fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fce:	f7f8 fb13 	bl	80005f8 <__aeabi_dmul>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	4629      	mov	r1, r5
 8007fda:	f7f8 f957 	bl	800028c <__adddf3>
 8007fde:	4604      	mov	r4, r0
 8007fe0:	460d      	mov	r5, r1
 8007fe2:	f7f8 fdb9 	bl	8000b58 <__aeabi_d2iz>
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	4607      	mov	r7, r0
 8007fea:	2300      	movs	r3, #0
 8007fec:	4620      	mov	r0, r4
 8007fee:	4629      	mov	r1, r5
 8007ff0:	f7f8 fd74 	bl	8000adc <__aeabi_dcmplt>
 8007ff4:	b140      	cbz	r0, 8008008 <_dtoa_r+0x168>
 8007ff6:	4638      	mov	r0, r7
 8007ff8:	f7f8 fa94 	bl	8000524 <__aeabi_i2d>
 8007ffc:	4622      	mov	r2, r4
 8007ffe:	462b      	mov	r3, r5
 8008000:	f7f8 fd62 	bl	8000ac8 <__aeabi_dcmpeq>
 8008004:	b900      	cbnz	r0, 8008008 <_dtoa_r+0x168>
 8008006:	3f01      	subs	r7, #1
 8008008:	2f16      	cmp	r7, #22
 800800a:	d852      	bhi.n	80080b2 <_dtoa_r+0x212>
 800800c:	4b5d      	ldr	r3, [pc, #372]	@ (8008184 <_dtoa_r+0x2e4>)
 800800e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008016:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800801a:	f7f8 fd5f 	bl	8000adc <__aeabi_dcmplt>
 800801e:	2800      	cmp	r0, #0
 8008020:	d049      	beq.n	80080b6 <_dtoa_r+0x216>
 8008022:	3f01      	subs	r7, #1
 8008024:	2300      	movs	r3, #0
 8008026:	9310      	str	r3, [sp, #64]	@ 0x40
 8008028:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800802a:	1b9b      	subs	r3, r3, r6
 800802c:	1e5a      	subs	r2, r3, #1
 800802e:	bf45      	ittet	mi
 8008030:	f1c3 0301 	rsbmi	r3, r3, #1
 8008034:	9300      	strmi	r3, [sp, #0]
 8008036:	2300      	movpl	r3, #0
 8008038:	2300      	movmi	r3, #0
 800803a:	9206      	str	r2, [sp, #24]
 800803c:	bf54      	ite	pl
 800803e:	9300      	strpl	r3, [sp, #0]
 8008040:	9306      	strmi	r3, [sp, #24]
 8008042:	2f00      	cmp	r7, #0
 8008044:	db39      	blt.n	80080ba <_dtoa_r+0x21a>
 8008046:	9b06      	ldr	r3, [sp, #24]
 8008048:	970d      	str	r7, [sp, #52]	@ 0x34
 800804a:	443b      	add	r3, r7
 800804c:	9306      	str	r3, [sp, #24]
 800804e:	2300      	movs	r3, #0
 8008050:	9308      	str	r3, [sp, #32]
 8008052:	9b07      	ldr	r3, [sp, #28]
 8008054:	2b09      	cmp	r3, #9
 8008056:	d863      	bhi.n	8008120 <_dtoa_r+0x280>
 8008058:	2b05      	cmp	r3, #5
 800805a:	bfc4      	itt	gt
 800805c:	3b04      	subgt	r3, #4
 800805e:	9307      	strgt	r3, [sp, #28]
 8008060:	9b07      	ldr	r3, [sp, #28]
 8008062:	f1a3 0302 	sub.w	r3, r3, #2
 8008066:	bfcc      	ite	gt
 8008068:	2400      	movgt	r4, #0
 800806a:	2401      	movle	r4, #1
 800806c:	2b03      	cmp	r3, #3
 800806e:	d863      	bhi.n	8008138 <_dtoa_r+0x298>
 8008070:	e8df f003 	tbb	[pc, r3]
 8008074:	2b375452 	.word	0x2b375452
 8008078:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800807c:	441e      	add	r6, r3
 800807e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008082:	2b20      	cmp	r3, #32
 8008084:	bfc1      	itttt	gt
 8008086:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800808a:	409f      	lslgt	r7, r3
 800808c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008090:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008094:	bfd6      	itet	le
 8008096:	f1c3 0320 	rsble	r3, r3, #32
 800809a:	ea47 0003 	orrgt.w	r0, r7, r3
 800809e:	fa04 f003 	lslle.w	r0, r4, r3
 80080a2:	f7f8 fa2f 	bl	8000504 <__aeabi_ui2d>
 80080a6:	2201      	movs	r2, #1
 80080a8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80080ac:	3e01      	subs	r6, #1
 80080ae:	9212      	str	r2, [sp, #72]	@ 0x48
 80080b0:	e776      	b.n	8007fa0 <_dtoa_r+0x100>
 80080b2:	2301      	movs	r3, #1
 80080b4:	e7b7      	b.n	8008026 <_dtoa_r+0x186>
 80080b6:	9010      	str	r0, [sp, #64]	@ 0x40
 80080b8:	e7b6      	b.n	8008028 <_dtoa_r+0x188>
 80080ba:	9b00      	ldr	r3, [sp, #0]
 80080bc:	1bdb      	subs	r3, r3, r7
 80080be:	9300      	str	r3, [sp, #0]
 80080c0:	427b      	negs	r3, r7
 80080c2:	9308      	str	r3, [sp, #32]
 80080c4:	2300      	movs	r3, #0
 80080c6:	930d      	str	r3, [sp, #52]	@ 0x34
 80080c8:	e7c3      	b.n	8008052 <_dtoa_r+0x1b2>
 80080ca:	2301      	movs	r3, #1
 80080cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80080ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080d0:	eb07 0b03 	add.w	fp, r7, r3
 80080d4:	f10b 0301 	add.w	r3, fp, #1
 80080d8:	2b01      	cmp	r3, #1
 80080da:	9303      	str	r3, [sp, #12]
 80080dc:	bfb8      	it	lt
 80080de:	2301      	movlt	r3, #1
 80080e0:	e006      	b.n	80080f0 <_dtoa_r+0x250>
 80080e2:	2301      	movs	r3, #1
 80080e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80080e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	dd28      	ble.n	800813e <_dtoa_r+0x29e>
 80080ec:	469b      	mov	fp, r3
 80080ee:	9303      	str	r3, [sp, #12]
 80080f0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80080f4:	2100      	movs	r1, #0
 80080f6:	2204      	movs	r2, #4
 80080f8:	f102 0514 	add.w	r5, r2, #20
 80080fc:	429d      	cmp	r5, r3
 80080fe:	d926      	bls.n	800814e <_dtoa_r+0x2ae>
 8008100:	6041      	str	r1, [r0, #4]
 8008102:	4648      	mov	r0, r9
 8008104:	f000 fd9c 	bl	8008c40 <_Balloc>
 8008108:	4682      	mov	sl, r0
 800810a:	2800      	cmp	r0, #0
 800810c:	d142      	bne.n	8008194 <_dtoa_r+0x2f4>
 800810e:	4b1e      	ldr	r3, [pc, #120]	@ (8008188 <_dtoa_r+0x2e8>)
 8008110:	4602      	mov	r2, r0
 8008112:	f240 11af 	movw	r1, #431	@ 0x1af
 8008116:	e6da      	b.n	8007ece <_dtoa_r+0x2e>
 8008118:	2300      	movs	r3, #0
 800811a:	e7e3      	b.n	80080e4 <_dtoa_r+0x244>
 800811c:	2300      	movs	r3, #0
 800811e:	e7d5      	b.n	80080cc <_dtoa_r+0x22c>
 8008120:	2401      	movs	r4, #1
 8008122:	2300      	movs	r3, #0
 8008124:	9307      	str	r3, [sp, #28]
 8008126:	9409      	str	r4, [sp, #36]	@ 0x24
 8008128:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800812c:	2200      	movs	r2, #0
 800812e:	f8cd b00c 	str.w	fp, [sp, #12]
 8008132:	2312      	movs	r3, #18
 8008134:	920c      	str	r2, [sp, #48]	@ 0x30
 8008136:	e7db      	b.n	80080f0 <_dtoa_r+0x250>
 8008138:	2301      	movs	r3, #1
 800813a:	9309      	str	r3, [sp, #36]	@ 0x24
 800813c:	e7f4      	b.n	8008128 <_dtoa_r+0x288>
 800813e:	f04f 0b01 	mov.w	fp, #1
 8008142:	f8cd b00c 	str.w	fp, [sp, #12]
 8008146:	465b      	mov	r3, fp
 8008148:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800814c:	e7d0      	b.n	80080f0 <_dtoa_r+0x250>
 800814e:	3101      	adds	r1, #1
 8008150:	0052      	lsls	r2, r2, #1
 8008152:	e7d1      	b.n	80080f8 <_dtoa_r+0x258>
 8008154:	f3af 8000 	nop.w
 8008158:	636f4361 	.word	0x636f4361
 800815c:	3fd287a7 	.word	0x3fd287a7
 8008160:	8b60c8b3 	.word	0x8b60c8b3
 8008164:	3fc68a28 	.word	0x3fc68a28
 8008168:	509f79fb 	.word	0x509f79fb
 800816c:	3fd34413 	.word	0x3fd34413
 8008170:	08009f15 	.word	0x08009f15
 8008174:	08009f2c 	.word	0x08009f2c
 8008178:	7ff00000 	.word	0x7ff00000
 800817c:	08009ee5 	.word	0x08009ee5
 8008180:	3ff80000 	.word	0x3ff80000
 8008184:	0800a080 	.word	0x0800a080
 8008188:	08009f84 	.word	0x08009f84
 800818c:	08009f11 	.word	0x08009f11
 8008190:	08009ee4 	.word	0x08009ee4
 8008194:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008198:	6018      	str	r0, [r3, #0]
 800819a:	9b03      	ldr	r3, [sp, #12]
 800819c:	2b0e      	cmp	r3, #14
 800819e:	f200 80a1 	bhi.w	80082e4 <_dtoa_r+0x444>
 80081a2:	2c00      	cmp	r4, #0
 80081a4:	f000 809e 	beq.w	80082e4 <_dtoa_r+0x444>
 80081a8:	2f00      	cmp	r7, #0
 80081aa:	dd33      	ble.n	8008214 <_dtoa_r+0x374>
 80081ac:	4b9c      	ldr	r3, [pc, #624]	@ (8008420 <_dtoa_r+0x580>)
 80081ae:	f007 020f 	and.w	r2, r7, #15
 80081b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081b6:	ed93 7b00 	vldr	d7, [r3]
 80081ba:	05f8      	lsls	r0, r7, #23
 80081bc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80081c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80081c4:	d516      	bpl.n	80081f4 <_dtoa_r+0x354>
 80081c6:	4b97      	ldr	r3, [pc, #604]	@ (8008424 <_dtoa_r+0x584>)
 80081c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80081cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80081d0:	f7f8 fb3c 	bl	800084c <__aeabi_ddiv>
 80081d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081d8:	f004 040f 	and.w	r4, r4, #15
 80081dc:	2603      	movs	r6, #3
 80081de:	4d91      	ldr	r5, [pc, #580]	@ (8008424 <_dtoa_r+0x584>)
 80081e0:	b954      	cbnz	r4, 80081f8 <_dtoa_r+0x358>
 80081e2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80081e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081ea:	f7f8 fb2f 	bl	800084c <__aeabi_ddiv>
 80081ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081f2:	e028      	b.n	8008246 <_dtoa_r+0x3a6>
 80081f4:	2602      	movs	r6, #2
 80081f6:	e7f2      	b.n	80081de <_dtoa_r+0x33e>
 80081f8:	07e1      	lsls	r1, r4, #31
 80081fa:	d508      	bpl.n	800820e <_dtoa_r+0x36e>
 80081fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008200:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008204:	f7f8 f9f8 	bl	80005f8 <__aeabi_dmul>
 8008208:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800820c:	3601      	adds	r6, #1
 800820e:	1064      	asrs	r4, r4, #1
 8008210:	3508      	adds	r5, #8
 8008212:	e7e5      	b.n	80081e0 <_dtoa_r+0x340>
 8008214:	f000 80af 	beq.w	8008376 <_dtoa_r+0x4d6>
 8008218:	427c      	negs	r4, r7
 800821a:	4b81      	ldr	r3, [pc, #516]	@ (8008420 <_dtoa_r+0x580>)
 800821c:	4d81      	ldr	r5, [pc, #516]	@ (8008424 <_dtoa_r+0x584>)
 800821e:	f004 020f 	and.w	r2, r4, #15
 8008222:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800822a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800822e:	f7f8 f9e3 	bl	80005f8 <__aeabi_dmul>
 8008232:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008236:	1124      	asrs	r4, r4, #4
 8008238:	2300      	movs	r3, #0
 800823a:	2602      	movs	r6, #2
 800823c:	2c00      	cmp	r4, #0
 800823e:	f040 808f 	bne.w	8008360 <_dtoa_r+0x4c0>
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1d3      	bne.n	80081ee <_dtoa_r+0x34e>
 8008246:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008248:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800824c:	2b00      	cmp	r3, #0
 800824e:	f000 8094 	beq.w	800837a <_dtoa_r+0x4da>
 8008252:	4b75      	ldr	r3, [pc, #468]	@ (8008428 <_dtoa_r+0x588>)
 8008254:	2200      	movs	r2, #0
 8008256:	4620      	mov	r0, r4
 8008258:	4629      	mov	r1, r5
 800825a:	f7f8 fc3f 	bl	8000adc <__aeabi_dcmplt>
 800825e:	2800      	cmp	r0, #0
 8008260:	f000 808b 	beq.w	800837a <_dtoa_r+0x4da>
 8008264:	9b03      	ldr	r3, [sp, #12]
 8008266:	2b00      	cmp	r3, #0
 8008268:	f000 8087 	beq.w	800837a <_dtoa_r+0x4da>
 800826c:	f1bb 0f00 	cmp.w	fp, #0
 8008270:	dd34      	ble.n	80082dc <_dtoa_r+0x43c>
 8008272:	4620      	mov	r0, r4
 8008274:	4b6d      	ldr	r3, [pc, #436]	@ (800842c <_dtoa_r+0x58c>)
 8008276:	2200      	movs	r2, #0
 8008278:	4629      	mov	r1, r5
 800827a:	f7f8 f9bd 	bl	80005f8 <__aeabi_dmul>
 800827e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008282:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8008286:	3601      	adds	r6, #1
 8008288:	465c      	mov	r4, fp
 800828a:	4630      	mov	r0, r6
 800828c:	f7f8 f94a 	bl	8000524 <__aeabi_i2d>
 8008290:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008294:	f7f8 f9b0 	bl	80005f8 <__aeabi_dmul>
 8008298:	4b65      	ldr	r3, [pc, #404]	@ (8008430 <_dtoa_r+0x590>)
 800829a:	2200      	movs	r2, #0
 800829c:	f7f7 fff6 	bl	800028c <__adddf3>
 80082a0:	4605      	mov	r5, r0
 80082a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80082a6:	2c00      	cmp	r4, #0
 80082a8:	d16a      	bne.n	8008380 <_dtoa_r+0x4e0>
 80082aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082ae:	4b61      	ldr	r3, [pc, #388]	@ (8008434 <_dtoa_r+0x594>)
 80082b0:	2200      	movs	r2, #0
 80082b2:	f7f7 ffe9 	bl	8000288 <__aeabi_dsub>
 80082b6:	4602      	mov	r2, r0
 80082b8:	460b      	mov	r3, r1
 80082ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80082be:	462a      	mov	r2, r5
 80082c0:	4633      	mov	r3, r6
 80082c2:	f7f8 fc29 	bl	8000b18 <__aeabi_dcmpgt>
 80082c6:	2800      	cmp	r0, #0
 80082c8:	f040 8298 	bne.w	80087fc <_dtoa_r+0x95c>
 80082cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082d0:	462a      	mov	r2, r5
 80082d2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80082d6:	f7f8 fc01 	bl	8000adc <__aeabi_dcmplt>
 80082da:	bb38      	cbnz	r0, 800832c <_dtoa_r+0x48c>
 80082dc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80082e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80082e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	f2c0 8157 	blt.w	800859a <_dtoa_r+0x6fa>
 80082ec:	2f0e      	cmp	r7, #14
 80082ee:	f300 8154 	bgt.w	800859a <_dtoa_r+0x6fa>
 80082f2:	4b4b      	ldr	r3, [pc, #300]	@ (8008420 <_dtoa_r+0x580>)
 80082f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80082f8:	ed93 7b00 	vldr	d7, [r3]
 80082fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80082fe:	2b00      	cmp	r3, #0
 8008300:	ed8d 7b00 	vstr	d7, [sp]
 8008304:	f280 80e5 	bge.w	80084d2 <_dtoa_r+0x632>
 8008308:	9b03      	ldr	r3, [sp, #12]
 800830a:	2b00      	cmp	r3, #0
 800830c:	f300 80e1 	bgt.w	80084d2 <_dtoa_r+0x632>
 8008310:	d10c      	bne.n	800832c <_dtoa_r+0x48c>
 8008312:	4b48      	ldr	r3, [pc, #288]	@ (8008434 <_dtoa_r+0x594>)
 8008314:	2200      	movs	r2, #0
 8008316:	ec51 0b17 	vmov	r0, r1, d7
 800831a:	f7f8 f96d 	bl	80005f8 <__aeabi_dmul>
 800831e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008322:	f7f8 fbef 	bl	8000b04 <__aeabi_dcmpge>
 8008326:	2800      	cmp	r0, #0
 8008328:	f000 8266 	beq.w	80087f8 <_dtoa_r+0x958>
 800832c:	2400      	movs	r4, #0
 800832e:	4625      	mov	r5, r4
 8008330:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008332:	4656      	mov	r6, sl
 8008334:	ea6f 0803 	mvn.w	r8, r3
 8008338:	2700      	movs	r7, #0
 800833a:	4621      	mov	r1, r4
 800833c:	4648      	mov	r0, r9
 800833e:	f000 fcbf 	bl	8008cc0 <_Bfree>
 8008342:	2d00      	cmp	r5, #0
 8008344:	f000 80bd 	beq.w	80084c2 <_dtoa_r+0x622>
 8008348:	b12f      	cbz	r7, 8008356 <_dtoa_r+0x4b6>
 800834a:	42af      	cmp	r7, r5
 800834c:	d003      	beq.n	8008356 <_dtoa_r+0x4b6>
 800834e:	4639      	mov	r1, r7
 8008350:	4648      	mov	r0, r9
 8008352:	f000 fcb5 	bl	8008cc0 <_Bfree>
 8008356:	4629      	mov	r1, r5
 8008358:	4648      	mov	r0, r9
 800835a:	f000 fcb1 	bl	8008cc0 <_Bfree>
 800835e:	e0b0      	b.n	80084c2 <_dtoa_r+0x622>
 8008360:	07e2      	lsls	r2, r4, #31
 8008362:	d505      	bpl.n	8008370 <_dtoa_r+0x4d0>
 8008364:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008368:	f7f8 f946 	bl	80005f8 <__aeabi_dmul>
 800836c:	3601      	adds	r6, #1
 800836e:	2301      	movs	r3, #1
 8008370:	1064      	asrs	r4, r4, #1
 8008372:	3508      	adds	r5, #8
 8008374:	e762      	b.n	800823c <_dtoa_r+0x39c>
 8008376:	2602      	movs	r6, #2
 8008378:	e765      	b.n	8008246 <_dtoa_r+0x3a6>
 800837a:	9c03      	ldr	r4, [sp, #12]
 800837c:	46b8      	mov	r8, r7
 800837e:	e784      	b.n	800828a <_dtoa_r+0x3ea>
 8008380:	4b27      	ldr	r3, [pc, #156]	@ (8008420 <_dtoa_r+0x580>)
 8008382:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008384:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008388:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800838c:	4454      	add	r4, sl
 800838e:	2900      	cmp	r1, #0
 8008390:	d054      	beq.n	800843c <_dtoa_r+0x59c>
 8008392:	4929      	ldr	r1, [pc, #164]	@ (8008438 <_dtoa_r+0x598>)
 8008394:	2000      	movs	r0, #0
 8008396:	f7f8 fa59 	bl	800084c <__aeabi_ddiv>
 800839a:	4633      	mov	r3, r6
 800839c:	462a      	mov	r2, r5
 800839e:	f7f7 ff73 	bl	8000288 <__aeabi_dsub>
 80083a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80083a6:	4656      	mov	r6, sl
 80083a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083ac:	f7f8 fbd4 	bl	8000b58 <__aeabi_d2iz>
 80083b0:	4605      	mov	r5, r0
 80083b2:	f7f8 f8b7 	bl	8000524 <__aeabi_i2d>
 80083b6:	4602      	mov	r2, r0
 80083b8:	460b      	mov	r3, r1
 80083ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083be:	f7f7 ff63 	bl	8000288 <__aeabi_dsub>
 80083c2:	3530      	adds	r5, #48	@ 0x30
 80083c4:	4602      	mov	r2, r0
 80083c6:	460b      	mov	r3, r1
 80083c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80083cc:	f806 5b01 	strb.w	r5, [r6], #1
 80083d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80083d4:	f7f8 fb82 	bl	8000adc <__aeabi_dcmplt>
 80083d8:	2800      	cmp	r0, #0
 80083da:	d172      	bne.n	80084c2 <_dtoa_r+0x622>
 80083dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083e0:	4911      	ldr	r1, [pc, #68]	@ (8008428 <_dtoa_r+0x588>)
 80083e2:	2000      	movs	r0, #0
 80083e4:	f7f7 ff50 	bl	8000288 <__aeabi_dsub>
 80083e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80083ec:	f7f8 fb76 	bl	8000adc <__aeabi_dcmplt>
 80083f0:	2800      	cmp	r0, #0
 80083f2:	f040 80b4 	bne.w	800855e <_dtoa_r+0x6be>
 80083f6:	42a6      	cmp	r6, r4
 80083f8:	f43f af70 	beq.w	80082dc <_dtoa_r+0x43c>
 80083fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008400:	4b0a      	ldr	r3, [pc, #40]	@ (800842c <_dtoa_r+0x58c>)
 8008402:	2200      	movs	r2, #0
 8008404:	f7f8 f8f8 	bl	80005f8 <__aeabi_dmul>
 8008408:	4b08      	ldr	r3, [pc, #32]	@ (800842c <_dtoa_r+0x58c>)
 800840a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800840e:	2200      	movs	r2, #0
 8008410:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008414:	f7f8 f8f0 	bl	80005f8 <__aeabi_dmul>
 8008418:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800841c:	e7c4      	b.n	80083a8 <_dtoa_r+0x508>
 800841e:	bf00      	nop
 8008420:	0800a080 	.word	0x0800a080
 8008424:	0800a058 	.word	0x0800a058
 8008428:	3ff00000 	.word	0x3ff00000
 800842c:	40240000 	.word	0x40240000
 8008430:	401c0000 	.word	0x401c0000
 8008434:	40140000 	.word	0x40140000
 8008438:	3fe00000 	.word	0x3fe00000
 800843c:	4631      	mov	r1, r6
 800843e:	4628      	mov	r0, r5
 8008440:	f7f8 f8da 	bl	80005f8 <__aeabi_dmul>
 8008444:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008448:	9413      	str	r4, [sp, #76]	@ 0x4c
 800844a:	4656      	mov	r6, sl
 800844c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008450:	f7f8 fb82 	bl	8000b58 <__aeabi_d2iz>
 8008454:	4605      	mov	r5, r0
 8008456:	f7f8 f865 	bl	8000524 <__aeabi_i2d>
 800845a:	4602      	mov	r2, r0
 800845c:	460b      	mov	r3, r1
 800845e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008462:	f7f7 ff11 	bl	8000288 <__aeabi_dsub>
 8008466:	3530      	adds	r5, #48	@ 0x30
 8008468:	f806 5b01 	strb.w	r5, [r6], #1
 800846c:	4602      	mov	r2, r0
 800846e:	460b      	mov	r3, r1
 8008470:	42a6      	cmp	r6, r4
 8008472:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008476:	f04f 0200 	mov.w	r2, #0
 800847a:	d124      	bne.n	80084c6 <_dtoa_r+0x626>
 800847c:	4baf      	ldr	r3, [pc, #700]	@ (800873c <_dtoa_r+0x89c>)
 800847e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008482:	f7f7 ff03 	bl	800028c <__adddf3>
 8008486:	4602      	mov	r2, r0
 8008488:	460b      	mov	r3, r1
 800848a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800848e:	f7f8 fb43 	bl	8000b18 <__aeabi_dcmpgt>
 8008492:	2800      	cmp	r0, #0
 8008494:	d163      	bne.n	800855e <_dtoa_r+0x6be>
 8008496:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800849a:	49a8      	ldr	r1, [pc, #672]	@ (800873c <_dtoa_r+0x89c>)
 800849c:	2000      	movs	r0, #0
 800849e:	f7f7 fef3 	bl	8000288 <__aeabi_dsub>
 80084a2:	4602      	mov	r2, r0
 80084a4:	460b      	mov	r3, r1
 80084a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084aa:	f7f8 fb17 	bl	8000adc <__aeabi_dcmplt>
 80084ae:	2800      	cmp	r0, #0
 80084b0:	f43f af14 	beq.w	80082dc <_dtoa_r+0x43c>
 80084b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80084b6:	1e73      	subs	r3, r6, #1
 80084b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80084ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80084be:	2b30      	cmp	r3, #48	@ 0x30
 80084c0:	d0f8      	beq.n	80084b4 <_dtoa_r+0x614>
 80084c2:	4647      	mov	r7, r8
 80084c4:	e03b      	b.n	800853e <_dtoa_r+0x69e>
 80084c6:	4b9e      	ldr	r3, [pc, #632]	@ (8008740 <_dtoa_r+0x8a0>)
 80084c8:	f7f8 f896 	bl	80005f8 <__aeabi_dmul>
 80084cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084d0:	e7bc      	b.n	800844c <_dtoa_r+0x5ac>
 80084d2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80084d6:	4656      	mov	r6, sl
 80084d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084dc:	4620      	mov	r0, r4
 80084de:	4629      	mov	r1, r5
 80084e0:	f7f8 f9b4 	bl	800084c <__aeabi_ddiv>
 80084e4:	f7f8 fb38 	bl	8000b58 <__aeabi_d2iz>
 80084e8:	4680      	mov	r8, r0
 80084ea:	f7f8 f81b 	bl	8000524 <__aeabi_i2d>
 80084ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084f2:	f7f8 f881 	bl	80005f8 <__aeabi_dmul>
 80084f6:	4602      	mov	r2, r0
 80084f8:	460b      	mov	r3, r1
 80084fa:	4620      	mov	r0, r4
 80084fc:	4629      	mov	r1, r5
 80084fe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008502:	f7f7 fec1 	bl	8000288 <__aeabi_dsub>
 8008506:	f806 4b01 	strb.w	r4, [r6], #1
 800850a:	9d03      	ldr	r5, [sp, #12]
 800850c:	eba6 040a 	sub.w	r4, r6, sl
 8008510:	42a5      	cmp	r5, r4
 8008512:	4602      	mov	r2, r0
 8008514:	460b      	mov	r3, r1
 8008516:	d133      	bne.n	8008580 <_dtoa_r+0x6e0>
 8008518:	f7f7 feb8 	bl	800028c <__adddf3>
 800851c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008520:	4604      	mov	r4, r0
 8008522:	460d      	mov	r5, r1
 8008524:	f7f8 faf8 	bl	8000b18 <__aeabi_dcmpgt>
 8008528:	b9c0      	cbnz	r0, 800855c <_dtoa_r+0x6bc>
 800852a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800852e:	4620      	mov	r0, r4
 8008530:	4629      	mov	r1, r5
 8008532:	f7f8 fac9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008536:	b110      	cbz	r0, 800853e <_dtoa_r+0x69e>
 8008538:	f018 0f01 	tst.w	r8, #1
 800853c:	d10e      	bne.n	800855c <_dtoa_r+0x6bc>
 800853e:	9902      	ldr	r1, [sp, #8]
 8008540:	4648      	mov	r0, r9
 8008542:	f000 fbbd 	bl	8008cc0 <_Bfree>
 8008546:	2300      	movs	r3, #0
 8008548:	7033      	strb	r3, [r6, #0]
 800854a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800854c:	3701      	adds	r7, #1
 800854e:	601f      	str	r7, [r3, #0]
 8008550:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008552:	2b00      	cmp	r3, #0
 8008554:	f000 824b 	beq.w	80089ee <_dtoa_r+0xb4e>
 8008558:	601e      	str	r6, [r3, #0]
 800855a:	e248      	b.n	80089ee <_dtoa_r+0xb4e>
 800855c:	46b8      	mov	r8, r7
 800855e:	4633      	mov	r3, r6
 8008560:	461e      	mov	r6, r3
 8008562:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008566:	2a39      	cmp	r2, #57	@ 0x39
 8008568:	d106      	bne.n	8008578 <_dtoa_r+0x6d8>
 800856a:	459a      	cmp	sl, r3
 800856c:	d1f8      	bne.n	8008560 <_dtoa_r+0x6c0>
 800856e:	2230      	movs	r2, #48	@ 0x30
 8008570:	f108 0801 	add.w	r8, r8, #1
 8008574:	f88a 2000 	strb.w	r2, [sl]
 8008578:	781a      	ldrb	r2, [r3, #0]
 800857a:	3201      	adds	r2, #1
 800857c:	701a      	strb	r2, [r3, #0]
 800857e:	e7a0      	b.n	80084c2 <_dtoa_r+0x622>
 8008580:	4b6f      	ldr	r3, [pc, #444]	@ (8008740 <_dtoa_r+0x8a0>)
 8008582:	2200      	movs	r2, #0
 8008584:	f7f8 f838 	bl	80005f8 <__aeabi_dmul>
 8008588:	2200      	movs	r2, #0
 800858a:	2300      	movs	r3, #0
 800858c:	4604      	mov	r4, r0
 800858e:	460d      	mov	r5, r1
 8008590:	f7f8 fa9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008594:	2800      	cmp	r0, #0
 8008596:	d09f      	beq.n	80084d8 <_dtoa_r+0x638>
 8008598:	e7d1      	b.n	800853e <_dtoa_r+0x69e>
 800859a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800859c:	2a00      	cmp	r2, #0
 800859e:	f000 80ea 	beq.w	8008776 <_dtoa_r+0x8d6>
 80085a2:	9a07      	ldr	r2, [sp, #28]
 80085a4:	2a01      	cmp	r2, #1
 80085a6:	f300 80cd 	bgt.w	8008744 <_dtoa_r+0x8a4>
 80085aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80085ac:	2a00      	cmp	r2, #0
 80085ae:	f000 80c1 	beq.w	8008734 <_dtoa_r+0x894>
 80085b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80085b6:	9c08      	ldr	r4, [sp, #32]
 80085b8:	9e00      	ldr	r6, [sp, #0]
 80085ba:	9a00      	ldr	r2, [sp, #0]
 80085bc:	441a      	add	r2, r3
 80085be:	9200      	str	r2, [sp, #0]
 80085c0:	9a06      	ldr	r2, [sp, #24]
 80085c2:	2101      	movs	r1, #1
 80085c4:	441a      	add	r2, r3
 80085c6:	4648      	mov	r0, r9
 80085c8:	9206      	str	r2, [sp, #24]
 80085ca:	f000 fc2d 	bl	8008e28 <__i2b>
 80085ce:	4605      	mov	r5, r0
 80085d0:	b166      	cbz	r6, 80085ec <_dtoa_r+0x74c>
 80085d2:	9b06      	ldr	r3, [sp, #24]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	dd09      	ble.n	80085ec <_dtoa_r+0x74c>
 80085d8:	42b3      	cmp	r3, r6
 80085da:	9a00      	ldr	r2, [sp, #0]
 80085dc:	bfa8      	it	ge
 80085de:	4633      	movge	r3, r6
 80085e0:	1ad2      	subs	r2, r2, r3
 80085e2:	9200      	str	r2, [sp, #0]
 80085e4:	9a06      	ldr	r2, [sp, #24]
 80085e6:	1af6      	subs	r6, r6, r3
 80085e8:	1ad3      	subs	r3, r2, r3
 80085ea:	9306      	str	r3, [sp, #24]
 80085ec:	9b08      	ldr	r3, [sp, #32]
 80085ee:	b30b      	cbz	r3, 8008634 <_dtoa_r+0x794>
 80085f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	f000 80c6 	beq.w	8008784 <_dtoa_r+0x8e4>
 80085f8:	2c00      	cmp	r4, #0
 80085fa:	f000 80c0 	beq.w	800877e <_dtoa_r+0x8de>
 80085fe:	4629      	mov	r1, r5
 8008600:	4622      	mov	r2, r4
 8008602:	4648      	mov	r0, r9
 8008604:	f000 fcc8 	bl	8008f98 <__pow5mult>
 8008608:	9a02      	ldr	r2, [sp, #8]
 800860a:	4601      	mov	r1, r0
 800860c:	4605      	mov	r5, r0
 800860e:	4648      	mov	r0, r9
 8008610:	f000 fc20 	bl	8008e54 <__multiply>
 8008614:	9902      	ldr	r1, [sp, #8]
 8008616:	4680      	mov	r8, r0
 8008618:	4648      	mov	r0, r9
 800861a:	f000 fb51 	bl	8008cc0 <_Bfree>
 800861e:	9b08      	ldr	r3, [sp, #32]
 8008620:	1b1b      	subs	r3, r3, r4
 8008622:	9308      	str	r3, [sp, #32]
 8008624:	f000 80b1 	beq.w	800878a <_dtoa_r+0x8ea>
 8008628:	9a08      	ldr	r2, [sp, #32]
 800862a:	4641      	mov	r1, r8
 800862c:	4648      	mov	r0, r9
 800862e:	f000 fcb3 	bl	8008f98 <__pow5mult>
 8008632:	9002      	str	r0, [sp, #8]
 8008634:	2101      	movs	r1, #1
 8008636:	4648      	mov	r0, r9
 8008638:	f000 fbf6 	bl	8008e28 <__i2b>
 800863c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800863e:	4604      	mov	r4, r0
 8008640:	2b00      	cmp	r3, #0
 8008642:	f000 81d8 	beq.w	80089f6 <_dtoa_r+0xb56>
 8008646:	461a      	mov	r2, r3
 8008648:	4601      	mov	r1, r0
 800864a:	4648      	mov	r0, r9
 800864c:	f000 fca4 	bl	8008f98 <__pow5mult>
 8008650:	9b07      	ldr	r3, [sp, #28]
 8008652:	2b01      	cmp	r3, #1
 8008654:	4604      	mov	r4, r0
 8008656:	f300 809f 	bgt.w	8008798 <_dtoa_r+0x8f8>
 800865a:	9b04      	ldr	r3, [sp, #16]
 800865c:	2b00      	cmp	r3, #0
 800865e:	f040 8097 	bne.w	8008790 <_dtoa_r+0x8f0>
 8008662:	9b05      	ldr	r3, [sp, #20]
 8008664:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008668:	2b00      	cmp	r3, #0
 800866a:	f040 8093 	bne.w	8008794 <_dtoa_r+0x8f4>
 800866e:	9b05      	ldr	r3, [sp, #20]
 8008670:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008674:	0d1b      	lsrs	r3, r3, #20
 8008676:	051b      	lsls	r3, r3, #20
 8008678:	b133      	cbz	r3, 8008688 <_dtoa_r+0x7e8>
 800867a:	9b00      	ldr	r3, [sp, #0]
 800867c:	3301      	adds	r3, #1
 800867e:	9300      	str	r3, [sp, #0]
 8008680:	9b06      	ldr	r3, [sp, #24]
 8008682:	3301      	adds	r3, #1
 8008684:	9306      	str	r3, [sp, #24]
 8008686:	2301      	movs	r3, #1
 8008688:	9308      	str	r3, [sp, #32]
 800868a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800868c:	2b00      	cmp	r3, #0
 800868e:	f000 81b8 	beq.w	8008a02 <_dtoa_r+0xb62>
 8008692:	6923      	ldr	r3, [r4, #16]
 8008694:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008698:	6918      	ldr	r0, [r3, #16]
 800869a:	f000 fb79 	bl	8008d90 <__hi0bits>
 800869e:	f1c0 0020 	rsb	r0, r0, #32
 80086a2:	9b06      	ldr	r3, [sp, #24]
 80086a4:	4418      	add	r0, r3
 80086a6:	f010 001f 	ands.w	r0, r0, #31
 80086aa:	f000 8082 	beq.w	80087b2 <_dtoa_r+0x912>
 80086ae:	f1c0 0320 	rsb	r3, r0, #32
 80086b2:	2b04      	cmp	r3, #4
 80086b4:	dd73      	ble.n	800879e <_dtoa_r+0x8fe>
 80086b6:	9b00      	ldr	r3, [sp, #0]
 80086b8:	f1c0 001c 	rsb	r0, r0, #28
 80086bc:	4403      	add	r3, r0
 80086be:	9300      	str	r3, [sp, #0]
 80086c0:	9b06      	ldr	r3, [sp, #24]
 80086c2:	4403      	add	r3, r0
 80086c4:	4406      	add	r6, r0
 80086c6:	9306      	str	r3, [sp, #24]
 80086c8:	9b00      	ldr	r3, [sp, #0]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	dd05      	ble.n	80086da <_dtoa_r+0x83a>
 80086ce:	9902      	ldr	r1, [sp, #8]
 80086d0:	461a      	mov	r2, r3
 80086d2:	4648      	mov	r0, r9
 80086d4:	f000 fcba 	bl	800904c <__lshift>
 80086d8:	9002      	str	r0, [sp, #8]
 80086da:	9b06      	ldr	r3, [sp, #24]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	dd05      	ble.n	80086ec <_dtoa_r+0x84c>
 80086e0:	4621      	mov	r1, r4
 80086e2:	461a      	mov	r2, r3
 80086e4:	4648      	mov	r0, r9
 80086e6:	f000 fcb1 	bl	800904c <__lshift>
 80086ea:	4604      	mov	r4, r0
 80086ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d061      	beq.n	80087b6 <_dtoa_r+0x916>
 80086f2:	9802      	ldr	r0, [sp, #8]
 80086f4:	4621      	mov	r1, r4
 80086f6:	f000 fd15 	bl	8009124 <__mcmp>
 80086fa:	2800      	cmp	r0, #0
 80086fc:	da5b      	bge.n	80087b6 <_dtoa_r+0x916>
 80086fe:	2300      	movs	r3, #0
 8008700:	9902      	ldr	r1, [sp, #8]
 8008702:	220a      	movs	r2, #10
 8008704:	4648      	mov	r0, r9
 8008706:	f000 fafd 	bl	8008d04 <__multadd>
 800870a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800870c:	9002      	str	r0, [sp, #8]
 800870e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8008712:	2b00      	cmp	r3, #0
 8008714:	f000 8177 	beq.w	8008a06 <_dtoa_r+0xb66>
 8008718:	4629      	mov	r1, r5
 800871a:	2300      	movs	r3, #0
 800871c:	220a      	movs	r2, #10
 800871e:	4648      	mov	r0, r9
 8008720:	f000 faf0 	bl	8008d04 <__multadd>
 8008724:	f1bb 0f00 	cmp.w	fp, #0
 8008728:	4605      	mov	r5, r0
 800872a:	dc6f      	bgt.n	800880c <_dtoa_r+0x96c>
 800872c:	9b07      	ldr	r3, [sp, #28]
 800872e:	2b02      	cmp	r3, #2
 8008730:	dc49      	bgt.n	80087c6 <_dtoa_r+0x926>
 8008732:	e06b      	b.n	800880c <_dtoa_r+0x96c>
 8008734:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008736:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800873a:	e73c      	b.n	80085b6 <_dtoa_r+0x716>
 800873c:	3fe00000 	.word	0x3fe00000
 8008740:	40240000 	.word	0x40240000
 8008744:	9b03      	ldr	r3, [sp, #12]
 8008746:	1e5c      	subs	r4, r3, #1
 8008748:	9b08      	ldr	r3, [sp, #32]
 800874a:	42a3      	cmp	r3, r4
 800874c:	db09      	blt.n	8008762 <_dtoa_r+0x8c2>
 800874e:	1b1c      	subs	r4, r3, r4
 8008750:	9b03      	ldr	r3, [sp, #12]
 8008752:	2b00      	cmp	r3, #0
 8008754:	f6bf af30 	bge.w	80085b8 <_dtoa_r+0x718>
 8008758:	9b00      	ldr	r3, [sp, #0]
 800875a:	9a03      	ldr	r2, [sp, #12]
 800875c:	1a9e      	subs	r6, r3, r2
 800875e:	2300      	movs	r3, #0
 8008760:	e72b      	b.n	80085ba <_dtoa_r+0x71a>
 8008762:	9b08      	ldr	r3, [sp, #32]
 8008764:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008766:	9408      	str	r4, [sp, #32]
 8008768:	1ae3      	subs	r3, r4, r3
 800876a:	441a      	add	r2, r3
 800876c:	9e00      	ldr	r6, [sp, #0]
 800876e:	9b03      	ldr	r3, [sp, #12]
 8008770:	920d      	str	r2, [sp, #52]	@ 0x34
 8008772:	2400      	movs	r4, #0
 8008774:	e721      	b.n	80085ba <_dtoa_r+0x71a>
 8008776:	9c08      	ldr	r4, [sp, #32]
 8008778:	9e00      	ldr	r6, [sp, #0]
 800877a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800877c:	e728      	b.n	80085d0 <_dtoa_r+0x730>
 800877e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008782:	e751      	b.n	8008628 <_dtoa_r+0x788>
 8008784:	9a08      	ldr	r2, [sp, #32]
 8008786:	9902      	ldr	r1, [sp, #8]
 8008788:	e750      	b.n	800862c <_dtoa_r+0x78c>
 800878a:	f8cd 8008 	str.w	r8, [sp, #8]
 800878e:	e751      	b.n	8008634 <_dtoa_r+0x794>
 8008790:	2300      	movs	r3, #0
 8008792:	e779      	b.n	8008688 <_dtoa_r+0x7e8>
 8008794:	9b04      	ldr	r3, [sp, #16]
 8008796:	e777      	b.n	8008688 <_dtoa_r+0x7e8>
 8008798:	2300      	movs	r3, #0
 800879a:	9308      	str	r3, [sp, #32]
 800879c:	e779      	b.n	8008692 <_dtoa_r+0x7f2>
 800879e:	d093      	beq.n	80086c8 <_dtoa_r+0x828>
 80087a0:	9a00      	ldr	r2, [sp, #0]
 80087a2:	331c      	adds	r3, #28
 80087a4:	441a      	add	r2, r3
 80087a6:	9200      	str	r2, [sp, #0]
 80087a8:	9a06      	ldr	r2, [sp, #24]
 80087aa:	441a      	add	r2, r3
 80087ac:	441e      	add	r6, r3
 80087ae:	9206      	str	r2, [sp, #24]
 80087b0:	e78a      	b.n	80086c8 <_dtoa_r+0x828>
 80087b2:	4603      	mov	r3, r0
 80087b4:	e7f4      	b.n	80087a0 <_dtoa_r+0x900>
 80087b6:	9b03      	ldr	r3, [sp, #12]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	46b8      	mov	r8, r7
 80087bc:	dc20      	bgt.n	8008800 <_dtoa_r+0x960>
 80087be:	469b      	mov	fp, r3
 80087c0:	9b07      	ldr	r3, [sp, #28]
 80087c2:	2b02      	cmp	r3, #2
 80087c4:	dd1e      	ble.n	8008804 <_dtoa_r+0x964>
 80087c6:	f1bb 0f00 	cmp.w	fp, #0
 80087ca:	f47f adb1 	bne.w	8008330 <_dtoa_r+0x490>
 80087ce:	4621      	mov	r1, r4
 80087d0:	465b      	mov	r3, fp
 80087d2:	2205      	movs	r2, #5
 80087d4:	4648      	mov	r0, r9
 80087d6:	f000 fa95 	bl	8008d04 <__multadd>
 80087da:	4601      	mov	r1, r0
 80087dc:	4604      	mov	r4, r0
 80087de:	9802      	ldr	r0, [sp, #8]
 80087e0:	f000 fca0 	bl	8009124 <__mcmp>
 80087e4:	2800      	cmp	r0, #0
 80087e6:	f77f ada3 	ble.w	8008330 <_dtoa_r+0x490>
 80087ea:	4656      	mov	r6, sl
 80087ec:	2331      	movs	r3, #49	@ 0x31
 80087ee:	f806 3b01 	strb.w	r3, [r6], #1
 80087f2:	f108 0801 	add.w	r8, r8, #1
 80087f6:	e59f      	b.n	8008338 <_dtoa_r+0x498>
 80087f8:	9c03      	ldr	r4, [sp, #12]
 80087fa:	46b8      	mov	r8, r7
 80087fc:	4625      	mov	r5, r4
 80087fe:	e7f4      	b.n	80087ea <_dtoa_r+0x94a>
 8008800:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008806:	2b00      	cmp	r3, #0
 8008808:	f000 8101 	beq.w	8008a0e <_dtoa_r+0xb6e>
 800880c:	2e00      	cmp	r6, #0
 800880e:	dd05      	ble.n	800881c <_dtoa_r+0x97c>
 8008810:	4629      	mov	r1, r5
 8008812:	4632      	mov	r2, r6
 8008814:	4648      	mov	r0, r9
 8008816:	f000 fc19 	bl	800904c <__lshift>
 800881a:	4605      	mov	r5, r0
 800881c:	9b08      	ldr	r3, [sp, #32]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d05c      	beq.n	80088dc <_dtoa_r+0xa3c>
 8008822:	6869      	ldr	r1, [r5, #4]
 8008824:	4648      	mov	r0, r9
 8008826:	f000 fa0b 	bl	8008c40 <_Balloc>
 800882a:	4606      	mov	r6, r0
 800882c:	b928      	cbnz	r0, 800883a <_dtoa_r+0x99a>
 800882e:	4b82      	ldr	r3, [pc, #520]	@ (8008a38 <_dtoa_r+0xb98>)
 8008830:	4602      	mov	r2, r0
 8008832:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008836:	f7ff bb4a 	b.w	8007ece <_dtoa_r+0x2e>
 800883a:	692a      	ldr	r2, [r5, #16]
 800883c:	3202      	adds	r2, #2
 800883e:	0092      	lsls	r2, r2, #2
 8008840:	f105 010c 	add.w	r1, r5, #12
 8008844:	300c      	adds	r0, #12
 8008846:	f7ff fa94 	bl	8007d72 <memcpy>
 800884a:	2201      	movs	r2, #1
 800884c:	4631      	mov	r1, r6
 800884e:	4648      	mov	r0, r9
 8008850:	f000 fbfc 	bl	800904c <__lshift>
 8008854:	f10a 0301 	add.w	r3, sl, #1
 8008858:	9300      	str	r3, [sp, #0]
 800885a:	eb0a 030b 	add.w	r3, sl, fp
 800885e:	9308      	str	r3, [sp, #32]
 8008860:	9b04      	ldr	r3, [sp, #16]
 8008862:	f003 0301 	and.w	r3, r3, #1
 8008866:	462f      	mov	r7, r5
 8008868:	9306      	str	r3, [sp, #24]
 800886a:	4605      	mov	r5, r0
 800886c:	9b00      	ldr	r3, [sp, #0]
 800886e:	9802      	ldr	r0, [sp, #8]
 8008870:	4621      	mov	r1, r4
 8008872:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8008876:	f7ff fa8a 	bl	8007d8e <quorem>
 800887a:	4603      	mov	r3, r0
 800887c:	3330      	adds	r3, #48	@ 0x30
 800887e:	9003      	str	r0, [sp, #12]
 8008880:	4639      	mov	r1, r7
 8008882:	9802      	ldr	r0, [sp, #8]
 8008884:	9309      	str	r3, [sp, #36]	@ 0x24
 8008886:	f000 fc4d 	bl	8009124 <__mcmp>
 800888a:	462a      	mov	r2, r5
 800888c:	9004      	str	r0, [sp, #16]
 800888e:	4621      	mov	r1, r4
 8008890:	4648      	mov	r0, r9
 8008892:	f000 fc63 	bl	800915c <__mdiff>
 8008896:	68c2      	ldr	r2, [r0, #12]
 8008898:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800889a:	4606      	mov	r6, r0
 800889c:	bb02      	cbnz	r2, 80088e0 <_dtoa_r+0xa40>
 800889e:	4601      	mov	r1, r0
 80088a0:	9802      	ldr	r0, [sp, #8]
 80088a2:	f000 fc3f 	bl	8009124 <__mcmp>
 80088a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088a8:	4602      	mov	r2, r0
 80088aa:	4631      	mov	r1, r6
 80088ac:	4648      	mov	r0, r9
 80088ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80088b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80088b2:	f000 fa05 	bl	8008cc0 <_Bfree>
 80088b6:	9b07      	ldr	r3, [sp, #28]
 80088b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80088ba:	9e00      	ldr	r6, [sp, #0]
 80088bc:	ea42 0103 	orr.w	r1, r2, r3
 80088c0:	9b06      	ldr	r3, [sp, #24]
 80088c2:	4319      	orrs	r1, r3
 80088c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088c6:	d10d      	bne.n	80088e4 <_dtoa_r+0xa44>
 80088c8:	2b39      	cmp	r3, #57	@ 0x39
 80088ca:	d027      	beq.n	800891c <_dtoa_r+0xa7c>
 80088cc:	9a04      	ldr	r2, [sp, #16]
 80088ce:	2a00      	cmp	r2, #0
 80088d0:	dd01      	ble.n	80088d6 <_dtoa_r+0xa36>
 80088d2:	9b03      	ldr	r3, [sp, #12]
 80088d4:	3331      	adds	r3, #49	@ 0x31
 80088d6:	f88b 3000 	strb.w	r3, [fp]
 80088da:	e52e      	b.n	800833a <_dtoa_r+0x49a>
 80088dc:	4628      	mov	r0, r5
 80088de:	e7b9      	b.n	8008854 <_dtoa_r+0x9b4>
 80088e0:	2201      	movs	r2, #1
 80088e2:	e7e2      	b.n	80088aa <_dtoa_r+0xa0a>
 80088e4:	9904      	ldr	r1, [sp, #16]
 80088e6:	2900      	cmp	r1, #0
 80088e8:	db04      	blt.n	80088f4 <_dtoa_r+0xa54>
 80088ea:	9807      	ldr	r0, [sp, #28]
 80088ec:	4301      	orrs	r1, r0
 80088ee:	9806      	ldr	r0, [sp, #24]
 80088f0:	4301      	orrs	r1, r0
 80088f2:	d120      	bne.n	8008936 <_dtoa_r+0xa96>
 80088f4:	2a00      	cmp	r2, #0
 80088f6:	ddee      	ble.n	80088d6 <_dtoa_r+0xa36>
 80088f8:	9902      	ldr	r1, [sp, #8]
 80088fa:	9300      	str	r3, [sp, #0]
 80088fc:	2201      	movs	r2, #1
 80088fe:	4648      	mov	r0, r9
 8008900:	f000 fba4 	bl	800904c <__lshift>
 8008904:	4621      	mov	r1, r4
 8008906:	9002      	str	r0, [sp, #8]
 8008908:	f000 fc0c 	bl	8009124 <__mcmp>
 800890c:	2800      	cmp	r0, #0
 800890e:	9b00      	ldr	r3, [sp, #0]
 8008910:	dc02      	bgt.n	8008918 <_dtoa_r+0xa78>
 8008912:	d1e0      	bne.n	80088d6 <_dtoa_r+0xa36>
 8008914:	07da      	lsls	r2, r3, #31
 8008916:	d5de      	bpl.n	80088d6 <_dtoa_r+0xa36>
 8008918:	2b39      	cmp	r3, #57	@ 0x39
 800891a:	d1da      	bne.n	80088d2 <_dtoa_r+0xa32>
 800891c:	2339      	movs	r3, #57	@ 0x39
 800891e:	f88b 3000 	strb.w	r3, [fp]
 8008922:	4633      	mov	r3, r6
 8008924:	461e      	mov	r6, r3
 8008926:	3b01      	subs	r3, #1
 8008928:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800892c:	2a39      	cmp	r2, #57	@ 0x39
 800892e:	d04e      	beq.n	80089ce <_dtoa_r+0xb2e>
 8008930:	3201      	adds	r2, #1
 8008932:	701a      	strb	r2, [r3, #0]
 8008934:	e501      	b.n	800833a <_dtoa_r+0x49a>
 8008936:	2a00      	cmp	r2, #0
 8008938:	dd03      	ble.n	8008942 <_dtoa_r+0xaa2>
 800893a:	2b39      	cmp	r3, #57	@ 0x39
 800893c:	d0ee      	beq.n	800891c <_dtoa_r+0xa7c>
 800893e:	3301      	adds	r3, #1
 8008940:	e7c9      	b.n	80088d6 <_dtoa_r+0xa36>
 8008942:	9a00      	ldr	r2, [sp, #0]
 8008944:	9908      	ldr	r1, [sp, #32]
 8008946:	f802 3c01 	strb.w	r3, [r2, #-1]
 800894a:	428a      	cmp	r2, r1
 800894c:	d028      	beq.n	80089a0 <_dtoa_r+0xb00>
 800894e:	9902      	ldr	r1, [sp, #8]
 8008950:	2300      	movs	r3, #0
 8008952:	220a      	movs	r2, #10
 8008954:	4648      	mov	r0, r9
 8008956:	f000 f9d5 	bl	8008d04 <__multadd>
 800895a:	42af      	cmp	r7, r5
 800895c:	9002      	str	r0, [sp, #8]
 800895e:	f04f 0300 	mov.w	r3, #0
 8008962:	f04f 020a 	mov.w	r2, #10
 8008966:	4639      	mov	r1, r7
 8008968:	4648      	mov	r0, r9
 800896a:	d107      	bne.n	800897c <_dtoa_r+0xadc>
 800896c:	f000 f9ca 	bl	8008d04 <__multadd>
 8008970:	4607      	mov	r7, r0
 8008972:	4605      	mov	r5, r0
 8008974:	9b00      	ldr	r3, [sp, #0]
 8008976:	3301      	adds	r3, #1
 8008978:	9300      	str	r3, [sp, #0]
 800897a:	e777      	b.n	800886c <_dtoa_r+0x9cc>
 800897c:	f000 f9c2 	bl	8008d04 <__multadd>
 8008980:	4629      	mov	r1, r5
 8008982:	4607      	mov	r7, r0
 8008984:	2300      	movs	r3, #0
 8008986:	220a      	movs	r2, #10
 8008988:	4648      	mov	r0, r9
 800898a:	f000 f9bb 	bl	8008d04 <__multadd>
 800898e:	4605      	mov	r5, r0
 8008990:	e7f0      	b.n	8008974 <_dtoa_r+0xad4>
 8008992:	f1bb 0f00 	cmp.w	fp, #0
 8008996:	bfcc      	ite	gt
 8008998:	465e      	movgt	r6, fp
 800899a:	2601      	movle	r6, #1
 800899c:	4456      	add	r6, sl
 800899e:	2700      	movs	r7, #0
 80089a0:	9902      	ldr	r1, [sp, #8]
 80089a2:	9300      	str	r3, [sp, #0]
 80089a4:	2201      	movs	r2, #1
 80089a6:	4648      	mov	r0, r9
 80089a8:	f000 fb50 	bl	800904c <__lshift>
 80089ac:	4621      	mov	r1, r4
 80089ae:	9002      	str	r0, [sp, #8]
 80089b0:	f000 fbb8 	bl	8009124 <__mcmp>
 80089b4:	2800      	cmp	r0, #0
 80089b6:	dcb4      	bgt.n	8008922 <_dtoa_r+0xa82>
 80089b8:	d102      	bne.n	80089c0 <_dtoa_r+0xb20>
 80089ba:	9b00      	ldr	r3, [sp, #0]
 80089bc:	07db      	lsls	r3, r3, #31
 80089be:	d4b0      	bmi.n	8008922 <_dtoa_r+0xa82>
 80089c0:	4633      	mov	r3, r6
 80089c2:	461e      	mov	r6, r3
 80089c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80089c8:	2a30      	cmp	r2, #48	@ 0x30
 80089ca:	d0fa      	beq.n	80089c2 <_dtoa_r+0xb22>
 80089cc:	e4b5      	b.n	800833a <_dtoa_r+0x49a>
 80089ce:	459a      	cmp	sl, r3
 80089d0:	d1a8      	bne.n	8008924 <_dtoa_r+0xa84>
 80089d2:	2331      	movs	r3, #49	@ 0x31
 80089d4:	f108 0801 	add.w	r8, r8, #1
 80089d8:	f88a 3000 	strb.w	r3, [sl]
 80089dc:	e4ad      	b.n	800833a <_dtoa_r+0x49a>
 80089de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80089e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008a3c <_dtoa_r+0xb9c>
 80089e4:	b11b      	cbz	r3, 80089ee <_dtoa_r+0xb4e>
 80089e6:	f10a 0308 	add.w	r3, sl, #8
 80089ea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80089ec:	6013      	str	r3, [r2, #0]
 80089ee:	4650      	mov	r0, sl
 80089f0:	b017      	add	sp, #92	@ 0x5c
 80089f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089f6:	9b07      	ldr	r3, [sp, #28]
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	f77f ae2e 	ble.w	800865a <_dtoa_r+0x7ba>
 80089fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a00:	9308      	str	r3, [sp, #32]
 8008a02:	2001      	movs	r0, #1
 8008a04:	e64d      	b.n	80086a2 <_dtoa_r+0x802>
 8008a06:	f1bb 0f00 	cmp.w	fp, #0
 8008a0a:	f77f aed9 	ble.w	80087c0 <_dtoa_r+0x920>
 8008a0e:	4656      	mov	r6, sl
 8008a10:	9802      	ldr	r0, [sp, #8]
 8008a12:	4621      	mov	r1, r4
 8008a14:	f7ff f9bb 	bl	8007d8e <quorem>
 8008a18:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008a1c:	f806 3b01 	strb.w	r3, [r6], #1
 8008a20:	eba6 020a 	sub.w	r2, r6, sl
 8008a24:	4593      	cmp	fp, r2
 8008a26:	ddb4      	ble.n	8008992 <_dtoa_r+0xaf2>
 8008a28:	9902      	ldr	r1, [sp, #8]
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	220a      	movs	r2, #10
 8008a2e:	4648      	mov	r0, r9
 8008a30:	f000 f968 	bl	8008d04 <__multadd>
 8008a34:	9002      	str	r0, [sp, #8]
 8008a36:	e7eb      	b.n	8008a10 <_dtoa_r+0xb70>
 8008a38:	08009f84 	.word	0x08009f84
 8008a3c:	08009f08 	.word	0x08009f08

08008a40 <_free_r>:
 8008a40:	b538      	push	{r3, r4, r5, lr}
 8008a42:	4605      	mov	r5, r0
 8008a44:	2900      	cmp	r1, #0
 8008a46:	d041      	beq.n	8008acc <_free_r+0x8c>
 8008a48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a4c:	1f0c      	subs	r4, r1, #4
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	bfb8      	it	lt
 8008a52:	18e4      	addlt	r4, r4, r3
 8008a54:	f000 f8e8 	bl	8008c28 <__malloc_lock>
 8008a58:	4a1d      	ldr	r2, [pc, #116]	@ (8008ad0 <_free_r+0x90>)
 8008a5a:	6813      	ldr	r3, [r2, #0]
 8008a5c:	b933      	cbnz	r3, 8008a6c <_free_r+0x2c>
 8008a5e:	6063      	str	r3, [r4, #4]
 8008a60:	6014      	str	r4, [r2, #0]
 8008a62:	4628      	mov	r0, r5
 8008a64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a68:	f000 b8e4 	b.w	8008c34 <__malloc_unlock>
 8008a6c:	42a3      	cmp	r3, r4
 8008a6e:	d908      	bls.n	8008a82 <_free_r+0x42>
 8008a70:	6820      	ldr	r0, [r4, #0]
 8008a72:	1821      	adds	r1, r4, r0
 8008a74:	428b      	cmp	r3, r1
 8008a76:	bf01      	itttt	eq
 8008a78:	6819      	ldreq	r1, [r3, #0]
 8008a7a:	685b      	ldreq	r3, [r3, #4]
 8008a7c:	1809      	addeq	r1, r1, r0
 8008a7e:	6021      	streq	r1, [r4, #0]
 8008a80:	e7ed      	b.n	8008a5e <_free_r+0x1e>
 8008a82:	461a      	mov	r2, r3
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	b10b      	cbz	r3, 8008a8c <_free_r+0x4c>
 8008a88:	42a3      	cmp	r3, r4
 8008a8a:	d9fa      	bls.n	8008a82 <_free_r+0x42>
 8008a8c:	6811      	ldr	r1, [r2, #0]
 8008a8e:	1850      	adds	r0, r2, r1
 8008a90:	42a0      	cmp	r0, r4
 8008a92:	d10b      	bne.n	8008aac <_free_r+0x6c>
 8008a94:	6820      	ldr	r0, [r4, #0]
 8008a96:	4401      	add	r1, r0
 8008a98:	1850      	adds	r0, r2, r1
 8008a9a:	4283      	cmp	r3, r0
 8008a9c:	6011      	str	r1, [r2, #0]
 8008a9e:	d1e0      	bne.n	8008a62 <_free_r+0x22>
 8008aa0:	6818      	ldr	r0, [r3, #0]
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	6053      	str	r3, [r2, #4]
 8008aa6:	4408      	add	r0, r1
 8008aa8:	6010      	str	r0, [r2, #0]
 8008aaa:	e7da      	b.n	8008a62 <_free_r+0x22>
 8008aac:	d902      	bls.n	8008ab4 <_free_r+0x74>
 8008aae:	230c      	movs	r3, #12
 8008ab0:	602b      	str	r3, [r5, #0]
 8008ab2:	e7d6      	b.n	8008a62 <_free_r+0x22>
 8008ab4:	6820      	ldr	r0, [r4, #0]
 8008ab6:	1821      	adds	r1, r4, r0
 8008ab8:	428b      	cmp	r3, r1
 8008aba:	bf04      	itt	eq
 8008abc:	6819      	ldreq	r1, [r3, #0]
 8008abe:	685b      	ldreq	r3, [r3, #4]
 8008ac0:	6063      	str	r3, [r4, #4]
 8008ac2:	bf04      	itt	eq
 8008ac4:	1809      	addeq	r1, r1, r0
 8008ac6:	6021      	streq	r1, [r4, #0]
 8008ac8:	6054      	str	r4, [r2, #4]
 8008aca:	e7ca      	b.n	8008a62 <_free_r+0x22>
 8008acc:	bd38      	pop	{r3, r4, r5, pc}
 8008ace:	bf00      	nop
 8008ad0:	20004498 	.word	0x20004498

08008ad4 <malloc>:
 8008ad4:	4b02      	ldr	r3, [pc, #8]	@ (8008ae0 <malloc+0xc>)
 8008ad6:	4601      	mov	r1, r0
 8008ad8:	6818      	ldr	r0, [r3, #0]
 8008ada:	f000 b825 	b.w	8008b28 <_malloc_r>
 8008ade:	bf00      	nop
 8008ae0:	2000001c 	.word	0x2000001c

08008ae4 <sbrk_aligned>:
 8008ae4:	b570      	push	{r4, r5, r6, lr}
 8008ae6:	4e0f      	ldr	r6, [pc, #60]	@ (8008b24 <sbrk_aligned+0x40>)
 8008ae8:	460c      	mov	r4, r1
 8008aea:	6831      	ldr	r1, [r6, #0]
 8008aec:	4605      	mov	r5, r0
 8008aee:	b911      	cbnz	r1, 8008af6 <sbrk_aligned+0x12>
 8008af0:	f000 fe3e 	bl	8009770 <_sbrk_r>
 8008af4:	6030      	str	r0, [r6, #0]
 8008af6:	4621      	mov	r1, r4
 8008af8:	4628      	mov	r0, r5
 8008afa:	f000 fe39 	bl	8009770 <_sbrk_r>
 8008afe:	1c43      	adds	r3, r0, #1
 8008b00:	d103      	bne.n	8008b0a <sbrk_aligned+0x26>
 8008b02:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008b06:	4620      	mov	r0, r4
 8008b08:	bd70      	pop	{r4, r5, r6, pc}
 8008b0a:	1cc4      	adds	r4, r0, #3
 8008b0c:	f024 0403 	bic.w	r4, r4, #3
 8008b10:	42a0      	cmp	r0, r4
 8008b12:	d0f8      	beq.n	8008b06 <sbrk_aligned+0x22>
 8008b14:	1a21      	subs	r1, r4, r0
 8008b16:	4628      	mov	r0, r5
 8008b18:	f000 fe2a 	bl	8009770 <_sbrk_r>
 8008b1c:	3001      	adds	r0, #1
 8008b1e:	d1f2      	bne.n	8008b06 <sbrk_aligned+0x22>
 8008b20:	e7ef      	b.n	8008b02 <sbrk_aligned+0x1e>
 8008b22:	bf00      	nop
 8008b24:	20004494 	.word	0x20004494

08008b28 <_malloc_r>:
 8008b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b2c:	1ccd      	adds	r5, r1, #3
 8008b2e:	f025 0503 	bic.w	r5, r5, #3
 8008b32:	3508      	adds	r5, #8
 8008b34:	2d0c      	cmp	r5, #12
 8008b36:	bf38      	it	cc
 8008b38:	250c      	movcc	r5, #12
 8008b3a:	2d00      	cmp	r5, #0
 8008b3c:	4606      	mov	r6, r0
 8008b3e:	db01      	blt.n	8008b44 <_malloc_r+0x1c>
 8008b40:	42a9      	cmp	r1, r5
 8008b42:	d904      	bls.n	8008b4e <_malloc_r+0x26>
 8008b44:	230c      	movs	r3, #12
 8008b46:	6033      	str	r3, [r6, #0]
 8008b48:	2000      	movs	r0, #0
 8008b4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008c24 <_malloc_r+0xfc>
 8008b52:	f000 f869 	bl	8008c28 <__malloc_lock>
 8008b56:	f8d8 3000 	ldr.w	r3, [r8]
 8008b5a:	461c      	mov	r4, r3
 8008b5c:	bb44      	cbnz	r4, 8008bb0 <_malloc_r+0x88>
 8008b5e:	4629      	mov	r1, r5
 8008b60:	4630      	mov	r0, r6
 8008b62:	f7ff ffbf 	bl	8008ae4 <sbrk_aligned>
 8008b66:	1c43      	adds	r3, r0, #1
 8008b68:	4604      	mov	r4, r0
 8008b6a:	d158      	bne.n	8008c1e <_malloc_r+0xf6>
 8008b6c:	f8d8 4000 	ldr.w	r4, [r8]
 8008b70:	4627      	mov	r7, r4
 8008b72:	2f00      	cmp	r7, #0
 8008b74:	d143      	bne.n	8008bfe <_malloc_r+0xd6>
 8008b76:	2c00      	cmp	r4, #0
 8008b78:	d04b      	beq.n	8008c12 <_malloc_r+0xea>
 8008b7a:	6823      	ldr	r3, [r4, #0]
 8008b7c:	4639      	mov	r1, r7
 8008b7e:	4630      	mov	r0, r6
 8008b80:	eb04 0903 	add.w	r9, r4, r3
 8008b84:	f000 fdf4 	bl	8009770 <_sbrk_r>
 8008b88:	4581      	cmp	r9, r0
 8008b8a:	d142      	bne.n	8008c12 <_malloc_r+0xea>
 8008b8c:	6821      	ldr	r1, [r4, #0]
 8008b8e:	1a6d      	subs	r5, r5, r1
 8008b90:	4629      	mov	r1, r5
 8008b92:	4630      	mov	r0, r6
 8008b94:	f7ff ffa6 	bl	8008ae4 <sbrk_aligned>
 8008b98:	3001      	adds	r0, #1
 8008b9a:	d03a      	beq.n	8008c12 <_malloc_r+0xea>
 8008b9c:	6823      	ldr	r3, [r4, #0]
 8008b9e:	442b      	add	r3, r5
 8008ba0:	6023      	str	r3, [r4, #0]
 8008ba2:	f8d8 3000 	ldr.w	r3, [r8]
 8008ba6:	685a      	ldr	r2, [r3, #4]
 8008ba8:	bb62      	cbnz	r2, 8008c04 <_malloc_r+0xdc>
 8008baa:	f8c8 7000 	str.w	r7, [r8]
 8008bae:	e00f      	b.n	8008bd0 <_malloc_r+0xa8>
 8008bb0:	6822      	ldr	r2, [r4, #0]
 8008bb2:	1b52      	subs	r2, r2, r5
 8008bb4:	d420      	bmi.n	8008bf8 <_malloc_r+0xd0>
 8008bb6:	2a0b      	cmp	r2, #11
 8008bb8:	d917      	bls.n	8008bea <_malloc_r+0xc2>
 8008bba:	1961      	adds	r1, r4, r5
 8008bbc:	42a3      	cmp	r3, r4
 8008bbe:	6025      	str	r5, [r4, #0]
 8008bc0:	bf18      	it	ne
 8008bc2:	6059      	strne	r1, [r3, #4]
 8008bc4:	6863      	ldr	r3, [r4, #4]
 8008bc6:	bf08      	it	eq
 8008bc8:	f8c8 1000 	streq.w	r1, [r8]
 8008bcc:	5162      	str	r2, [r4, r5]
 8008bce:	604b      	str	r3, [r1, #4]
 8008bd0:	4630      	mov	r0, r6
 8008bd2:	f000 f82f 	bl	8008c34 <__malloc_unlock>
 8008bd6:	f104 000b 	add.w	r0, r4, #11
 8008bda:	1d23      	adds	r3, r4, #4
 8008bdc:	f020 0007 	bic.w	r0, r0, #7
 8008be0:	1ac2      	subs	r2, r0, r3
 8008be2:	bf1c      	itt	ne
 8008be4:	1a1b      	subne	r3, r3, r0
 8008be6:	50a3      	strne	r3, [r4, r2]
 8008be8:	e7af      	b.n	8008b4a <_malloc_r+0x22>
 8008bea:	6862      	ldr	r2, [r4, #4]
 8008bec:	42a3      	cmp	r3, r4
 8008bee:	bf0c      	ite	eq
 8008bf0:	f8c8 2000 	streq.w	r2, [r8]
 8008bf4:	605a      	strne	r2, [r3, #4]
 8008bf6:	e7eb      	b.n	8008bd0 <_malloc_r+0xa8>
 8008bf8:	4623      	mov	r3, r4
 8008bfa:	6864      	ldr	r4, [r4, #4]
 8008bfc:	e7ae      	b.n	8008b5c <_malloc_r+0x34>
 8008bfe:	463c      	mov	r4, r7
 8008c00:	687f      	ldr	r7, [r7, #4]
 8008c02:	e7b6      	b.n	8008b72 <_malloc_r+0x4a>
 8008c04:	461a      	mov	r2, r3
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	42a3      	cmp	r3, r4
 8008c0a:	d1fb      	bne.n	8008c04 <_malloc_r+0xdc>
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	6053      	str	r3, [r2, #4]
 8008c10:	e7de      	b.n	8008bd0 <_malloc_r+0xa8>
 8008c12:	230c      	movs	r3, #12
 8008c14:	6033      	str	r3, [r6, #0]
 8008c16:	4630      	mov	r0, r6
 8008c18:	f000 f80c 	bl	8008c34 <__malloc_unlock>
 8008c1c:	e794      	b.n	8008b48 <_malloc_r+0x20>
 8008c1e:	6005      	str	r5, [r0, #0]
 8008c20:	e7d6      	b.n	8008bd0 <_malloc_r+0xa8>
 8008c22:	bf00      	nop
 8008c24:	20004498 	.word	0x20004498

08008c28 <__malloc_lock>:
 8008c28:	4801      	ldr	r0, [pc, #4]	@ (8008c30 <__malloc_lock+0x8>)
 8008c2a:	f7ff b8a0 	b.w	8007d6e <__retarget_lock_acquire_recursive>
 8008c2e:	bf00      	nop
 8008c30:	20004490 	.word	0x20004490

08008c34 <__malloc_unlock>:
 8008c34:	4801      	ldr	r0, [pc, #4]	@ (8008c3c <__malloc_unlock+0x8>)
 8008c36:	f7ff b89b 	b.w	8007d70 <__retarget_lock_release_recursive>
 8008c3a:	bf00      	nop
 8008c3c:	20004490 	.word	0x20004490

08008c40 <_Balloc>:
 8008c40:	b570      	push	{r4, r5, r6, lr}
 8008c42:	69c6      	ldr	r6, [r0, #28]
 8008c44:	4604      	mov	r4, r0
 8008c46:	460d      	mov	r5, r1
 8008c48:	b976      	cbnz	r6, 8008c68 <_Balloc+0x28>
 8008c4a:	2010      	movs	r0, #16
 8008c4c:	f7ff ff42 	bl	8008ad4 <malloc>
 8008c50:	4602      	mov	r2, r0
 8008c52:	61e0      	str	r0, [r4, #28]
 8008c54:	b920      	cbnz	r0, 8008c60 <_Balloc+0x20>
 8008c56:	4b18      	ldr	r3, [pc, #96]	@ (8008cb8 <_Balloc+0x78>)
 8008c58:	4818      	ldr	r0, [pc, #96]	@ (8008cbc <_Balloc+0x7c>)
 8008c5a:	216b      	movs	r1, #107	@ 0x6b
 8008c5c:	f000 fd98 	bl	8009790 <__assert_func>
 8008c60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c64:	6006      	str	r6, [r0, #0]
 8008c66:	60c6      	str	r6, [r0, #12]
 8008c68:	69e6      	ldr	r6, [r4, #28]
 8008c6a:	68f3      	ldr	r3, [r6, #12]
 8008c6c:	b183      	cbz	r3, 8008c90 <_Balloc+0x50>
 8008c6e:	69e3      	ldr	r3, [r4, #28]
 8008c70:	68db      	ldr	r3, [r3, #12]
 8008c72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008c76:	b9b8      	cbnz	r0, 8008ca8 <_Balloc+0x68>
 8008c78:	2101      	movs	r1, #1
 8008c7a:	fa01 f605 	lsl.w	r6, r1, r5
 8008c7e:	1d72      	adds	r2, r6, #5
 8008c80:	0092      	lsls	r2, r2, #2
 8008c82:	4620      	mov	r0, r4
 8008c84:	f000 fda2 	bl	80097cc <_calloc_r>
 8008c88:	b160      	cbz	r0, 8008ca4 <_Balloc+0x64>
 8008c8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c8e:	e00e      	b.n	8008cae <_Balloc+0x6e>
 8008c90:	2221      	movs	r2, #33	@ 0x21
 8008c92:	2104      	movs	r1, #4
 8008c94:	4620      	mov	r0, r4
 8008c96:	f000 fd99 	bl	80097cc <_calloc_r>
 8008c9a:	69e3      	ldr	r3, [r4, #28]
 8008c9c:	60f0      	str	r0, [r6, #12]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d1e4      	bne.n	8008c6e <_Balloc+0x2e>
 8008ca4:	2000      	movs	r0, #0
 8008ca6:	bd70      	pop	{r4, r5, r6, pc}
 8008ca8:	6802      	ldr	r2, [r0, #0]
 8008caa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008cae:	2300      	movs	r3, #0
 8008cb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008cb4:	e7f7      	b.n	8008ca6 <_Balloc+0x66>
 8008cb6:	bf00      	nop
 8008cb8:	08009f15 	.word	0x08009f15
 8008cbc:	08009f95 	.word	0x08009f95

08008cc0 <_Bfree>:
 8008cc0:	b570      	push	{r4, r5, r6, lr}
 8008cc2:	69c6      	ldr	r6, [r0, #28]
 8008cc4:	4605      	mov	r5, r0
 8008cc6:	460c      	mov	r4, r1
 8008cc8:	b976      	cbnz	r6, 8008ce8 <_Bfree+0x28>
 8008cca:	2010      	movs	r0, #16
 8008ccc:	f7ff ff02 	bl	8008ad4 <malloc>
 8008cd0:	4602      	mov	r2, r0
 8008cd2:	61e8      	str	r0, [r5, #28]
 8008cd4:	b920      	cbnz	r0, 8008ce0 <_Bfree+0x20>
 8008cd6:	4b09      	ldr	r3, [pc, #36]	@ (8008cfc <_Bfree+0x3c>)
 8008cd8:	4809      	ldr	r0, [pc, #36]	@ (8008d00 <_Bfree+0x40>)
 8008cda:	218f      	movs	r1, #143	@ 0x8f
 8008cdc:	f000 fd58 	bl	8009790 <__assert_func>
 8008ce0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ce4:	6006      	str	r6, [r0, #0]
 8008ce6:	60c6      	str	r6, [r0, #12]
 8008ce8:	b13c      	cbz	r4, 8008cfa <_Bfree+0x3a>
 8008cea:	69eb      	ldr	r3, [r5, #28]
 8008cec:	6862      	ldr	r2, [r4, #4]
 8008cee:	68db      	ldr	r3, [r3, #12]
 8008cf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008cf4:	6021      	str	r1, [r4, #0]
 8008cf6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008cfa:	bd70      	pop	{r4, r5, r6, pc}
 8008cfc:	08009f15 	.word	0x08009f15
 8008d00:	08009f95 	.word	0x08009f95

08008d04 <__multadd>:
 8008d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d08:	690d      	ldr	r5, [r1, #16]
 8008d0a:	4607      	mov	r7, r0
 8008d0c:	460c      	mov	r4, r1
 8008d0e:	461e      	mov	r6, r3
 8008d10:	f101 0c14 	add.w	ip, r1, #20
 8008d14:	2000      	movs	r0, #0
 8008d16:	f8dc 3000 	ldr.w	r3, [ip]
 8008d1a:	b299      	uxth	r1, r3
 8008d1c:	fb02 6101 	mla	r1, r2, r1, r6
 8008d20:	0c1e      	lsrs	r6, r3, #16
 8008d22:	0c0b      	lsrs	r3, r1, #16
 8008d24:	fb02 3306 	mla	r3, r2, r6, r3
 8008d28:	b289      	uxth	r1, r1
 8008d2a:	3001      	adds	r0, #1
 8008d2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008d30:	4285      	cmp	r5, r0
 8008d32:	f84c 1b04 	str.w	r1, [ip], #4
 8008d36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008d3a:	dcec      	bgt.n	8008d16 <__multadd+0x12>
 8008d3c:	b30e      	cbz	r6, 8008d82 <__multadd+0x7e>
 8008d3e:	68a3      	ldr	r3, [r4, #8]
 8008d40:	42ab      	cmp	r3, r5
 8008d42:	dc19      	bgt.n	8008d78 <__multadd+0x74>
 8008d44:	6861      	ldr	r1, [r4, #4]
 8008d46:	4638      	mov	r0, r7
 8008d48:	3101      	adds	r1, #1
 8008d4a:	f7ff ff79 	bl	8008c40 <_Balloc>
 8008d4e:	4680      	mov	r8, r0
 8008d50:	b928      	cbnz	r0, 8008d5e <__multadd+0x5a>
 8008d52:	4602      	mov	r2, r0
 8008d54:	4b0c      	ldr	r3, [pc, #48]	@ (8008d88 <__multadd+0x84>)
 8008d56:	480d      	ldr	r0, [pc, #52]	@ (8008d8c <__multadd+0x88>)
 8008d58:	21ba      	movs	r1, #186	@ 0xba
 8008d5a:	f000 fd19 	bl	8009790 <__assert_func>
 8008d5e:	6922      	ldr	r2, [r4, #16]
 8008d60:	3202      	adds	r2, #2
 8008d62:	f104 010c 	add.w	r1, r4, #12
 8008d66:	0092      	lsls	r2, r2, #2
 8008d68:	300c      	adds	r0, #12
 8008d6a:	f7ff f802 	bl	8007d72 <memcpy>
 8008d6e:	4621      	mov	r1, r4
 8008d70:	4638      	mov	r0, r7
 8008d72:	f7ff ffa5 	bl	8008cc0 <_Bfree>
 8008d76:	4644      	mov	r4, r8
 8008d78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008d7c:	3501      	adds	r5, #1
 8008d7e:	615e      	str	r6, [r3, #20]
 8008d80:	6125      	str	r5, [r4, #16]
 8008d82:	4620      	mov	r0, r4
 8008d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d88:	08009f84 	.word	0x08009f84
 8008d8c:	08009f95 	.word	0x08009f95

08008d90 <__hi0bits>:
 8008d90:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008d94:	4603      	mov	r3, r0
 8008d96:	bf36      	itet	cc
 8008d98:	0403      	lslcc	r3, r0, #16
 8008d9a:	2000      	movcs	r0, #0
 8008d9c:	2010      	movcc	r0, #16
 8008d9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008da2:	bf3c      	itt	cc
 8008da4:	021b      	lslcc	r3, r3, #8
 8008da6:	3008      	addcc	r0, #8
 8008da8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008dac:	bf3c      	itt	cc
 8008dae:	011b      	lslcc	r3, r3, #4
 8008db0:	3004      	addcc	r0, #4
 8008db2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008db6:	bf3c      	itt	cc
 8008db8:	009b      	lslcc	r3, r3, #2
 8008dba:	3002      	addcc	r0, #2
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	db05      	blt.n	8008dcc <__hi0bits+0x3c>
 8008dc0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008dc4:	f100 0001 	add.w	r0, r0, #1
 8008dc8:	bf08      	it	eq
 8008dca:	2020      	moveq	r0, #32
 8008dcc:	4770      	bx	lr

08008dce <__lo0bits>:
 8008dce:	6803      	ldr	r3, [r0, #0]
 8008dd0:	4602      	mov	r2, r0
 8008dd2:	f013 0007 	ands.w	r0, r3, #7
 8008dd6:	d00b      	beq.n	8008df0 <__lo0bits+0x22>
 8008dd8:	07d9      	lsls	r1, r3, #31
 8008dda:	d421      	bmi.n	8008e20 <__lo0bits+0x52>
 8008ddc:	0798      	lsls	r0, r3, #30
 8008dde:	bf49      	itett	mi
 8008de0:	085b      	lsrmi	r3, r3, #1
 8008de2:	089b      	lsrpl	r3, r3, #2
 8008de4:	2001      	movmi	r0, #1
 8008de6:	6013      	strmi	r3, [r2, #0]
 8008de8:	bf5c      	itt	pl
 8008dea:	6013      	strpl	r3, [r2, #0]
 8008dec:	2002      	movpl	r0, #2
 8008dee:	4770      	bx	lr
 8008df0:	b299      	uxth	r1, r3
 8008df2:	b909      	cbnz	r1, 8008df8 <__lo0bits+0x2a>
 8008df4:	0c1b      	lsrs	r3, r3, #16
 8008df6:	2010      	movs	r0, #16
 8008df8:	b2d9      	uxtb	r1, r3
 8008dfa:	b909      	cbnz	r1, 8008e00 <__lo0bits+0x32>
 8008dfc:	3008      	adds	r0, #8
 8008dfe:	0a1b      	lsrs	r3, r3, #8
 8008e00:	0719      	lsls	r1, r3, #28
 8008e02:	bf04      	itt	eq
 8008e04:	091b      	lsreq	r3, r3, #4
 8008e06:	3004      	addeq	r0, #4
 8008e08:	0799      	lsls	r1, r3, #30
 8008e0a:	bf04      	itt	eq
 8008e0c:	089b      	lsreq	r3, r3, #2
 8008e0e:	3002      	addeq	r0, #2
 8008e10:	07d9      	lsls	r1, r3, #31
 8008e12:	d403      	bmi.n	8008e1c <__lo0bits+0x4e>
 8008e14:	085b      	lsrs	r3, r3, #1
 8008e16:	f100 0001 	add.w	r0, r0, #1
 8008e1a:	d003      	beq.n	8008e24 <__lo0bits+0x56>
 8008e1c:	6013      	str	r3, [r2, #0]
 8008e1e:	4770      	bx	lr
 8008e20:	2000      	movs	r0, #0
 8008e22:	4770      	bx	lr
 8008e24:	2020      	movs	r0, #32
 8008e26:	4770      	bx	lr

08008e28 <__i2b>:
 8008e28:	b510      	push	{r4, lr}
 8008e2a:	460c      	mov	r4, r1
 8008e2c:	2101      	movs	r1, #1
 8008e2e:	f7ff ff07 	bl	8008c40 <_Balloc>
 8008e32:	4602      	mov	r2, r0
 8008e34:	b928      	cbnz	r0, 8008e42 <__i2b+0x1a>
 8008e36:	4b05      	ldr	r3, [pc, #20]	@ (8008e4c <__i2b+0x24>)
 8008e38:	4805      	ldr	r0, [pc, #20]	@ (8008e50 <__i2b+0x28>)
 8008e3a:	f240 1145 	movw	r1, #325	@ 0x145
 8008e3e:	f000 fca7 	bl	8009790 <__assert_func>
 8008e42:	2301      	movs	r3, #1
 8008e44:	6144      	str	r4, [r0, #20]
 8008e46:	6103      	str	r3, [r0, #16]
 8008e48:	bd10      	pop	{r4, pc}
 8008e4a:	bf00      	nop
 8008e4c:	08009f84 	.word	0x08009f84
 8008e50:	08009f95 	.word	0x08009f95

08008e54 <__multiply>:
 8008e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e58:	4617      	mov	r7, r2
 8008e5a:	690a      	ldr	r2, [r1, #16]
 8008e5c:	693b      	ldr	r3, [r7, #16]
 8008e5e:	429a      	cmp	r2, r3
 8008e60:	bfa8      	it	ge
 8008e62:	463b      	movge	r3, r7
 8008e64:	4689      	mov	r9, r1
 8008e66:	bfa4      	itt	ge
 8008e68:	460f      	movge	r7, r1
 8008e6a:	4699      	movge	r9, r3
 8008e6c:	693d      	ldr	r5, [r7, #16]
 8008e6e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	6879      	ldr	r1, [r7, #4]
 8008e76:	eb05 060a 	add.w	r6, r5, sl
 8008e7a:	42b3      	cmp	r3, r6
 8008e7c:	b085      	sub	sp, #20
 8008e7e:	bfb8      	it	lt
 8008e80:	3101      	addlt	r1, #1
 8008e82:	f7ff fedd 	bl	8008c40 <_Balloc>
 8008e86:	b930      	cbnz	r0, 8008e96 <__multiply+0x42>
 8008e88:	4602      	mov	r2, r0
 8008e8a:	4b41      	ldr	r3, [pc, #260]	@ (8008f90 <__multiply+0x13c>)
 8008e8c:	4841      	ldr	r0, [pc, #260]	@ (8008f94 <__multiply+0x140>)
 8008e8e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008e92:	f000 fc7d 	bl	8009790 <__assert_func>
 8008e96:	f100 0414 	add.w	r4, r0, #20
 8008e9a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008e9e:	4623      	mov	r3, r4
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	4573      	cmp	r3, lr
 8008ea4:	d320      	bcc.n	8008ee8 <__multiply+0x94>
 8008ea6:	f107 0814 	add.w	r8, r7, #20
 8008eaa:	f109 0114 	add.w	r1, r9, #20
 8008eae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008eb2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008eb6:	9302      	str	r3, [sp, #8]
 8008eb8:	1beb      	subs	r3, r5, r7
 8008eba:	3b15      	subs	r3, #21
 8008ebc:	f023 0303 	bic.w	r3, r3, #3
 8008ec0:	3304      	adds	r3, #4
 8008ec2:	3715      	adds	r7, #21
 8008ec4:	42bd      	cmp	r5, r7
 8008ec6:	bf38      	it	cc
 8008ec8:	2304      	movcc	r3, #4
 8008eca:	9301      	str	r3, [sp, #4]
 8008ecc:	9b02      	ldr	r3, [sp, #8]
 8008ece:	9103      	str	r1, [sp, #12]
 8008ed0:	428b      	cmp	r3, r1
 8008ed2:	d80c      	bhi.n	8008eee <__multiply+0x9a>
 8008ed4:	2e00      	cmp	r6, #0
 8008ed6:	dd03      	ble.n	8008ee0 <__multiply+0x8c>
 8008ed8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d055      	beq.n	8008f8c <__multiply+0x138>
 8008ee0:	6106      	str	r6, [r0, #16]
 8008ee2:	b005      	add	sp, #20
 8008ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ee8:	f843 2b04 	str.w	r2, [r3], #4
 8008eec:	e7d9      	b.n	8008ea2 <__multiply+0x4e>
 8008eee:	f8b1 a000 	ldrh.w	sl, [r1]
 8008ef2:	f1ba 0f00 	cmp.w	sl, #0
 8008ef6:	d01f      	beq.n	8008f38 <__multiply+0xe4>
 8008ef8:	46c4      	mov	ip, r8
 8008efa:	46a1      	mov	r9, r4
 8008efc:	2700      	movs	r7, #0
 8008efe:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008f02:	f8d9 3000 	ldr.w	r3, [r9]
 8008f06:	fa1f fb82 	uxth.w	fp, r2
 8008f0a:	b29b      	uxth	r3, r3
 8008f0c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008f10:	443b      	add	r3, r7
 8008f12:	f8d9 7000 	ldr.w	r7, [r9]
 8008f16:	0c12      	lsrs	r2, r2, #16
 8008f18:	0c3f      	lsrs	r7, r7, #16
 8008f1a:	fb0a 7202 	mla	r2, sl, r2, r7
 8008f1e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008f22:	b29b      	uxth	r3, r3
 8008f24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f28:	4565      	cmp	r5, ip
 8008f2a:	f849 3b04 	str.w	r3, [r9], #4
 8008f2e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008f32:	d8e4      	bhi.n	8008efe <__multiply+0xaa>
 8008f34:	9b01      	ldr	r3, [sp, #4]
 8008f36:	50e7      	str	r7, [r4, r3]
 8008f38:	9b03      	ldr	r3, [sp, #12]
 8008f3a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008f3e:	3104      	adds	r1, #4
 8008f40:	f1b9 0f00 	cmp.w	r9, #0
 8008f44:	d020      	beq.n	8008f88 <__multiply+0x134>
 8008f46:	6823      	ldr	r3, [r4, #0]
 8008f48:	4647      	mov	r7, r8
 8008f4a:	46a4      	mov	ip, r4
 8008f4c:	f04f 0a00 	mov.w	sl, #0
 8008f50:	f8b7 b000 	ldrh.w	fp, [r7]
 8008f54:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008f58:	fb09 220b 	mla	r2, r9, fp, r2
 8008f5c:	4452      	add	r2, sl
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f64:	f84c 3b04 	str.w	r3, [ip], #4
 8008f68:	f857 3b04 	ldr.w	r3, [r7], #4
 8008f6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f70:	f8bc 3000 	ldrh.w	r3, [ip]
 8008f74:	fb09 330a 	mla	r3, r9, sl, r3
 8008f78:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008f7c:	42bd      	cmp	r5, r7
 8008f7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f82:	d8e5      	bhi.n	8008f50 <__multiply+0xfc>
 8008f84:	9a01      	ldr	r2, [sp, #4]
 8008f86:	50a3      	str	r3, [r4, r2]
 8008f88:	3404      	adds	r4, #4
 8008f8a:	e79f      	b.n	8008ecc <__multiply+0x78>
 8008f8c:	3e01      	subs	r6, #1
 8008f8e:	e7a1      	b.n	8008ed4 <__multiply+0x80>
 8008f90:	08009f84 	.word	0x08009f84
 8008f94:	08009f95 	.word	0x08009f95

08008f98 <__pow5mult>:
 8008f98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f9c:	4615      	mov	r5, r2
 8008f9e:	f012 0203 	ands.w	r2, r2, #3
 8008fa2:	4607      	mov	r7, r0
 8008fa4:	460e      	mov	r6, r1
 8008fa6:	d007      	beq.n	8008fb8 <__pow5mult+0x20>
 8008fa8:	4c25      	ldr	r4, [pc, #148]	@ (8009040 <__pow5mult+0xa8>)
 8008faa:	3a01      	subs	r2, #1
 8008fac:	2300      	movs	r3, #0
 8008fae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008fb2:	f7ff fea7 	bl	8008d04 <__multadd>
 8008fb6:	4606      	mov	r6, r0
 8008fb8:	10ad      	asrs	r5, r5, #2
 8008fba:	d03d      	beq.n	8009038 <__pow5mult+0xa0>
 8008fbc:	69fc      	ldr	r4, [r7, #28]
 8008fbe:	b97c      	cbnz	r4, 8008fe0 <__pow5mult+0x48>
 8008fc0:	2010      	movs	r0, #16
 8008fc2:	f7ff fd87 	bl	8008ad4 <malloc>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	61f8      	str	r0, [r7, #28]
 8008fca:	b928      	cbnz	r0, 8008fd8 <__pow5mult+0x40>
 8008fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8009044 <__pow5mult+0xac>)
 8008fce:	481e      	ldr	r0, [pc, #120]	@ (8009048 <__pow5mult+0xb0>)
 8008fd0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008fd4:	f000 fbdc 	bl	8009790 <__assert_func>
 8008fd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008fdc:	6004      	str	r4, [r0, #0]
 8008fde:	60c4      	str	r4, [r0, #12]
 8008fe0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008fe4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008fe8:	b94c      	cbnz	r4, 8008ffe <__pow5mult+0x66>
 8008fea:	f240 2171 	movw	r1, #625	@ 0x271
 8008fee:	4638      	mov	r0, r7
 8008ff0:	f7ff ff1a 	bl	8008e28 <__i2b>
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	f8c8 0008 	str.w	r0, [r8, #8]
 8008ffa:	4604      	mov	r4, r0
 8008ffc:	6003      	str	r3, [r0, #0]
 8008ffe:	f04f 0900 	mov.w	r9, #0
 8009002:	07eb      	lsls	r3, r5, #31
 8009004:	d50a      	bpl.n	800901c <__pow5mult+0x84>
 8009006:	4631      	mov	r1, r6
 8009008:	4622      	mov	r2, r4
 800900a:	4638      	mov	r0, r7
 800900c:	f7ff ff22 	bl	8008e54 <__multiply>
 8009010:	4631      	mov	r1, r6
 8009012:	4680      	mov	r8, r0
 8009014:	4638      	mov	r0, r7
 8009016:	f7ff fe53 	bl	8008cc0 <_Bfree>
 800901a:	4646      	mov	r6, r8
 800901c:	106d      	asrs	r5, r5, #1
 800901e:	d00b      	beq.n	8009038 <__pow5mult+0xa0>
 8009020:	6820      	ldr	r0, [r4, #0]
 8009022:	b938      	cbnz	r0, 8009034 <__pow5mult+0x9c>
 8009024:	4622      	mov	r2, r4
 8009026:	4621      	mov	r1, r4
 8009028:	4638      	mov	r0, r7
 800902a:	f7ff ff13 	bl	8008e54 <__multiply>
 800902e:	6020      	str	r0, [r4, #0]
 8009030:	f8c0 9000 	str.w	r9, [r0]
 8009034:	4604      	mov	r4, r0
 8009036:	e7e4      	b.n	8009002 <__pow5mult+0x6a>
 8009038:	4630      	mov	r0, r6
 800903a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800903e:	bf00      	nop
 8009040:	0800a048 	.word	0x0800a048
 8009044:	08009f15 	.word	0x08009f15
 8009048:	08009f95 	.word	0x08009f95

0800904c <__lshift>:
 800904c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009050:	460c      	mov	r4, r1
 8009052:	6849      	ldr	r1, [r1, #4]
 8009054:	6923      	ldr	r3, [r4, #16]
 8009056:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800905a:	68a3      	ldr	r3, [r4, #8]
 800905c:	4607      	mov	r7, r0
 800905e:	4691      	mov	r9, r2
 8009060:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009064:	f108 0601 	add.w	r6, r8, #1
 8009068:	42b3      	cmp	r3, r6
 800906a:	db0b      	blt.n	8009084 <__lshift+0x38>
 800906c:	4638      	mov	r0, r7
 800906e:	f7ff fde7 	bl	8008c40 <_Balloc>
 8009072:	4605      	mov	r5, r0
 8009074:	b948      	cbnz	r0, 800908a <__lshift+0x3e>
 8009076:	4602      	mov	r2, r0
 8009078:	4b28      	ldr	r3, [pc, #160]	@ (800911c <__lshift+0xd0>)
 800907a:	4829      	ldr	r0, [pc, #164]	@ (8009120 <__lshift+0xd4>)
 800907c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009080:	f000 fb86 	bl	8009790 <__assert_func>
 8009084:	3101      	adds	r1, #1
 8009086:	005b      	lsls	r3, r3, #1
 8009088:	e7ee      	b.n	8009068 <__lshift+0x1c>
 800908a:	2300      	movs	r3, #0
 800908c:	f100 0114 	add.w	r1, r0, #20
 8009090:	f100 0210 	add.w	r2, r0, #16
 8009094:	4618      	mov	r0, r3
 8009096:	4553      	cmp	r3, sl
 8009098:	db33      	blt.n	8009102 <__lshift+0xb6>
 800909a:	6920      	ldr	r0, [r4, #16]
 800909c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80090a0:	f104 0314 	add.w	r3, r4, #20
 80090a4:	f019 091f 	ands.w	r9, r9, #31
 80090a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80090ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80090b0:	d02b      	beq.n	800910a <__lshift+0xbe>
 80090b2:	f1c9 0e20 	rsb	lr, r9, #32
 80090b6:	468a      	mov	sl, r1
 80090b8:	2200      	movs	r2, #0
 80090ba:	6818      	ldr	r0, [r3, #0]
 80090bc:	fa00 f009 	lsl.w	r0, r0, r9
 80090c0:	4310      	orrs	r0, r2
 80090c2:	f84a 0b04 	str.w	r0, [sl], #4
 80090c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80090ca:	459c      	cmp	ip, r3
 80090cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80090d0:	d8f3      	bhi.n	80090ba <__lshift+0x6e>
 80090d2:	ebac 0304 	sub.w	r3, ip, r4
 80090d6:	3b15      	subs	r3, #21
 80090d8:	f023 0303 	bic.w	r3, r3, #3
 80090dc:	3304      	adds	r3, #4
 80090de:	f104 0015 	add.w	r0, r4, #21
 80090e2:	4560      	cmp	r0, ip
 80090e4:	bf88      	it	hi
 80090e6:	2304      	movhi	r3, #4
 80090e8:	50ca      	str	r2, [r1, r3]
 80090ea:	b10a      	cbz	r2, 80090f0 <__lshift+0xa4>
 80090ec:	f108 0602 	add.w	r6, r8, #2
 80090f0:	3e01      	subs	r6, #1
 80090f2:	4638      	mov	r0, r7
 80090f4:	612e      	str	r6, [r5, #16]
 80090f6:	4621      	mov	r1, r4
 80090f8:	f7ff fde2 	bl	8008cc0 <_Bfree>
 80090fc:	4628      	mov	r0, r5
 80090fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009102:	f842 0f04 	str.w	r0, [r2, #4]!
 8009106:	3301      	adds	r3, #1
 8009108:	e7c5      	b.n	8009096 <__lshift+0x4a>
 800910a:	3904      	subs	r1, #4
 800910c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009110:	f841 2f04 	str.w	r2, [r1, #4]!
 8009114:	459c      	cmp	ip, r3
 8009116:	d8f9      	bhi.n	800910c <__lshift+0xc0>
 8009118:	e7ea      	b.n	80090f0 <__lshift+0xa4>
 800911a:	bf00      	nop
 800911c:	08009f84 	.word	0x08009f84
 8009120:	08009f95 	.word	0x08009f95

08009124 <__mcmp>:
 8009124:	690a      	ldr	r2, [r1, #16]
 8009126:	4603      	mov	r3, r0
 8009128:	6900      	ldr	r0, [r0, #16]
 800912a:	1a80      	subs	r0, r0, r2
 800912c:	b530      	push	{r4, r5, lr}
 800912e:	d10e      	bne.n	800914e <__mcmp+0x2a>
 8009130:	3314      	adds	r3, #20
 8009132:	3114      	adds	r1, #20
 8009134:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009138:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800913c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009140:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009144:	4295      	cmp	r5, r2
 8009146:	d003      	beq.n	8009150 <__mcmp+0x2c>
 8009148:	d205      	bcs.n	8009156 <__mcmp+0x32>
 800914a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800914e:	bd30      	pop	{r4, r5, pc}
 8009150:	42a3      	cmp	r3, r4
 8009152:	d3f3      	bcc.n	800913c <__mcmp+0x18>
 8009154:	e7fb      	b.n	800914e <__mcmp+0x2a>
 8009156:	2001      	movs	r0, #1
 8009158:	e7f9      	b.n	800914e <__mcmp+0x2a>
	...

0800915c <__mdiff>:
 800915c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009160:	4689      	mov	r9, r1
 8009162:	4606      	mov	r6, r0
 8009164:	4611      	mov	r1, r2
 8009166:	4648      	mov	r0, r9
 8009168:	4614      	mov	r4, r2
 800916a:	f7ff ffdb 	bl	8009124 <__mcmp>
 800916e:	1e05      	subs	r5, r0, #0
 8009170:	d112      	bne.n	8009198 <__mdiff+0x3c>
 8009172:	4629      	mov	r1, r5
 8009174:	4630      	mov	r0, r6
 8009176:	f7ff fd63 	bl	8008c40 <_Balloc>
 800917a:	4602      	mov	r2, r0
 800917c:	b928      	cbnz	r0, 800918a <__mdiff+0x2e>
 800917e:	4b3f      	ldr	r3, [pc, #252]	@ (800927c <__mdiff+0x120>)
 8009180:	f240 2137 	movw	r1, #567	@ 0x237
 8009184:	483e      	ldr	r0, [pc, #248]	@ (8009280 <__mdiff+0x124>)
 8009186:	f000 fb03 	bl	8009790 <__assert_func>
 800918a:	2301      	movs	r3, #1
 800918c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009190:	4610      	mov	r0, r2
 8009192:	b003      	add	sp, #12
 8009194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009198:	bfbc      	itt	lt
 800919a:	464b      	movlt	r3, r9
 800919c:	46a1      	movlt	r9, r4
 800919e:	4630      	mov	r0, r6
 80091a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80091a4:	bfba      	itte	lt
 80091a6:	461c      	movlt	r4, r3
 80091a8:	2501      	movlt	r5, #1
 80091aa:	2500      	movge	r5, #0
 80091ac:	f7ff fd48 	bl	8008c40 <_Balloc>
 80091b0:	4602      	mov	r2, r0
 80091b2:	b918      	cbnz	r0, 80091bc <__mdiff+0x60>
 80091b4:	4b31      	ldr	r3, [pc, #196]	@ (800927c <__mdiff+0x120>)
 80091b6:	f240 2145 	movw	r1, #581	@ 0x245
 80091ba:	e7e3      	b.n	8009184 <__mdiff+0x28>
 80091bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80091c0:	6926      	ldr	r6, [r4, #16]
 80091c2:	60c5      	str	r5, [r0, #12]
 80091c4:	f109 0310 	add.w	r3, r9, #16
 80091c8:	f109 0514 	add.w	r5, r9, #20
 80091cc:	f104 0e14 	add.w	lr, r4, #20
 80091d0:	f100 0b14 	add.w	fp, r0, #20
 80091d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80091d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80091dc:	9301      	str	r3, [sp, #4]
 80091de:	46d9      	mov	r9, fp
 80091e0:	f04f 0c00 	mov.w	ip, #0
 80091e4:	9b01      	ldr	r3, [sp, #4]
 80091e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80091ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80091ee:	9301      	str	r3, [sp, #4]
 80091f0:	fa1f f38a 	uxth.w	r3, sl
 80091f4:	4619      	mov	r1, r3
 80091f6:	b283      	uxth	r3, r0
 80091f8:	1acb      	subs	r3, r1, r3
 80091fa:	0c00      	lsrs	r0, r0, #16
 80091fc:	4463      	add	r3, ip
 80091fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009202:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009206:	b29b      	uxth	r3, r3
 8009208:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800920c:	4576      	cmp	r6, lr
 800920e:	f849 3b04 	str.w	r3, [r9], #4
 8009212:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009216:	d8e5      	bhi.n	80091e4 <__mdiff+0x88>
 8009218:	1b33      	subs	r3, r6, r4
 800921a:	3b15      	subs	r3, #21
 800921c:	f023 0303 	bic.w	r3, r3, #3
 8009220:	3415      	adds	r4, #21
 8009222:	3304      	adds	r3, #4
 8009224:	42a6      	cmp	r6, r4
 8009226:	bf38      	it	cc
 8009228:	2304      	movcc	r3, #4
 800922a:	441d      	add	r5, r3
 800922c:	445b      	add	r3, fp
 800922e:	461e      	mov	r6, r3
 8009230:	462c      	mov	r4, r5
 8009232:	4544      	cmp	r4, r8
 8009234:	d30e      	bcc.n	8009254 <__mdiff+0xf8>
 8009236:	f108 0103 	add.w	r1, r8, #3
 800923a:	1b49      	subs	r1, r1, r5
 800923c:	f021 0103 	bic.w	r1, r1, #3
 8009240:	3d03      	subs	r5, #3
 8009242:	45a8      	cmp	r8, r5
 8009244:	bf38      	it	cc
 8009246:	2100      	movcc	r1, #0
 8009248:	440b      	add	r3, r1
 800924a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800924e:	b191      	cbz	r1, 8009276 <__mdiff+0x11a>
 8009250:	6117      	str	r7, [r2, #16]
 8009252:	e79d      	b.n	8009190 <__mdiff+0x34>
 8009254:	f854 1b04 	ldr.w	r1, [r4], #4
 8009258:	46e6      	mov	lr, ip
 800925a:	0c08      	lsrs	r0, r1, #16
 800925c:	fa1c fc81 	uxtah	ip, ip, r1
 8009260:	4471      	add	r1, lr
 8009262:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009266:	b289      	uxth	r1, r1
 8009268:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800926c:	f846 1b04 	str.w	r1, [r6], #4
 8009270:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009274:	e7dd      	b.n	8009232 <__mdiff+0xd6>
 8009276:	3f01      	subs	r7, #1
 8009278:	e7e7      	b.n	800924a <__mdiff+0xee>
 800927a:	bf00      	nop
 800927c:	08009f84 	.word	0x08009f84
 8009280:	08009f95 	.word	0x08009f95

08009284 <__d2b>:
 8009284:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009288:	460f      	mov	r7, r1
 800928a:	2101      	movs	r1, #1
 800928c:	ec59 8b10 	vmov	r8, r9, d0
 8009290:	4616      	mov	r6, r2
 8009292:	f7ff fcd5 	bl	8008c40 <_Balloc>
 8009296:	4604      	mov	r4, r0
 8009298:	b930      	cbnz	r0, 80092a8 <__d2b+0x24>
 800929a:	4602      	mov	r2, r0
 800929c:	4b23      	ldr	r3, [pc, #140]	@ (800932c <__d2b+0xa8>)
 800929e:	4824      	ldr	r0, [pc, #144]	@ (8009330 <__d2b+0xac>)
 80092a0:	f240 310f 	movw	r1, #783	@ 0x30f
 80092a4:	f000 fa74 	bl	8009790 <__assert_func>
 80092a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80092ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80092b0:	b10d      	cbz	r5, 80092b6 <__d2b+0x32>
 80092b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092b6:	9301      	str	r3, [sp, #4]
 80092b8:	f1b8 0300 	subs.w	r3, r8, #0
 80092bc:	d023      	beq.n	8009306 <__d2b+0x82>
 80092be:	4668      	mov	r0, sp
 80092c0:	9300      	str	r3, [sp, #0]
 80092c2:	f7ff fd84 	bl	8008dce <__lo0bits>
 80092c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80092ca:	b1d0      	cbz	r0, 8009302 <__d2b+0x7e>
 80092cc:	f1c0 0320 	rsb	r3, r0, #32
 80092d0:	fa02 f303 	lsl.w	r3, r2, r3
 80092d4:	430b      	orrs	r3, r1
 80092d6:	40c2      	lsrs	r2, r0
 80092d8:	6163      	str	r3, [r4, #20]
 80092da:	9201      	str	r2, [sp, #4]
 80092dc:	9b01      	ldr	r3, [sp, #4]
 80092de:	61a3      	str	r3, [r4, #24]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	bf0c      	ite	eq
 80092e4:	2201      	moveq	r2, #1
 80092e6:	2202      	movne	r2, #2
 80092e8:	6122      	str	r2, [r4, #16]
 80092ea:	b1a5      	cbz	r5, 8009316 <__d2b+0x92>
 80092ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80092f0:	4405      	add	r5, r0
 80092f2:	603d      	str	r5, [r7, #0]
 80092f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80092f8:	6030      	str	r0, [r6, #0]
 80092fa:	4620      	mov	r0, r4
 80092fc:	b003      	add	sp, #12
 80092fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009302:	6161      	str	r1, [r4, #20]
 8009304:	e7ea      	b.n	80092dc <__d2b+0x58>
 8009306:	a801      	add	r0, sp, #4
 8009308:	f7ff fd61 	bl	8008dce <__lo0bits>
 800930c:	9b01      	ldr	r3, [sp, #4]
 800930e:	6163      	str	r3, [r4, #20]
 8009310:	3020      	adds	r0, #32
 8009312:	2201      	movs	r2, #1
 8009314:	e7e8      	b.n	80092e8 <__d2b+0x64>
 8009316:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800931a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800931e:	6038      	str	r0, [r7, #0]
 8009320:	6918      	ldr	r0, [r3, #16]
 8009322:	f7ff fd35 	bl	8008d90 <__hi0bits>
 8009326:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800932a:	e7e5      	b.n	80092f8 <__d2b+0x74>
 800932c:	08009f84 	.word	0x08009f84
 8009330:	08009f95 	.word	0x08009f95

08009334 <__ssputs_r>:
 8009334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009338:	688e      	ldr	r6, [r1, #8]
 800933a:	461f      	mov	r7, r3
 800933c:	42be      	cmp	r6, r7
 800933e:	680b      	ldr	r3, [r1, #0]
 8009340:	4682      	mov	sl, r0
 8009342:	460c      	mov	r4, r1
 8009344:	4690      	mov	r8, r2
 8009346:	d82d      	bhi.n	80093a4 <__ssputs_r+0x70>
 8009348:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800934c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009350:	d026      	beq.n	80093a0 <__ssputs_r+0x6c>
 8009352:	6965      	ldr	r5, [r4, #20]
 8009354:	6909      	ldr	r1, [r1, #16]
 8009356:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800935a:	eba3 0901 	sub.w	r9, r3, r1
 800935e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009362:	1c7b      	adds	r3, r7, #1
 8009364:	444b      	add	r3, r9
 8009366:	106d      	asrs	r5, r5, #1
 8009368:	429d      	cmp	r5, r3
 800936a:	bf38      	it	cc
 800936c:	461d      	movcc	r5, r3
 800936e:	0553      	lsls	r3, r2, #21
 8009370:	d527      	bpl.n	80093c2 <__ssputs_r+0x8e>
 8009372:	4629      	mov	r1, r5
 8009374:	f7ff fbd8 	bl	8008b28 <_malloc_r>
 8009378:	4606      	mov	r6, r0
 800937a:	b360      	cbz	r0, 80093d6 <__ssputs_r+0xa2>
 800937c:	6921      	ldr	r1, [r4, #16]
 800937e:	464a      	mov	r2, r9
 8009380:	f7fe fcf7 	bl	8007d72 <memcpy>
 8009384:	89a3      	ldrh	r3, [r4, #12]
 8009386:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800938a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800938e:	81a3      	strh	r3, [r4, #12]
 8009390:	6126      	str	r6, [r4, #16]
 8009392:	6165      	str	r5, [r4, #20]
 8009394:	444e      	add	r6, r9
 8009396:	eba5 0509 	sub.w	r5, r5, r9
 800939a:	6026      	str	r6, [r4, #0]
 800939c:	60a5      	str	r5, [r4, #8]
 800939e:	463e      	mov	r6, r7
 80093a0:	42be      	cmp	r6, r7
 80093a2:	d900      	bls.n	80093a6 <__ssputs_r+0x72>
 80093a4:	463e      	mov	r6, r7
 80093a6:	6820      	ldr	r0, [r4, #0]
 80093a8:	4632      	mov	r2, r6
 80093aa:	4641      	mov	r1, r8
 80093ac:	f000 f9c6 	bl	800973c <memmove>
 80093b0:	68a3      	ldr	r3, [r4, #8]
 80093b2:	1b9b      	subs	r3, r3, r6
 80093b4:	60a3      	str	r3, [r4, #8]
 80093b6:	6823      	ldr	r3, [r4, #0]
 80093b8:	4433      	add	r3, r6
 80093ba:	6023      	str	r3, [r4, #0]
 80093bc:	2000      	movs	r0, #0
 80093be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093c2:	462a      	mov	r2, r5
 80093c4:	f000 fa28 	bl	8009818 <_realloc_r>
 80093c8:	4606      	mov	r6, r0
 80093ca:	2800      	cmp	r0, #0
 80093cc:	d1e0      	bne.n	8009390 <__ssputs_r+0x5c>
 80093ce:	6921      	ldr	r1, [r4, #16]
 80093d0:	4650      	mov	r0, sl
 80093d2:	f7ff fb35 	bl	8008a40 <_free_r>
 80093d6:	230c      	movs	r3, #12
 80093d8:	f8ca 3000 	str.w	r3, [sl]
 80093dc:	89a3      	ldrh	r3, [r4, #12]
 80093de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093e2:	81a3      	strh	r3, [r4, #12]
 80093e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093e8:	e7e9      	b.n	80093be <__ssputs_r+0x8a>
	...

080093ec <_svfiprintf_r>:
 80093ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f0:	4698      	mov	r8, r3
 80093f2:	898b      	ldrh	r3, [r1, #12]
 80093f4:	061b      	lsls	r3, r3, #24
 80093f6:	b09d      	sub	sp, #116	@ 0x74
 80093f8:	4607      	mov	r7, r0
 80093fa:	460d      	mov	r5, r1
 80093fc:	4614      	mov	r4, r2
 80093fe:	d510      	bpl.n	8009422 <_svfiprintf_r+0x36>
 8009400:	690b      	ldr	r3, [r1, #16]
 8009402:	b973      	cbnz	r3, 8009422 <_svfiprintf_r+0x36>
 8009404:	2140      	movs	r1, #64	@ 0x40
 8009406:	f7ff fb8f 	bl	8008b28 <_malloc_r>
 800940a:	6028      	str	r0, [r5, #0]
 800940c:	6128      	str	r0, [r5, #16]
 800940e:	b930      	cbnz	r0, 800941e <_svfiprintf_r+0x32>
 8009410:	230c      	movs	r3, #12
 8009412:	603b      	str	r3, [r7, #0]
 8009414:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009418:	b01d      	add	sp, #116	@ 0x74
 800941a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800941e:	2340      	movs	r3, #64	@ 0x40
 8009420:	616b      	str	r3, [r5, #20]
 8009422:	2300      	movs	r3, #0
 8009424:	9309      	str	r3, [sp, #36]	@ 0x24
 8009426:	2320      	movs	r3, #32
 8009428:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800942c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009430:	2330      	movs	r3, #48	@ 0x30
 8009432:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80095d0 <_svfiprintf_r+0x1e4>
 8009436:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800943a:	f04f 0901 	mov.w	r9, #1
 800943e:	4623      	mov	r3, r4
 8009440:	469a      	mov	sl, r3
 8009442:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009446:	b10a      	cbz	r2, 800944c <_svfiprintf_r+0x60>
 8009448:	2a25      	cmp	r2, #37	@ 0x25
 800944a:	d1f9      	bne.n	8009440 <_svfiprintf_r+0x54>
 800944c:	ebba 0b04 	subs.w	fp, sl, r4
 8009450:	d00b      	beq.n	800946a <_svfiprintf_r+0x7e>
 8009452:	465b      	mov	r3, fp
 8009454:	4622      	mov	r2, r4
 8009456:	4629      	mov	r1, r5
 8009458:	4638      	mov	r0, r7
 800945a:	f7ff ff6b 	bl	8009334 <__ssputs_r>
 800945e:	3001      	adds	r0, #1
 8009460:	f000 80a7 	beq.w	80095b2 <_svfiprintf_r+0x1c6>
 8009464:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009466:	445a      	add	r2, fp
 8009468:	9209      	str	r2, [sp, #36]	@ 0x24
 800946a:	f89a 3000 	ldrb.w	r3, [sl]
 800946e:	2b00      	cmp	r3, #0
 8009470:	f000 809f 	beq.w	80095b2 <_svfiprintf_r+0x1c6>
 8009474:	2300      	movs	r3, #0
 8009476:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800947a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800947e:	f10a 0a01 	add.w	sl, sl, #1
 8009482:	9304      	str	r3, [sp, #16]
 8009484:	9307      	str	r3, [sp, #28]
 8009486:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800948a:	931a      	str	r3, [sp, #104]	@ 0x68
 800948c:	4654      	mov	r4, sl
 800948e:	2205      	movs	r2, #5
 8009490:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009494:	484e      	ldr	r0, [pc, #312]	@ (80095d0 <_svfiprintf_r+0x1e4>)
 8009496:	f7f6 fe9b 	bl	80001d0 <memchr>
 800949a:	9a04      	ldr	r2, [sp, #16]
 800949c:	b9d8      	cbnz	r0, 80094d6 <_svfiprintf_r+0xea>
 800949e:	06d0      	lsls	r0, r2, #27
 80094a0:	bf44      	itt	mi
 80094a2:	2320      	movmi	r3, #32
 80094a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094a8:	0711      	lsls	r1, r2, #28
 80094aa:	bf44      	itt	mi
 80094ac:	232b      	movmi	r3, #43	@ 0x2b
 80094ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094b2:	f89a 3000 	ldrb.w	r3, [sl]
 80094b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80094b8:	d015      	beq.n	80094e6 <_svfiprintf_r+0xfa>
 80094ba:	9a07      	ldr	r2, [sp, #28]
 80094bc:	4654      	mov	r4, sl
 80094be:	2000      	movs	r0, #0
 80094c0:	f04f 0c0a 	mov.w	ip, #10
 80094c4:	4621      	mov	r1, r4
 80094c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094ca:	3b30      	subs	r3, #48	@ 0x30
 80094cc:	2b09      	cmp	r3, #9
 80094ce:	d94b      	bls.n	8009568 <_svfiprintf_r+0x17c>
 80094d0:	b1b0      	cbz	r0, 8009500 <_svfiprintf_r+0x114>
 80094d2:	9207      	str	r2, [sp, #28]
 80094d4:	e014      	b.n	8009500 <_svfiprintf_r+0x114>
 80094d6:	eba0 0308 	sub.w	r3, r0, r8
 80094da:	fa09 f303 	lsl.w	r3, r9, r3
 80094de:	4313      	orrs	r3, r2
 80094e0:	9304      	str	r3, [sp, #16]
 80094e2:	46a2      	mov	sl, r4
 80094e4:	e7d2      	b.n	800948c <_svfiprintf_r+0xa0>
 80094e6:	9b03      	ldr	r3, [sp, #12]
 80094e8:	1d19      	adds	r1, r3, #4
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	9103      	str	r1, [sp, #12]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	bfbb      	ittet	lt
 80094f2:	425b      	neglt	r3, r3
 80094f4:	f042 0202 	orrlt.w	r2, r2, #2
 80094f8:	9307      	strge	r3, [sp, #28]
 80094fa:	9307      	strlt	r3, [sp, #28]
 80094fc:	bfb8      	it	lt
 80094fe:	9204      	strlt	r2, [sp, #16]
 8009500:	7823      	ldrb	r3, [r4, #0]
 8009502:	2b2e      	cmp	r3, #46	@ 0x2e
 8009504:	d10a      	bne.n	800951c <_svfiprintf_r+0x130>
 8009506:	7863      	ldrb	r3, [r4, #1]
 8009508:	2b2a      	cmp	r3, #42	@ 0x2a
 800950a:	d132      	bne.n	8009572 <_svfiprintf_r+0x186>
 800950c:	9b03      	ldr	r3, [sp, #12]
 800950e:	1d1a      	adds	r2, r3, #4
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	9203      	str	r2, [sp, #12]
 8009514:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009518:	3402      	adds	r4, #2
 800951a:	9305      	str	r3, [sp, #20]
 800951c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80095e0 <_svfiprintf_r+0x1f4>
 8009520:	7821      	ldrb	r1, [r4, #0]
 8009522:	2203      	movs	r2, #3
 8009524:	4650      	mov	r0, sl
 8009526:	f7f6 fe53 	bl	80001d0 <memchr>
 800952a:	b138      	cbz	r0, 800953c <_svfiprintf_r+0x150>
 800952c:	9b04      	ldr	r3, [sp, #16]
 800952e:	eba0 000a 	sub.w	r0, r0, sl
 8009532:	2240      	movs	r2, #64	@ 0x40
 8009534:	4082      	lsls	r2, r0
 8009536:	4313      	orrs	r3, r2
 8009538:	3401      	adds	r4, #1
 800953a:	9304      	str	r3, [sp, #16]
 800953c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009540:	4824      	ldr	r0, [pc, #144]	@ (80095d4 <_svfiprintf_r+0x1e8>)
 8009542:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009546:	2206      	movs	r2, #6
 8009548:	f7f6 fe42 	bl	80001d0 <memchr>
 800954c:	2800      	cmp	r0, #0
 800954e:	d036      	beq.n	80095be <_svfiprintf_r+0x1d2>
 8009550:	4b21      	ldr	r3, [pc, #132]	@ (80095d8 <_svfiprintf_r+0x1ec>)
 8009552:	bb1b      	cbnz	r3, 800959c <_svfiprintf_r+0x1b0>
 8009554:	9b03      	ldr	r3, [sp, #12]
 8009556:	3307      	adds	r3, #7
 8009558:	f023 0307 	bic.w	r3, r3, #7
 800955c:	3308      	adds	r3, #8
 800955e:	9303      	str	r3, [sp, #12]
 8009560:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009562:	4433      	add	r3, r6
 8009564:	9309      	str	r3, [sp, #36]	@ 0x24
 8009566:	e76a      	b.n	800943e <_svfiprintf_r+0x52>
 8009568:	fb0c 3202 	mla	r2, ip, r2, r3
 800956c:	460c      	mov	r4, r1
 800956e:	2001      	movs	r0, #1
 8009570:	e7a8      	b.n	80094c4 <_svfiprintf_r+0xd8>
 8009572:	2300      	movs	r3, #0
 8009574:	3401      	adds	r4, #1
 8009576:	9305      	str	r3, [sp, #20]
 8009578:	4619      	mov	r1, r3
 800957a:	f04f 0c0a 	mov.w	ip, #10
 800957e:	4620      	mov	r0, r4
 8009580:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009584:	3a30      	subs	r2, #48	@ 0x30
 8009586:	2a09      	cmp	r2, #9
 8009588:	d903      	bls.n	8009592 <_svfiprintf_r+0x1a6>
 800958a:	2b00      	cmp	r3, #0
 800958c:	d0c6      	beq.n	800951c <_svfiprintf_r+0x130>
 800958e:	9105      	str	r1, [sp, #20]
 8009590:	e7c4      	b.n	800951c <_svfiprintf_r+0x130>
 8009592:	fb0c 2101 	mla	r1, ip, r1, r2
 8009596:	4604      	mov	r4, r0
 8009598:	2301      	movs	r3, #1
 800959a:	e7f0      	b.n	800957e <_svfiprintf_r+0x192>
 800959c:	ab03      	add	r3, sp, #12
 800959e:	9300      	str	r3, [sp, #0]
 80095a0:	462a      	mov	r2, r5
 80095a2:	4b0e      	ldr	r3, [pc, #56]	@ (80095dc <_svfiprintf_r+0x1f0>)
 80095a4:	a904      	add	r1, sp, #16
 80095a6:	4638      	mov	r0, r7
 80095a8:	f7fd fe14 	bl	80071d4 <_printf_float>
 80095ac:	1c42      	adds	r2, r0, #1
 80095ae:	4606      	mov	r6, r0
 80095b0:	d1d6      	bne.n	8009560 <_svfiprintf_r+0x174>
 80095b2:	89ab      	ldrh	r3, [r5, #12]
 80095b4:	065b      	lsls	r3, r3, #25
 80095b6:	f53f af2d 	bmi.w	8009414 <_svfiprintf_r+0x28>
 80095ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80095bc:	e72c      	b.n	8009418 <_svfiprintf_r+0x2c>
 80095be:	ab03      	add	r3, sp, #12
 80095c0:	9300      	str	r3, [sp, #0]
 80095c2:	462a      	mov	r2, r5
 80095c4:	4b05      	ldr	r3, [pc, #20]	@ (80095dc <_svfiprintf_r+0x1f0>)
 80095c6:	a904      	add	r1, sp, #16
 80095c8:	4638      	mov	r0, r7
 80095ca:	f7fe f89b 	bl	8007704 <_printf_i>
 80095ce:	e7ed      	b.n	80095ac <_svfiprintf_r+0x1c0>
 80095d0:	08009fee 	.word	0x08009fee
 80095d4:	08009ff8 	.word	0x08009ff8
 80095d8:	080071d5 	.word	0x080071d5
 80095dc:	08009335 	.word	0x08009335
 80095e0:	08009ff4 	.word	0x08009ff4

080095e4 <__sflush_r>:
 80095e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80095e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095ec:	0716      	lsls	r6, r2, #28
 80095ee:	4605      	mov	r5, r0
 80095f0:	460c      	mov	r4, r1
 80095f2:	d454      	bmi.n	800969e <__sflush_r+0xba>
 80095f4:	684b      	ldr	r3, [r1, #4]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	dc02      	bgt.n	8009600 <__sflush_r+0x1c>
 80095fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	dd48      	ble.n	8009692 <__sflush_r+0xae>
 8009600:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009602:	2e00      	cmp	r6, #0
 8009604:	d045      	beq.n	8009692 <__sflush_r+0xae>
 8009606:	2300      	movs	r3, #0
 8009608:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800960c:	682f      	ldr	r7, [r5, #0]
 800960e:	6a21      	ldr	r1, [r4, #32]
 8009610:	602b      	str	r3, [r5, #0]
 8009612:	d030      	beq.n	8009676 <__sflush_r+0x92>
 8009614:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009616:	89a3      	ldrh	r3, [r4, #12]
 8009618:	0759      	lsls	r1, r3, #29
 800961a:	d505      	bpl.n	8009628 <__sflush_r+0x44>
 800961c:	6863      	ldr	r3, [r4, #4]
 800961e:	1ad2      	subs	r2, r2, r3
 8009620:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009622:	b10b      	cbz	r3, 8009628 <__sflush_r+0x44>
 8009624:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009626:	1ad2      	subs	r2, r2, r3
 8009628:	2300      	movs	r3, #0
 800962a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800962c:	6a21      	ldr	r1, [r4, #32]
 800962e:	4628      	mov	r0, r5
 8009630:	47b0      	blx	r6
 8009632:	1c43      	adds	r3, r0, #1
 8009634:	89a3      	ldrh	r3, [r4, #12]
 8009636:	d106      	bne.n	8009646 <__sflush_r+0x62>
 8009638:	6829      	ldr	r1, [r5, #0]
 800963a:	291d      	cmp	r1, #29
 800963c:	d82b      	bhi.n	8009696 <__sflush_r+0xb2>
 800963e:	4a2a      	ldr	r2, [pc, #168]	@ (80096e8 <__sflush_r+0x104>)
 8009640:	40ca      	lsrs	r2, r1
 8009642:	07d6      	lsls	r6, r2, #31
 8009644:	d527      	bpl.n	8009696 <__sflush_r+0xb2>
 8009646:	2200      	movs	r2, #0
 8009648:	6062      	str	r2, [r4, #4]
 800964a:	04d9      	lsls	r1, r3, #19
 800964c:	6922      	ldr	r2, [r4, #16]
 800964e:	6022      	str	r2, [r4, #0]
 8009650:	d504      	bpl.n	800965c <__sflush_r+0x78>
 8009652:	1c42      	adds	r2, r0, #1
 8009654:	d101      	bne.n	800965a <__sflush_r+0x76>
 8009656:	682b      	ldr	r3, [r5, #0]
 8009658:	b903      	cbnz	r3, 800965c <__sflush_r+0x78>
 800965a:	6560      	str	r0, [r4, #84]	@ 0x54
 800965c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800965e:	602f      	str	r7, [r5, #0]
 8009660:	b1b9      	cbz	r1, 8009692 <__sflush_r+0xae>
 8009662:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009666:	4299      	cmp	r1, r3
 8009668:	d002      	beq.n	8009670 <__sflush_r+0x8c>
 800966a:	4628      	mov	r0, r5
 800966c:	f7ff f9e8 	bl	8008a40 <_free_r>
 8009670:	2300      	movs	r3, #0
 8009672:	6363      	str	r3, [r4, #52]	@ 0x34
 8009674:	e00d      	b.n	8009692 <__sflush_r+0xae>
 8009676:	2301      	movs	r3, #1
 8009678:	4628      	mov	r0, r5
 800967a:	47b0      	blx	r6
 800967c:	4602      	mov	r2, r0
 800967e:	1c50      	adds	r0, r2, #1
 8009680:	d1c9      	bne.n	8009616 <__sflush_r+0x32>
 8009682:	682b      	ldr	r3, [r5, #0]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d0c6      	beq.n	8009616 <__sflush_r+0x32>
 8009688:	2b1d      	cmp	r3, #29
 800968a:	d001      	beq.n	8009690 <__sflush_r+0xac>
 800968c:	2b16      	cmp	r3, #22
 800968e:	d11e      	bne.n	80096ce <__sflush_r+0xea>
 8009690:	602f      	str	r7, [r5, #0]
 8009692:	2000      	movs	r0, #0
 8009694:	e022      	b.n	80096dc <__sflush_r+0xf8>
 8009696:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800969a:	b21b      	sxth	r3, r3
 800969c:	e01b      	b.n	80096d6 <__sflush_r+0xf2>
 800969e:	690f      	ldr	r7, [r1, #16]
 80096a0:	2f00      	cmp	r7, #0
 80096a2:	d0f6      	beq.n	8009692 <__sflush_r+0xae>
 80096a4:	0793      	lsls	r3, r2, #30
 80096a6:	680e      	ldr	r6, [r1, #0]
 80096a8:	bf08      	it	eq
 80096aa:	694b      	ldreq	r3, [r1, #20]
 80096ac:	600f      	str	r7, [r1, #0]
 80096ae:	bf18      	it	ne
 80096b0:	2300      	movne	r3, #0
 80096b2:	eba6 0807 	sub.w	r8, r6, r7
 80096b6:	608b      	str	r3, [r1, #8]
 80096b8:	f1b8 0f00 	cmp.w	r8, #0
 80096bc:	dde9      	ble.n	8009692 <__sflush_r+0xae>
 80096be:	6a21      	ldr	r1, [r4, #32]
 80096c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80096c2:	4643      	mov	r3, r8
 80096c4:	463a      	mov	r2, r7
 80096c6:	4628      	mov	r0, r5
 80096c8:	47b0      	blx	r6
 80096ca:	2800      	cmp	r0, #0
 80096cc:	dc08      	bgt.n	80096e0 <__sflush_r+0xfc>
 80096ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096d6:	81a3      	strh	r3, [r4, #12]
 80096d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80096dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096e0:	4407      	add	r7, r0
 80096e2:	eba8 0800 	sub.w	r8, r8, r0
 80096e6:	e7e7      	b.n	80096b8 <__sflush_r+0xd4>
 80096e8:	20400001 	.word	0x20400001

080096ec <_fflush_r>:
 80096ec:	b538      	push	{r3, r4, r5, lr}
 80096ee:	690b      	ldr	r3, [r1, #16]
 80096f0:	4605      	mov	r5, r0
 80096f2:	460c      	mov	r4, r1
 80096f4:	b913      	cbnz	r3, 80096fc <_fflush_r+0x10>
 80096f6:	2500      	movs	r5, #0
 80096f8:	4628      	mov	r0, r5
 80096fa:	bd38      	pop	{r3, r4, r5, pc}
 80096fc:	b118      	cbz	r0, 8009706 <_fflush_r+0x1a>
 80096fe:	6a03      	ldr	r3, [r0, #32]
 8009700:	b90b      	cbnz	r3, 8009706 <_fflush_r+0x1a>
 8009702:	f7fe f9a9 	bl	8007a58 <__sinit>
 8009706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d0f3      	beq.n	80096f6 <_fflush_r+0xa>
 800970e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009710:	07d0      	lsls	r0, r2, #31
 8009712:	d404      	bmi.n	800971e <_fflush_r+0x32>
 8009714:	0599      	lsls	r1, r3, #22
 8009716:	d402      	bmi.n	800971e <_fflush_r+0x32>
 8009718:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800971a:	f7fe fb28 	bl	8007d6e <__retarget_lock_acquire_recursive>
 800971e:	4628      	mov	r0, r5
 8009720:	4621      	mov	r1, r4
 8009722:	f7ff ff5f 	bl	80095e4 <__sflush_r>
 8009726:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009728:	07da      	lsls	r2, r3, #31
 800972a:	4605      	mov	r5, r0
 800972c:	d4e4      	bmi.n	80096f8 <_fflush_r+0xc>
 800972e:	89a3      	ldrh	r3, [r4, #12]
 8009730:	059b      	lsls	r3, r3, #22
 8009732:	d4e1      	bmi.n	80096f8 <_fflush_r+0xc>
 8009734:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009736:	f7fe fb1b 	bl	8007d70 <__retarget_lock_release_recursive>
 800973a:	e7dd      	b.n	80096f8 <_fflush_r+0xc>

0800973c <memmove>:
 800973c:	4288      	cmp	r0, r1
 800973e:	b510      	push	{r4, lr}
 8009740:	eb01 0402 	add.w	r4, r1, r2
 8009744:	d902      	bls.n	800974c <memmove+0x10>
 8009746:	4284      	cmp	r4, r0
 8009748:	4623      	mov	r3, r4
 800974a:	d807      	bhi.n	800975c <memmove+0x20>
 800974c:	1e43      	subs	r3, r0, #1
 800974e:	42a1      	cmp	r1, r4
 8009750:	d008      	beq.n	8009764 <memmove+0x28>
 8009752:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009756:	f803 2f01 	strb.w	r2, [r3, #1]!
 800975a:	e7f8      	b.n	800974e <memmove+0x12>
 800975c:	4402      	add	r2, r0
 800975e:	4601      	mov	r1, r0
 8009760:	428a      	cmp	r2, r1
 8009762:	d100      	bne.n	8009766 <memmove+0x2a>
 8009764:	bd10      	pop	{r4, pc}
 8009766:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800976a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800976e:	e7f7      	b.n	8009760 <memmove+0x24>

08009770 <_sbrk_r>:
 8009770:	b538      	push	{r3, r4, r5, lr}
 8009772:	4d06      	ldr	r5, [pc, #24]	@ (800978c <_sbrk_r+0x1c>)
 8009774:	2300      	movs	r3, #0
 8009776:	4604      	mov	r4, r0
 8009778:	4608      	mov	r0, r1
 800977a:	602b      	str	r3, [r5, #0]
 800977c:	f7f8 f98e 	bl	8001a9c <_sbrk>
 8009780:	1c43      	adds	r3, r0, #1
 8009782:	d102      	bne.n	800978a <_sbrk_r+0x1a>
 8009784:	682b      	ldr	r3, [r5, #0]
 8009786:	b103      	cbz	r3, 800978a <_sbrk_r+0x1a>
 8009788:	6023      	str	r3, [r4, #0]
 800978a:	bd38      	pop	{r3, r4, r5, pc}
 800978c:	2000448c 	.word	0x2000448c

08009790 <__assert_func>:
 8009790:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009792:	4614      	mov	r4, r2
 8009794:	461a      	mov	r2, r3
 8009796:	4b09      	ldr	r3, [pc, #36]	@ (80097bc <__assert_func+0x2c>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	4605      	mov	r5, r0
 800979c:	68d8      	ldr	r0, [r3, #12]
 800979e:	b14c      	cbz	r4, 80097b4 <__assert_func+0x24>
 80097a0:	4b07      	ldr	r3, [pc, #28]	@ (80097c0 <__assert_func+0x30>)
 80097a2:	9100      	str	r1, [sp, #0]
 80097a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80097a8:	4906      	ldr	r1, [pc, #24]	@ (80097c4 <__assert_func+0x34>)
 80097aa:	462b      	mov	r3, r5
 80097ac:	f000 f870 	bl	8009890 <fiprintf>
 80097b0:	f000 f880 	bl	80098b4 <abort>
 80097b4:	4b04      	ldr	r3, [pc, #16]	@ (80097c8 <__assert_func+0x38>)
 80097b6:	461c      	mov	r4, r3
 80097b8:	e7f3      	b.n	80097a2 <__assert_func+0x12>
 80097ba:	bf00      	nop
 80097bc:	2000001c 	.word	0x2000001c
 80097c0:	0800a009 	.word	0x0800a009
 80097c4:	0800a016 	.word	0x0800a016
 80097c8:	0800a044 	.word	0x0800a044

080097cc <_calloc_r>:
 80097cc:	b570      	push	{r4, r5, r6, lr}
 80097ce:	fba1 5402 	umull	r5, r4, r1, r2
 80097d2:	b934      	cbnz	r4, 80097e2 <_calloc_r+0x16>
 80097d4:	4629      	mov	r1, r5
 80097d6:	f7ff f9a7 	bl	8008b28 <_malloc_r>
 80097da:	4606      	mov	r6, r0
 80097dc:	b928      	cbnz	r0, 80097ea <_calloc_r+0x1e>
 80097de:	4630      	mov	r0, r6
 80097e0:	bd70      	pop	{r4, r5, r6, pc}
 80097e2:	220c      	movs	r2, #12
 80097e4:	6002      	str	r2, [r0, #0]
 80097e6:	2600      	movs	r6, #0
 80097e8:	e7f9      	b.n	80097de <_calloc_r+0x12>
 80097ea:	462a      	mov	r2, r5
 80097ec:	4621      	mov	r1, r4
 80097ee:	f7fe f9e2 	bl	8007bb6 <memset>
 80097f2:	e7f4      	b.n	80097de <_calloc_r+0x12>

080097f4 <__ascii_mbtowc>:
 80097f4:	b082      	sub	sp, #8
 80097f6:	b901      	cbnz	r1, 80097fa <__ascii_mbtowc+0x6>
 80097f8:	a901      	add	r1, sp, #4
 80097fa:	b142      	cbz	r2, 800980e <__ascii_mbtowc+0x1a>
 80097fc:	b14b      	cbz	r3, 8009812 <__ascii_mbtowc+0x1e>
 80097fe:	7813      	ldrb	r3, [r2, #0]
 8009800:	600b      	str	r3, [r1, #0]
 8009802:	7812      	ldrb	r2, [r2, #0]
 8009804:	1e10      	subs	r0, r2, #0
 8009806:	bf18      	it	ne
 8009808:	2001      	movne	r0, #1
 800980a:	b002      	add	sp, #8
 800980c:	4770      	bx	lr
 800980e:	4610      	mov	r0, r2
 8009810:	e7fb      	b.n	800980a <__ascii_mbtowc+0x16>
 8009812:	f06f 0001 	mvn.w	r0, #1
 8009816:	e7f8      	b.n	800980a <__ascii_mbtowc+0x16>

08009818 <_realloc_r>:
 8009818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800981c:	4607      	mov	r7, r0
 800981e:	4614      	mov	r4, r2
 8009820:	460d      	mov	r5, r1
 8009822:	b921      	cbnz	r1, 800982e <_realloc_r+0x16>
 8009824:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009828:	4611      	mov	r1, r2
 800982a:	f7ff b97d 	b.w	8008b28 <_malloc_r>
 800982e:	b92a      	cbnz	r2, 800983c <_realloc_r+0x24>
 8009830:	f7ff f906 	bl	8008a40 <_free_r>
 8009834:	4625      	mov	r5, r4
 8009836:	4628      	mov	r0, r5
 8009838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800983c:	f000 f841 	bl	80098c2 <_malloc_usable_size_r>
 8009840:	4284      	cmp	r4, r0
 8009842:	4606      	mov	r6, r0
 8009844:	d802      	bhi.n	800984c <_realloc_r+0x34>
 8009846:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800984a:	d8f4      	bhi.n	8009836 <_realloc_r+0x1e>
 800984c:	4621      	mov	r1, r4
 800984e:	4638      	mov	r0, r7
 8009850:	f7ff f96a 	bl	8008b28 <_malloc_r>
 8009854:	4680      	mov	r8, r0
 8009856:	b908      	cbnz	r0, 800985c <_realloc_r+0x44>
 8009858:	4645      	mov	r5, r8
 800985a:	e7ec      	b.n	8009836 <_realloc_r+0x1e>
 800985c:	42b4      	cmp	r4, r6
 800985e:	4622      	mov	r2, r4
 8009860:	4629      	mov	r1, r5
 8009862:	bf28      	it	cs
 8009864:	4632      	movcs	r2, r6
 8009866:	f7fe fa84 	bl	8007d72 <memcpy>
 800986a:	4629      	mov	r1, r5
 800986c:	4638      	mov	r0, r7
 800986e:	f7ff f8e7 	bl	8008a40 <_free_r>
 8009872:	e7f1      	b.n	8009858 <_realloc_r+0x40>

08009874 <__ascii_wctomb>:
 8009874:	4603      	mov	r3, r0
 8009876:	4608      	mov	r0, r1
 8009878:	b141      	cbz	r1, 800988c <__ascii_wctomb+0x18>
 800987a:	2aff      	cmp	r2, #255	@ 0xff
 800987c:	d904      	bls.n	8009888 <__ascii_wctomb+0x14>
 800987e:	228a      	movs	r2, #138	@ 0x8a
 8009880:	601a      	str	r2, [r3, #0]
 8009882:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009886:	4770      	bx	lr
 8009888:	700a      	strb	r2, [r1, #0]
 800988a:	2001      	movs	r0, #1
 800988c:	4770      	bx	lr
	...

08009890 <fiprintf>:
 8009890:	b40e      	push	{r1, r2, r3}
 8009892:	b503      	push	{r0, r1, lr}
 8009894:	4601      	mov	r1, r0
 8009896:	ab03      	add	r3, sp, #12
 8009898:	4805      	ldr	r0, [pc, #20]	@ (80098b0 <fiprintf+0x20>)
 800989a:	f853 2b04 	ldr.w	r2, [r3], #4
 800989e:	6800      	ldr	r0, [r0, #0]
 80098a0:	9301      	str	r3, [sp, #4]
 80098a2:	f000 f83f 	bl	8009924 <_vfiprintf_r>
 80098a6:	b002      	add	sp, #8
 80098a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80098ac:	b003      	add	sp, #12
 80098ae:	4770      	bx	lr
 80098b0:	2000001c 	.word	0x2000001c

080098b4 <abort>:
 80098b4:	b508      	push	{r3, lr}
 80098b6:	2006      	movs	r0, #6
 80098b8:	f000 fa08 	bl	8009ccc <raise>
 80098bc:	2001      	movs	r0, #1
 80098be:	f7f8 f875 	bl	80019ac <_exit>

080098c2 <_malloc_usable_size_r>:
 80098c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098c6:	1f18      	subs	r0, r3, #4
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	bfbc      	itt	lt
 80098cc:	580b      	ldrlt	r3, [r1, r0]
 80098ce:	18c0      	addlt	r0, r0, r3
 80098d0:	4770      	bx	lr

080098d2 <__sfputc_r>:
 80098d2:	6893      	ldr	r3, [r2, #8]
 80098d4:	3b01      	subs	r3, #1
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	b410      	push	{r4}
 80098da:	6093      	str	r3, [r2, #8]
 80098dc:	da08      	bge.n	80098f0 <__sfputc_r+0x1e>
 80098de:	6994      	ldr	r4, [r2, #24]
 80098e0:	42a3      	cmp	r3, r4
 80098e2:	db01      	blt.n	80098e8 <__sfputc_r+0x16>
 80098e4:	290a      	cmp	r1, #10
 80098e6:	d103      	bne.n	80098f0 <__sfputc_r+0x1e>
 80098e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098ec:	f000 b932 	b.w	8009b54 <__swbuf_r>
 80098f0:	6813      	ldr	r3, [r2, #0]
 80098f2:	1c58      	adds	r0, r3, #1
 80098f4:	6010      	str	r0, [r2, #0]
 80098f6:	7019      	strb	r1, [r3, #0]
 80098f8:	4608      	mov	r0, r1
 80098fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098fe:	4770      	bx	lr

08009900 <__sfputs_r>:
 8009900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009902:	4606      	mov	r6, r0
 8009904:	460f      	mov	r7, r1
 8009906:	4614      	mov	r4, r2
 8009908:	18d5      	adds	r5, r2, r3
 800990a:	42ac      	cmp	r4, r5
 800990c:	d101      	bne.n	8009912 <__sfputs_r+0x12>
 800990e:	2000      	movs	r0, #0
 8009910:	e007      	b.n	8009922 <__sfputs_r+0x22>
 8009912:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009916:	463a      	mov	r2, r7
 8009918:	4630      	mov	r0, r6
 800991a:	f7ff ffda 	bl	80098d2 <__sfputc_r>
 800991e:	1c43      	adds	r3, r0, #1
 8009920:	d1f3      	bne.n	800990a <__sfputs_r+0xa>
 8009922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009924 <_vfiprintf_r>:
 8009924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009928:	460d      	mov	r5, r1
 800992a:	b09d      	sub	sp, #116	@ 0x74
 800992c:	4614      	mov	r4, r2
 800992e:	4698      	mov	r8, r3
 8009930:	4606      	mov	r6, r0
 8009932:	b118      	cbz	r0, 800993c <_vfiprintf_r+0x18>
 8009934:	6a03      	ldr	r3, [r0, #32]
 8009936:	b90b      	cbnz	r3, 800993c <_vfiprintf_r+0x18>
 8009938:	f7fe f88e 	bl	8007a58 <__sinit>
 800993c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800993e:	07d9      	lsls	r1, r3, #31
 8009940:	d405      	bmi.n	800994e <_vfiprintf_r+0x2a>
 8009942:	89ab      	ldrh	r3, [r5, #12]
 8009944:	059a      	lsls	r2, r3, #22
 8009946:	d402      	bmi.n	800994e <_vfiprintf_r+0x2a>
 8009948:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800994a:	f7fe fa10 	bl	8007d6e <__retarget_lock_acquire_recursive>
 800994e:	89ab      	ldrh	r3, [r5, #12]
 8009950:	071b      	lsls	r3, r3, #28
 8009952:	d501      	bpl.n	8009958 <_vfiprintf_r+0x34>
 8009954:	692b      	ldr	r3, [r5, #16]
 8009956:	b99b      	cbnz	r3, 8009980 <_vfiprintf_r+0x5c>
 8009958:	4629      	mov	r1, r5
 800995a:	4630      	mov	r0, r6
 800995c:	f000 f938 	bl	8009bd0 <__swsetup_r>
 8009960:	b170      	cbz	r0, 8009980 <_vfiprintf_r+0x5c>
 8009962:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009964:	07dc      	lsls	r4, r3, #31
 8009966:	d504      	bpl.n	8009972 <_vfiprintf_r+0x4e>
 8009968:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800996c:	b01d      	add	sp, #116	@ 0x74
 800996e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009972:	89ab      	ldrh	r3, [r5, #12]
 8009974:	0598      	lsls	r0, r3, #22
 8009976:	d4f7      	bmi.n	8009968 <_vfiprintf_r+0x44>
 8009978:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800997a:	f7fe f9f9 	bl	8007d70 <__retarget_lock_release_recursive>
 800997e:	e7f3      	b.n	8009968 <_vfiprintf_r+0x44>
 8009980:	2300      	movs	r3, #0
 8009982:	9309      	str	r3, [sp, #36]	@ 0x24
 8009984:	2320      	movs	r3, #32
 8009986:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800998a:	f8cd 800c 	str.w	r8, [sp, #12]
 800998e:	2330      	movs	r3, #48	@ 0x30
 8009990:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009b40 <_vfiprintf_r+0x21c>
 8009994:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009998:	f04f 0901 	mov.w	r9, #1
 800999c:	4623      	mov	r3, r4
 800999e:	469a      	mov	sl, r3
 80099a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099a4:	b10a      	cbz	r2, 80099aa <_vfiprintf_r+0x86>
 80099a6:	2a25      	cmp	r2, #37	@ 0x25
 80099a8:	d1f9      	bne.n	800999e <_vfiprintf_r+0x7a>
 80099aa:	ebba 0b04 	subs.w	fp, sl, r4
 80099ae:	d00b      	beq.n	80099c8 <_vfiprintf_r+0xa4>
 80099b0:	465b      	mov	r3, fp
 80099b2:	4622      	mov	r2, r4
 80099b4:	4629      	mov	r1, r5
 80099b6:	4630      	mov	r0, r6
 80099b8:	f7ff ffa2 	bl	8009900 <__sfputs_r>
 80099bc:	3001      	adds	r0, #1
 80099be:	f000 80a7 	beq.w	8009b10 <_vfiprintf_r+0x1ec>
 80099c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099c4:	445a      	add	r2, fp
 80099c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80099c8:	f89a 3000 	ldrb.w	r3, [sl]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f000 809f 	beq.w	8009b10 <_vfiprintf_r+0x1ec>
 80099d2:	2300      	movs	r3, #0
 80099d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80099d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099dc:	f10a 0a01 	add.w	sl, sl, #1
 80099e0:	9304      	str	r3, [sp, #16]
 80099e2:	9307      	str	r3, [sp, #28]
 80099e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80099e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80099ea:	4654      	mov	r4, sl
 80099ec:	2205      	movs	r2, #5
 80099ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099f2:	4853      	ldr	r0, [pc, #332]	@ (8009b40 <_vfiprintf_r+0x21c>)
 80099f4:	f7f6 fbec 	bl	80001d0 <memchr>
 80099f8:	9a04      	ldr	r2, [sp, #16]
 80099fa:	b9d8      	cbnz	r0, 8009a34 <_vfiprintf_r+0x110>
 80099fc:	06d1      	lsls	r1, r2, #27
 80099fe:	bf44      	itt	mi
 8009a00:	2320      	movmi	r3, #32
 8009a02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a06:	0713      	lsls	r3, r2, #28
 8009a08:	bf44      	itt	mi
 8009a0a:	232b      	movmi	r3, #43	@ 0x2b
 8009a0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a10:	f89a 3000 	ldrb.w	r3, [sl]
 8009a14:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a16:	d015      	beq.n	8009a44 <_vfiprintf_r+0x120>
 8009a18:	9a07      	ldr	r2, [sp, #28]
 8009a1a:	4654      	mov	r4, sl
 8009a1c:	2000      	movs	r0, #0
 8009a1e:	f04f 0c0a 	mov.w	ip, #10
 8009a22:	4621      	mov	r1, r4
 8009a24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a28:	3b30      	subs	r3, #48	@ 0x30
 8009a2a:	2b09      	cmp	r3, #9
 8009a2c:	d94b      	bls.n	8009ac6 <_vfiprintf_r+0x1a2>
 8009a2e:	b1b0      	cbz	r0, 8009a5e <_vfiprintf_r+0x13a>
 8009a30:	9207      	str	r2, [sp, #28]
 8009a32:	e014      	b.n	8009a5e <_vfiprintf_r+0x13a>
 8009a34:	eba0 0308 	sub.w	r3, r0, r8
 8009a38:	fa09 f303 	lsl.w	r3, r9, r3
 8009a3c:	4313      	orrs	r3, r2
 8009a3e:	9304      	str	r3, [sp, #16]
 8009a40:	46a2      	mov	sl, r4
 8009a42:	e7d2      	b.n	80099ea <_vfiprintf_r+0xc6>
 8009a44:	9b03      	ldr	r3, [sp, #12]
 8009a46:	1d19      	adds	r1, r3, #4
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	9103      	str	r1, [sp, #12]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	bfbb      	ittet	lt
 8009a50:	425b      	neglt	r3, r3
 8009a52:	f042 0202 	orrlt.w	r2, r2, #2
 8009a56:	9307      	strge	r3, [sp, #28]
 8009a58:	9307      	strlt	r3, [sp, #28]
 8009a5a:	bfb8      	it	lt
 8009a5c:	9204      	strlt	r2, [sp, #16]
 8009a5e:	7823      	ldrb	r3, [r4, #0]
 8009a60:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a62:	d10a      	bne.n	8009a7a <_vfiprintf_r+0x156>
 8009a64:	7863      	ldrb	r3, [r4, #1]
 8009a66:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a68:	d132      	bne.n	8009ad0 <_vfiprintf_r+0x1ac>
 8009a6a:	9b03      	ldr	r3, [sp, #12]
 8009a6c:	1d1a      	adds	r2, r3, #4
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	9203      	str	r2, [sp, #12]
 8009a72:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a76:	3402      	adds	r4, #2
 8009a78:	9305      	str	r3, [sp, #20]
 8009a7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009b50 <_vfiprintf_r+0x22c>
 8009a7e:	7821      	ldrb	r1, [r4, #0]
 8009a80:	2203      	movs	r2, #3
 8009a82:	4650      	mov	r0, sl
 8009a84:	f7f6 fba4 	bl	80001d0 <memchr>
 8009a88:	b138      	cbz	r0, 8009a9a <_vfiprintf_r+0x176>
 8009a8a:	9b04      	ldr	r3, [sp, #16]
 8009a8c:	eba0 000a 	sub.w	r0, r0, sl
 8009a90:	2240      	movs	r2, #64	@ 0x40
 8009a92:	4082      	lsls	r2, r0
 8009a94:	4313      	orrs	r3, r2
 8009a96:	3401      	adds	r4, #1
 8009a98:	9304      	str	r3, [sp, #16]
 8009a9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a9e:	4829      	ldr	r0, [pc, #164]	@ (8009b44 <_vfiprintf_r+0x220>)
 8009aa0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009aa4:	2206      	movs	r2, #6
 8009aa6:	f7f6 fb93 	bl	80001d0 <memchr>
 8009aaa:	2800      	cmp	r0, #0
 8009aac:	d03f      	beq.n	8009b2e <_vfiprintf_r+0x20a>
 8009aae:	4b26      	ldr	r3, [pc, #152]	@ (8009b48 <_vfiprintf_r+0x224>)
 8009ab0:	bb1b      	cbnz	r3, 8009afa <_vfiprintf_r+0x1d6>
 8009ab2:	9b03      	ldr	r3, [sp, #12]
 8009ab4:	3307      	adds	r3, #7
 8009ab6:	f023 0307 	bic.w	r3, r3, #7
 8009aba:	3308      	adds	r3, #8
 8009abc:	9303      	str	r3, [sp, #12]
 8009abe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ac0:	443b      	add	r3, r7
 8009ac2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ac4:	e76a      	b.n	800999c <_vfiprintf_r+0x78>
 8009ac6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009aca:	460c      	mov	r4, r1
 8009acc:	2001      	movs	r0, #1
 8009ace:	e7a8      	b.n	8009a22 <_vfiprintf_r+0xfe>
 8009ad0:	2300      	movs	r3, #0
 8009ad2:	3401      	adds	r4, #1
 8009ad4:	9305      	str	r3, [sp, #20]
 8009ad6:	4619      	mov	r1, r3
 8009ad8:	f04f 0c0a 	mov.w	ip, #10
 8009adc:	4620      	mov	r0, r4
 8009ade:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ae2:	3a30      	subs	r2, #48	@ 0x30
 8009ae4:	2a09      	cmp	r2, #9
 8009ae6:	d903      	bls.n	8009af0 <_vfiprintf_r+0x1cc>
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d0c6      	beq.n	8009a7a <_vfiprintf_r+0x156>
 8009aec:	9105      	str	r1, [sp, #20]
 8009aee:	e7c4      	b.n	8009a7a <_vfiprintf_r+0x156>
 8009af0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009af4:	4604      	mov	r4, r0
 8009af6:	2301      	movs	r3, #1
 8009af8:	e7f0      	b.n	8009adc <_vfiprintf_r+0x1b8>
 8009afa:	ab03      	add	r3, sp, #12
 8009afc:	9300      	str	r3, [sp, #0]
 8009afe:	462a      	mov	r2, r5
 8009b00:	4b12      	ldr	r3, [pc, #72]	@ (8009b4c <_vfiprintf_r+0x228>)
 8009b02:	a904      	add	r1, sp, #16
 8009b04:	4630      	mov	r0, r6
 8009b06:	f7fd fb65 	bl	80071d4 <_printf_float>
 8009b0a:	4607      	mov	r7, r0
 8009b0c:	1c78      	adds	r0, r7, #1
 8009b0e:	d1d6      	bne.n	8009abe <_vfiprintf_r+0x19a>
 8009b10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b12:	07d9      	lsls	r1, r3, #31
 8009b14:	d405      	bmi.n	8009b22 <_vfiprintf_r+0x1fe>
 8009b16:	89ab      	ldrh	r3, [r5, #12]
 8009b18:	059a      	lsls	r2, r3, #22
 8009b1a:	d402      	bmi.n	8009b22 <_vfiprintf_r+0x1fe>
 8009b1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b1e:	f7fe f927 	bl	8007d70 <__retarget_lock_release_recursive>
 8009b22:	89ab      	ldrh	r3, [r5, #12]
 8009b24:	065b      	lsls	r3, r3, #25
 8009b26:	f53f af1f 	bmi.w	8009968 <_vfiprintf_r+0x44>
 8009b2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b2c:	e71e      	b.n	800996c <_vfiprintf_r+0x48>
 8009b2e:	ab03      	add	r3, sp, #12
 8009b30:	9300      	str	r3, [sp, #0]
 8009b32:	462a      	mov	r2, r5
 8009b34:	4b05      	ldr	r3, [pc, #20]	@ (8009b4c <_vfiprintf_r+0x228>)
 8009b36:	a904      	add	r1, sp, #16
 8009b38:	4630      	mov	r0, r6
 8009b3a:	f7fd fde3 	bl	8007704 <_printf_i>
 8009b3e:	e7e4      	b.n	8009b0a <_vfiprintf_r+0x1e6>
 8009b40:	08009fee 	.word	0x08009fee
 8009b44:	08009ff8 	.word	0x08009ff8
 8009b48:	080071d5 	.word	0x080071d5
 8009b4c:	08009901 	.word	0x08009901
 8009b50:	08009ff4 	.word	0x08009ff4

08009b54 <__swbuf_r>:
 8009b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b56:	460e      	mov	r6, r1
 8009b58:	4614      	mov	r4, r2
 8009b5a:	4605      	mov	r5, r0
 8009b5c:	b118      	cbz	r0, 8009b66 <__swbuf_r+0x12>
 8009b5e:	6a03      	ldr	r3, [r0, #32]
 8009b60:	b90b      	cbnz	r3, 8009b66 <__swbuf_r+0x12>
 8009b62:	f7fd ff79 	bl	8007a58 <__sinit>
 8009b66:	69a3      	ldr	r3, [r4, #24]
 8009b68:	60a3      	str	r3, [r4, #8]
 8009b6a:	89a3      	ldrh	r3, [r4, #12]
 8009b6c:	071a      	lsls	r2, r3, #28
 8009b6e:	d501      	bpl.n	8009b74 <__swbuf_r+0x20>
 8009b70:	6923      	ldr	r3, [r4, #16]
 8009b72:	b943      	cbnz	r3, 8009b86 <__swbuf_r+0x32>
 8009b74:	4621      	mov	r1, r4
 8009b76:	4628      	mov	r0, r5
 8009b78:	f000 f82a 	bl	8009bd0 <__swsetup_r>
 8009b7c:	b118      	cbz	r0, 8009b86 <__swbuf_r+0x32>
 8009b7e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009b82:	4638      	mov	r0, r7
 8009b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b86:	6823      	ldr	r3, [r4, #0]
 8009b88:	6922      	ldr	r2, [r4, #16]
 8009b8a:	1a98      	subs	r0, r3, r2
 8009b8c:	6963      	ldr	r3, [r4, #20]
 8009b8e:	b2f6      	uxtb	r6, r6
 8009b90:	4283      	cmp	r3, r0
 8009b92:	4637      	mov	r7, r6
 8009b94:	dc05      	bgt.n	8009ba2 <__swbuf_r+0x4e>
 8009b96:	4621      	mov	r1, r4
 8009b98:	4628      	mov	r0, r5
 8009b9a:	f7ff fda7 	bl	80096ec <_fflush_r>
 8009b9e:	2800      	cmp	r0, #0
 8009ba0:	d1ed      	bne.n	8009b7e <__swbuf_r+0x2a>
 8009ba2:	68a3      	ldr	r3, [r4, #8]
 8009ba4:	3b01      	subs	r3, #1
 8009ba6:	60a3      	str	r3, [r4, #8]
 8009ba8:	6823      	ldr	r3, [r4, #0]
 8009baa:	1c5a      	adds	r2, r3, #1
 8009bac:	6022      	str	r2, [r4, #0]
 8009bae:	701e      	strb	r6, [r3, #0]
 8009bb0:	6962      	ldr	r2, [r4, #20]
 8009bb2:	1c43      	adds	r3, r0, #1
 8009bb4:	429a      	cmp	r2, r3
 8009bb6:	d004      	beq.n	8009bc2 <__swbuf_r+0x6e>
 8009bb8:	89a3      	ldrh	r3, [r4, #12]
 8009bba:	07db      	lsls	r3, r3, #31
 8009bbc:	d5e1      	bpl.n	8009b82 <__swbuf_r+0x2e>
 8009bbe:	2e0a      	cmp	r6, #10
 8009bc0:	d1df      	bne.n	8009b82 <__swbuf_r+0x2e>
 8009bc2:	4621      	mov	r1, r4
 8009bc4:	4628      	mov	r0, r5
 8009bc6:	f7ff fd91 	bl	80096ec <_fflush_r>
 8009bca:	2800      	cmp	r0, #0
 8009bcc:	d0d9      	beq.n	8009b82 <__swbuf_r+0x2e>
 8009bce:	e7d6      	b.n	8009b7e <__swbuf_r+0x2a>

08009bd0 <__swsetup_r>:
 8009bd0:	b538      	push	{r3, r4, r5, lr}
 8009bd2:	4b29      	ldr	r3, [pc, #164]	@ (8009c78 <__swsetup_r+0xa8>)
 8009bd4:	4605      	mov	r5, r0
 8009bd6:	6818      	ldr	r0, [r3, #0]
 8009bd8:	460c      	mov	r4, r1
 8009bda:	b118      	cbz	r0, 8009be4 <__swsetup_r+0x14>
 8009bdc:	6a03      	ldr	r3, [r0, #32]
 8009bde:	b90b      	cbnz	r3, 8009be4 <__swsetup_r+0x14>
 8009be0:	f7fd ff3a 	bl	8007a58 <__sinit>
 8009be4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009be8:	0719      	lsls	r1, r3, #28
 8009bea:	d422      	bmi.n	8009c32 <__swsetup_r+0x62>
 8009bec:	06da      	lsls	r2, r3, #27
 8009bee:	d407      	bmi.n	8009c00 <__swsetup_r+0x30>
 8009bf0:	2209      	movs	r2, #9
 8009bf2:	602a      	str	r2, [r5, #0]
 8009bf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bf8:	81a3      	strh	r3, [r4, #12]
 8009bfa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009bfe:	e033      	b.n	8009c68 <__swsetup_r+0x98>
 8009c00:	0758      	lsls	r0, r3, #29
 8009c02:	d512      	bpl.n	8009c2a <__swsetup_r+0x5a>
 8009c04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009c06:	b141      	cbz	r1, 8009c1a <__swsetup_r+0x4a>
 8009c08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009c0c:	4299      	cmp	r1, r3
 8009c0e:	d002      	beq.n	8009c16 <__swsetup_r+0x46>
 8009c10:	4628      	mov	r0, r5
 8009c12:	f7fe ff15 	bl	8008a40 <_free_r>
 8009c16:	2300      	movs	r3, #0
 8009c18:	6363      	str	r3, [r4, #52]	@ 0x34
 8009c1a:	89a3      	ldrh	r3, [r4, #12]
 8009c1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009c20:	81a3      	strh	r3, [r4, #12]
 8009c22:	2300      	movs	r3, #0
 8009c24:	6063      	str	r3, [r4, #4]
 8009c26:	6923      	ldr	r3, [r4, #16]
 8009c28:	6023      	str	r3, [r4, #0]
 8009c2a:	89a3      	ldrh	r3, [r4, #12]
 8009c2c:	f043 0308 	orr.w	r3, r3, #8
 8009c30:	81a3      	strh	r3, [r4, #12]
 8009c32:	6923      	ldr	r3, [r4, #16]
 8009c34:	b94b      	cbnz	r3, 8009c4a <__swsetup_r+0x7a>
 8009c36:	89a3      	ldrh	r3, [r4, #12]
 8009c38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009c3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c40:	d003      	beq.n	8009c4a <__swsetup_r+0x7a>
 8009c42:	4621      	mov	r1, r4
 8009c44:	4628      	mov	r0, r5
 8009c46:	f000 f883 	bl	8009d50 <__smakebuf_r>
 8009c4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c4e:	f013 0201 	ands.w	r2, r3, #1
 8009c52:	d00a      	beq.n	8009c6a <__swsetup_r+0x9a>
 8009c54:	2200      	movs	r2, #0
 8009c56:	60a2      	str	r2, [r4, #8]
 8009c58:	6962      	ldr	r2, [r4, #20]
 8009c5a:	4252      	negs	r2, r2
 8009c5c:	61a2      	str	r2, [r4, #24]
 8009c5e:	6922      	ldr	r2, [r4, #16]
 8009c60:	b942      	cbnz	r2, 8009c74 <__swsetup_r+0xa4>
 8009c62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009c66:	d1c5      	bne.n	8009bf4 <__swsetup_r+0x24>
 8009c68:	bd38      	pop	{r3, r4, r5, pc}
 8009c6a:	0799      	lsls	r1, r3, #30
 8009c6c:	bf58      	it	pl
 8009c6e:	6962      	ldrpl	r2, [r4, #20]
 8009c70:	60a2      	str	r2, [r4, #8]
 8009c72:	e7f4      	b.n	8009c5e <__swsetup_r+0x8e>
 8009c74:	2000      	movs	r0, #0
 8009c76:	e7f7      	b.n	8009c68 <__swsetup_r+0x98>
 8009c78:	2000001c 	.word	0x2000001c

08009c7c <_raise_r>:
 8009c7c:	291f      	cmp	r1, #31
 8009c7e:	b538      	push	{r3, r4, r5, lr}
 8009c80:	4605      	mov	r5, r0
 8009c82:	460c      	mov	r4, r1
 8009c84:	d904      	bls.n	8009c90 <_raise_r+0x14>
 8009c86:	2316      	movs	r3, #22
 8009c88:	6003      	str	r3, [r0, #0]
 8009c8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c8e:	bd38      	pop	{r3, r4, r5, pc}
 8009c90:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009c92:	b112      	cbz	r2, 8009c9a <_raise_r+0x1e>
 8009c94:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c98:	b94b      	cbnz	r3, 8009cae <_raise_r+0x32>
 8009c9a:	4628      	mov	r0, r5
 8009c9c:	f000 f830 	bl	8009d00 <_getpid_r>
 8009ca0:	4622      	mov	r2, r4
 8009ca2:	4601      	mov	r1, r0
 8009ca4:	4628      	mov	r0, r5
 8009ca6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009caa:	f000 b817 	b.w	8009cdc <_kill_r>
 8009cae:	2b01      	cmp	r3, #1
 8009cb0:	d00a      	beq.n	8009cc8 <_raise_r+0x4c>
 8009cb2:	1c59      	adds	r1, r3, #1
 8009cb4:	d103      	bne.n	8009cbe <_raise_r+0x42>
 8009cb6:	2316      	movs	r3, #22
 8009cb8:	6003      	str	r3, [r0, #0]
 8009cba:	2001      	movs	r0, #1
 8009cbc:	e7e7      	b.n	8009c8e <_raise_r+0x12>
 8009cbe:	2100      	movs	r1, #0
 8009cc0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009cc4:	4620      	mov	r0, r4
 8009cc6:	4798      	blx	r3
 8009cc8:	2000      	movs	r0, #0
 8009cca:	e7e0      	b.n	8009c8e <_raise_r+0x12>

08009ccc <raise>:
 8009ccc:	4b02      	ldr	r3, [pc, #8]	@ (8009cd8 <raise+0xc>)
 8009cce:	4601      	mov	r1, r0
 8009cd0:	6818      	ldr	r0, [r3, #0]
 8009cd2:	f7ff bfd3 	b.w	8009c7c <_raise_r>
 8009cd6:	bf00      	nop
 8009cd8:	2000001c 	.word	0x2000001c

08009cdc <_kill_r>:
 8009cdc:	b538      	push	{r3, r4, r5, lr}
 8009cde:	4d07      	ldr	r5, [pc, #28]	@ (8009cfc <_kill_r+0x20>)
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	4604      	mov	r4, r0
 8009ce4:	4608      	mov	r0, r1
 8009ce6:	4611      	mov	r1, r2
 8009ce8:	602b      	str	r3, [r5, #0]
 8009cea:	f7f7 fe4f 	bl	800198c <_kill>
 8009cee:	1c43      	adds	r3, r0, #1
 8009cf0:	d102      	bne.n	8009cf8 <_kill_r+0x1c>
 8009cf2:	682b      	ldr	r3, [r5, #0]
 8009cf4:	b103      	cbz	r3, 8009cf8 <_kill_r+0x1c>
 8009cf6:	6023      	str	r3, [r4, #0]
 8009cf8:	bd38      	pop	{r3, r4, r5, pc}
 8009cfa:	bf00      	nop
 8009cfc:	2000448c 	.word	0x2000448c

08009d00 <_getpid_r>:
 8009d00:	f7f7 be3c 	b.w	800197c <_getpid>

08009d04 <__swhatbuf_r>:
 8009d04:	b570      	push	{r4, r5, r6, lr}
 8009d06:	460c      	mov	r4, r1
 8009d08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d0c:	2900      	cmp	r1, #0
 8009d0e:	b096      	sub	sp, #88	@ 0x58
 8009d10:	4615      	mov	r5, r2
 8009d12:	461e      	mov	r6, r3
 8009d14:	da0d      	bge.n	8009d32 <__swhatbuf_r+0x2e>
 8009d16:	89a3      	ldrh	r3, [r4, #12]
 8009d18:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009d1c:	f04f 0100 	mov.w	r1, #0
 8009d20:	bf14      	ite	ne
 8009d22:	2340      	movne	r3, #64	@ 0x40
 8009d24:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009d28:	2000      	movs	r0, #0
 8009d2a:	6031      	str	r1, [r6, #0]
 8009d2c:	602b      	str	r3, [r5, #0]
 8009d2e:	b016      	add	sp, #88	@ 0x58
 8009d30:	bd70      	pop	{r4, r5, r6, pc}
 8009d32:	466a      	mov	r2, sp
 8009d34:	f000 f848 	bl	8009dc8 <_fstat_r>
 8009d38:	2800      	cmp	r0, #0
 8009d3a:	dbec      	blt.n	8009d16 <__swhatbuf_r+0x12>
 8009d3c:	9901      	ldr	r1, [sp, #4]
 8009d3e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009d42:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009d46:	4259      	negs	r1, r3
 8009d48:	4159      	adcs	r1, r3
 8009d4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009d4e:	e7eb      	b.n	8009d28 <__swhatbuf_r+0x24>

08009d50 <__smakebuf_r>:
 8009d50:	898b      	ldrh	r3, [r1, #12]
 8009d52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d54:	079d      	lsls	r5, r3, #30
 8009d56:	4606      	mov	r6, r0
 8009d58:	460c      	mov	r4, r1
 8009d5a:	d507      	bpl.n	8009d6c <__smakebuf_r+0x1c>
 8009d5c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009d60:	6023      	str	r3, [r4, #0]
 8009d62:	6123      	str	r3, [r4, #16]
 8009d64:	2301      	movs	r3, #1
 8009d66:	6163      	str	r3, [r4, #20]
 8009d68:	b003      	add	sp, #12
 8009d6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d6c:	ab01      	add	r3, sp, #4
 8009d6e:	466a      	mov	r2, sp
 8009d70:	f7ff ffc8 	bl	8009d04 <__swhatbuf_r>
 8009d74:	9f00      	ldr	r7, [sp, #0]
 8009d76:	4605      	mov	r5, r0
 8009d78:	4639      	mov	r1, r7
 8009d7a:	4630      	mov	r0, r6
 8009d7c:	f7fe fed4 	bl	8008b28 <_malloc_r>
 8009d80:	b948      	cbnz	r0, 8009d96 <__smakebuf_r+0x46>
 8009d82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d86:	059a      	lsls	r2, r3, #22
 8009d88:	d4ee      	bmi.n	8009d68 <__smakebuf_r+0x18>
 8009d8a:	f023 0303 	bic.w	r3, r3, #3
 8009d8e:	f043 0302 	orr.w	r3, r3, #2
 8009d92:	81a3      	strh	r3, [r4, #12]
 8009d94:	e7e2      	b.n	8009d5c <__smakebuf_r+0xc>
 8009d96:	89a3      	ldrh	r3, [r4, #12]
 8009d98:	6020      	str	r0, [r4, #0]
 8009d9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d9e:	81a3      	strh	r3, [r4, #12]
 8009da0:	9b01      	ldr	r3, [sp, #4]
 8009da2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009da6:	b15b      	cbz	r3, 8009dc0 <__smakebuf_r+0x70>
 8009da8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009dac:	4630      	mov	r0, r6
 8009dae:	f000 f81d 	bl	8009dec <_isatty_r>
 8009db2:	b128      	cbz	r0, 8009dc0 <__smakebuf_r+0x70>
 8009db4:	89a3      	ldrh	r3, [r4, #12]
 8009db6:	f023 0303 	bic.w	r3, r3, #3
 8009dba:	f043 0301 	orr.w	r3, r3, #1
 8009dbe:	81a3      	strh	r3, [r4, #12]
 8009dc0:	89a3      	ldrh	r3, [r4, #12]
 8009dc2:	431d      	orrs	r5, r3
 8009dc4:	81a5      	strh	r5, [r4, #12]
 8009dc6:	e7cf      	b.n	8009d68 <__smakebuf_r+0x18>

08009dc8 <_fstat_r>:
 8009dc8:	b538      	push	{r3, r4, r5, lr}
 8009dca:	4d07      	ldr	r5, [pc, #28]	@ (8009de8 <_fstat_r+0x20>)
 8009dcc:	2300      	movs	r3, #0
 8009dce:	4604      	mov	r4, r0
 8009dd0:	4608      	mov	r0, r1
 8009dd2:	4611      	mov	r1, r2
 8009dd4:	602b      	str	r3, [r5, #0]
 8009dd6:	f7f7 fe39 	bl	8001a4c <_fstat>
 8009dda:	1c43      	adds	r3, r0, #1
 8009ddc:	d102      	bne.n	8009de4 <_fstat_r+0x1c>
 8009dde:	682b      	ldr	r3, [r5, #0]
 8009de0:	b103      	cbz	r3, 8009de4 <_fstat_r+0x1c>
 8009de2:	6023      	str	r3, [r4, #0]
 8009de4:	bd38      	pop	{r3, r4, r5, pc}
 8009de6:	bf00      	nop
 8009de8:	2000448c 	.word	0x2000448c

08009dec <_isatty_r>:
 8009dec:	b538      	push	{r3, r4, r5, lr}
 8009dee:	4d06      	ldr	r5, [pc, #24]	@ (8009e08 <_isatty_r+0x1c>)
 8009df0:	2300      	movs	r3, #0
 8009df2:	4604      	mov	r4, r0
 8009df4:	4608      	mov	r0, r1
 8009df6:	602b      	str	r3, [r5, #0]
 8009df8:	f7f7 fe38 	bl	8001a6c <_isatty>
 8009dfc:	1c43      	adds	r3, r0, #1
 8009dfe:	d102      	bne.n	8009e06 <_isatty_r+0x1a>
 8009e00:	682b      	ldr	r3, [r5, #0]
 8009e02:	b103      	cbz	r3, 8009e06 <_isatty_r+0x1a>
 8009e04:	6023      	str	r3, [r4, #0]
 8009e06:	bd38      	pop	{r3, r4, r5, pc}
 8009e08:	2000448c 	.word	0x2000448c

08009e0c <_init>:
 8009e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e0e:	bf00      	nop
 8009e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e12:	bc08      	pop	{r3}
 8009e14:	469e      	mov	lr, r3
 8009e16:	4770      	bx	lr

08009e18 <_fini>:
 8009e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e1a:	bf00      	nop
 8009e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e1e:	bc08      	pop	{r3}
 8009e20:	469e      	mov	lr, r3
 8009e22:	4770      	bx	lr
