# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../UART_TX_9_MEI_2025.srcs/sources_1/new/UART_TX_9_MEI.vhd" \

vhdl xil_defaultlib  \
"../../../../UART_TX_9_MEI_2025.srcs/sources_1/new/TOP_TX.vhd" \

# Do not sort compile order
nosort
