

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n5_1_L_n5_2'
================================================================
* Date:           Tue Jan 20 09:52:10 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.670 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.792 us|  0.792 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n5_1_L_n5_2  |       64|       64|         2|          1|          1|    64|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.67>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_ln146 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_ln146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m27_4 = alloca i32 1" [case_3.cc:22]   --->   Operation 6 'alloca' 'm27_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_n5_1 = alloca i32 1" [case_3.cc:144]   --->   Operation 7 'alloca' 'i_n5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten50 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_0, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m27_3_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %m27_3_reload"   --->   Operation 10 'read' 'm27_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten50"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln144 = store i4 0, i4 %i_n5_1" [case_3.cc:144]   --->   Operation 12 'store' 'store_ln144' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_3_reload_read, i16 %m27_4" [case_3.cc:22]   --->   Operation 13 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc296"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten50_load = load i7 %indvar_flatten50" [case_3.cc:143]   --->   Operation 15 'load' 'indvar_flatten50_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%icmp_ln143 = icmp_eq  i7 %indvar_flatten50_load, i7 64" [case_3.cc:143]   --->   Operation 16 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.87ns)   --->   "%add_ln143 = add i7 %indvar_flatten50_load, i7 1" [case_3.cc:143]   --->   Operation 17 'add' 'add_ln143' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void %for.inc299, void %L_m1_3.preheader.exitStub" [case_3.cc:143]   --->   Operation 18 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_n5_1_load = load i4 %i_n5_1" [case_3.cc:144]   --->   Operation 19 'load' 'i_n5_1_load' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %i_n5_1_load, i4 8" [case_3.cc:144]   --->   Operation 20 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln143)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln22 = select i1 %icmp_ln144, i4 0, i4 %i_n5_1_load" [case_3.cc:22]   --->   Operation 21 'select' 'select_ln22' <Predicate = (!icmp_ln143)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i4 %select_ln22" [case_3.cc:144]   --->   Operation 22 'zext' 'zext_ln144' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_data_0_addr = getelementptr i8 %in_data_0, i64 0, i64 %zext_ln144" [case_3.cc:146]   --->   Operation 23 'getelementptr' 'in_data_0_addr' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%in_data_0_load = load i4 %in_data_0_addr" [case_3.cc:146]   --->   Operation 24 'load' 'in_data_0_load' <Predicate = (!icmp_ln143)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %select_ln22, i4 1" [case_3.cc:144]   --->   Operation 25 'add' 'add_ln144' <Predicate = (!icmp_ln143)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln143 = store i7 %add_ln143, i7 %indvar_flatten50" [case_3.cc:143]   --->   Operation 26 'store' 'store_ln143' <Predicate = (!icmp_ln143)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln144 = store i4 %add_ln144, i4 %i_n5_1" [case_3.cc:144]   --->   Operation 27 'store' 'store_ln144' <Predicate = (!icmp_ln143)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%phi_ln146_load = load i3 %phi_ln146"   --->   Operation 39 'load' 'phi_ln146_load' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%m27_4_load_1 = load i16 %m27_4"   --->   Operation 40 'load' 'm27_4_load_1' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %m27_4_out, i16 %m27_4_load_1"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %phi_ln146_out, i3 %phi_ln146_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln143)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln143)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.98>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%m27_4_load = load i16 %m27_4" [case_3.cc:148]   --->   Operation 28 'load' 'm27_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n5_1_L_n5_2_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [case_3.cc:22]   --->   Operation 31 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load = load i4 %in_data_0_addr" [case_3.cc:146]   --->   Operation 32 'load' 'in_data_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%m60 = trunc i8 %in_data_0_load" [case_3.cc:146]   --->   Operation 33 'trunc' 'm60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln148 = sext i3 %m60" [case_3.cc:148]   --->   Operation 34 'sext' 'sext_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.07ns)   --->   "%m27 = add i16 %sext_ln148, i16 %m27_4_load" [case_3.cc:148]   --->   Operation 35 'add' 'm27' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27, i16 %m27_4" [case_3.cc:22]   --->   Operation 36 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln146 = store i3 %m60, i3 %phi_ln146" [case_3.cc:146]   --->   Operation 37 'store' 'store_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc296" [case_3.cc:144]   --->   Operation 38 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 7.670ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln144', case_3.cc:144) of constant 0 on local variable 'i_n5_1', case_3.cc:144 [12]  (1.588 ns)
	'load' operation 4 bit ('i_n5_1_load', case_3.cc:144) on local variable 'i_n5_1', case_3.cc:144 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln144', case_3.cc:144) [25]  (1.735 ns)
	'select' operation 4 bit ('select_ln22', case_3.cc:22) [26]  (1.024 ns)
	'add' operation 4 bit ('add_ln144', case_3.cc:144) [34]  (1.735 ns)
	'store' operation 0 bit ('store_ln144', case_3.cc:144) of variable 'add_ln144', case_3.cc:144 on local variable 'i_n5_1', case_3.cc:144 [36]  (1.588 ns)

 <State 2>: 5.987ns
The critical path consists of the following:
	'load' operation 8 bit ('in_data_0_load', case_3.cc:146) on array 'in_data_0' [30]  (2.322 ns)
	'add' operation 16 bit ('m27', case_3.cc:148) [33]  (2.077 ns)
	'store' operation 0 bit ('store_ln22', case_3.cc:22) of variable 'm27', case_3.cc:148 on local variable 'm27', case_3.cc:22 [37]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
