<stg><name>top_kernel_Pipeline_VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12</name>


<trans_list>

<trans id="231" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %b = alloca i32 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten29"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten50 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten50"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:13 %sext_ln86_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln86

]]></Node>
<StgValue><ssdm name="sext_ln86_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:14 %scale_lane_63_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_63_reload

]]></Node>
<StgValue><ssdm name="scale_lane_63_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:15 %scale_lane_62_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_62_reload

]]></Node>
<StgValue><ssdm name="scale_lane_62_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:16 %scale_lane_61_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_61_reload

]]></Node>
<StgValue><ssdm name="scale_lane_61_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:17 %scale_lane_60_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_60_reload

]]></Node>
<StgValue><ssdm name="scale_lane_60_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:18 %scale_lane_59_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_59_reload

]]></Node>
<StgValue><ssdm name="scale_lane_59_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:19 %scale_lane_58_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_58_reload

]]></Node>
<StgValue><ssdm name="scale_lane_58_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:20 %scale_lane_57_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_57_reload

]]></Node>
<StgValue><ssdm name="scale_lane_57_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:21 %scale_lane_56_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_56_reload

]]></Node>
<StgValue><ssdm name="scale_lane_56_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:22 %scale_lane_55_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_55_reload

]]></Node>
<StgValue><ssdm name="scale_lane_55_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:23 %scale_lane_54_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_54_reload

]]></Node>
<StgValue><ssdm name="scale_lane_54_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:24 %scale_lane_53_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_53_reload

]]></Node>
<StgValue><ssdm name="scale_lane_53_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:25 %scale_lane_52_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_52_reload

]]></Node>
<StgValue><ssdm name="scale_lane_52_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:26 %scale_lane_51_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_51_reload

]]></Node>
<StgValue><ssdm name="scale_lane_51_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:27 %scale_lane_50_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_50_reload

]]></Node>
<StgValue><ssdm name="scale_lane_50_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:28 %scale_lane_49_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_49_reload

]]></Node>
<StgValue><ssdm name="scale_lane_49_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:29 %scale_lane_48_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_48_reload

]]></Node>
<StgValue><ssdm name="scale_lane_48_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:30 %scale_lane_47_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_47_reload

]]></Node>
<StgValue><ssdm name="scale_lane_47_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:31 %scale_lane_46_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_46_reload

]]></Node>
<StgValue><ssdm name="scale_lane_46_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:32 %scale_lane_45_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_45_reload

]]></Node>
<StgValue><ssdm name="scale_lane_45_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:33 %scale_lane_44_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_44_reload

]]></Node>
<StgValue><ssdm name="scale_lane_44_reload_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:34 %scale_lane_43_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_43_reload

]]></Node>
<StgValue><ssdm name="scale_lane_43_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:35 %scale_lane_42_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_42_reload

]]></Node>
<StgValue><ssdm name="scale_lane_42_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:36 %scale_lane_41_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_41_reload

]]></Node>
<StgValue><ssdm name="scale_lane_41_reload_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:37 %scale_lane_40_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_40_reload

]]></Node>
<StgValue><ssdm name="scale_lane_40_reload_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:38 %scale_lane_39_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_39_reload

]]></Node>
<StgValue><ssdm name="scale_lane_39_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:39 %scale_lane_38_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_38_reload

]]></Node>
<StgValue><ssdm name="scale_lane_38_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:40 %scale_lane_37_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_37_reload

]]></Node>
<StgValue><ssdm name="scale_lane_37_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:41 %scale_lane_36_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_36_reload

]]></Node>
<StgValue><ssdm name="scale_lane_36_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:42 %scale_lane_35_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_35_reload

]]></Node>
<StgValue><ssdm name="scale_lane_35_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:43 %scale_lane_34_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_34_reload

]]></Node>
<StgValue><ssdm name="scale_lane_34_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:44 %scale_lane_33_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_33_reload

]]></Node>
<StgValue><ssdm name="scale_lane_33_reload_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:45 %scale_lane_32_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_32_reload

]]></Node>
<StgValue><ssdm name="scale_lane_32_reload_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:46 %scale_lane_31_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_31_reload

]]></Node>
<StgValue><ssdm name="scale_lane_31_reload_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:47 %scale_lane_30_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_30_reload

]]></Node>
<StgValue><ssdm name="scale_lane_30_reload_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:48 %scale_lane_29_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_29_reload

]]></Node>
<StgValue><ssdm name="scale_lane_29_reload_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:49 %scale_lane_28_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_28_reload

]]></Node>
<StgValue><ssdm name="scale_lane_28_reload_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:50 %scale_lane_27_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_27_reload

]]></Node>
<StgValue><ssdm name="scale_lane_27_reload_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:51 %scale_lane_26_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_26_reload

]]></Node>
<StgValue><ssdm name="scale_lane_26_reload_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:52 %scale_lane_25_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_25_reload

]]></Node>
<StgValue><ssdm name="scale_lane_25_reload_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:53 %scale_lane_24_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_24_reload

]]></Node>
<StgValue><ssdm name="scale_lane_24_reload_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:54 %scale_lane_23_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_23_reload

]]></Node>
<StgValue><ssdm name="scale_lane_23_reload_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:55 %scale_lane_22_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_22_reload

]]></Node>
<StgValue><ssdm name="scale_lane_22_reload_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:56 %scale_lane_21_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_21_reload

]]></Node>
<StgValue><ssdm name="scale_lane_21_reload_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:57 %scale_lane_20_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_20_reload

]]></Node>
<StgValue><ssdm name="scale_lane_20_reload_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:58 %scale_lane_19_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_19_reload

]]></Node>
<StgValue><ssdm name="scale_lane_19_reload_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:59 %scale_lane_18_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_18_reload

]]></Node>
<StgValue><ssdm name="scale_lane_18_reload_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:60 %scale_lane_17_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_17_reload

]]></Node>
<StgValue><ssdm name="scale_lane_17_reload_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:61 %scale_lane_16_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_16_reload

]]></Node>
<StgValue><ssdm name="scale_lane_16_reload_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:62 %scale_lane_15_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_15_reload

]]></Node>
<StgValue><ssdm name="scale_lane_15_reload_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:63 %scale_lane_14_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_14_reload

]]></Node>
<StgValue><ssdm name="scale_lane_14_reload_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:64 %scale_lane_13_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_13_reload

]]></Node>
<StgValue><ssdm name="scale_lane_13_reload_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:65 %scale_lane_12_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_12_reload

]]></Node>
<StgValue><ssdm name="scale_lane_12_reload_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:66 %scale_lane_11_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_11_reload

]]></Node>
<StgValue><ssdm name="scale_lane_11_reload_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:67 %scale_lane_10_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_10_reload

]]></Node>
<StgValue><ssdm name="scale_lane_10_reload_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:68 %scale_lane_9_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_9_reload

]]></Node>
<StgValue><ssdm name="scale_lane_9_reload_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:69 %scale_lane_8_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_8_reload

]]></Node>
<StgValue><ssdm name="scale_lane_8_reload_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:70 %scale_lane_7_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_7_reload

]]></Node>
<StgValue><ssdm name="scale_lane_7_reload_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:71 %scale_lane_6_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_6_reload

]]></Node>
<StgValue><ssdm name="scale_lane_6_reload_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:72 %scale_lane_5_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_5_reload

]]></Node>
<StgValue><ssdm name="scale_lane_5_reload_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:73 %scale_lane_4_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_4_reload

]]></Node>
<StgValue><ssdm name="scale_lane_4_reload_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:74 %scale_lane_3_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_3_reload

]]></Node>
<StgValue><ssdm name="scale_lane_3_reload_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:75 %scale_lane_2_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_2_reload

]]></Node>
<StgValue><ssdm name="scale_lane_2_reload_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:76 %scale_lane_1_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_1_reload

]]></Node>
<StgValue><ssdm name="scale_lane_1_reload_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:77 %scale_lane_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %scale_lane_reload

]]></Node>
<StgValue><ssdm name="scale_lane_reload_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:78 %sext_ln86_cast = sext i62 %sext_ln86_read

]]></Node>
<StgValue><ssdm name="sext_ln86_cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:79 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:80 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:81 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:82 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:83 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:84 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:85 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:86 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:88 %store_ln0 = store i15 0, i15 %indvar_flatten50

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:89 %store_ln86 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:90 %store_ln0 = store i8 0, i8 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:91 %store_ln87 = store i4 0, i4 %b

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:92 %store_ln89 = store i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:93 %br_ln0 = br void %for.body121

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body121:0 %indvar_flatten29_load = load i8 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="indvar_flatten29_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body121:1 %indvar_flatten50_load = load i15 %indvar_flatten50

]]></Node>
<StgValue><ssdm name="indvar_flatten50_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.body121:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body121:3 %icmp_ln86 = icmp_eq  i15 %indvar_flatten50_load, i15 16384

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body121:4 %add_ln86_1 = add i15 %indvar_flatten50_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln86_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body121:5 %br_ln86 = br i1 %icmp_ln86, void %for.inc144, void %for.end146.exitStub

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc144:0 %k_load = load i4 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc144:1 %b_load = load i4 %b

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc144:2 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc144:4 %add_ln86 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc144:7 %icmp_ln87 = icmp_eq  i8 %indvar_flatten29_load, i8 64

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc144:8 %select_ln86 = select i1 %icmp_ln87, i4 0, i4 %b_load

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc144:9 %xor_ln86 = xor i1 %icmp_ln87, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln86"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc144:10 %icmp_ln89 = icmp_eq  i4 %k_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc144:11 %and_ln86 = and i1 %icmp_ln89, i1 %xor_ln86

]]></Node>
<StgValue><ssdm name="and_ln86"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc144:12 %select_ln86_1 = select i1 %icmp_ln87, i9 %add_ln86, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln86_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="9">
<![CDATA[
for.inc144:13 %trunc_ln87 = trunc i9 %select_ln86_1

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc144:14 %add_ln87 = add i4 %select_ln86, i4 1

]]></Node>
<StgValue><ssdm name="add_ln87"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc144:15 %empty = or i1 %and_ln86, i1 %icmp_ln87

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc144:16 %k_mid2 = select i1 %empty, i4 0, i4 %k_load

]]></Node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc144:17 %select_ln87 = select i1 %and_ln86, i4 %add_ln87, i4 %select_ln86

]]></Node>
<StgValue><ssdm name="select_ln87"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc144:18 %first_iter_2 = icmp_eq  i4 %k_mid2, i4 0

]]></Node>
<StgValue><ssdm name="first_iter_2"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.inc144:19 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln87, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="4">
<![CDATA[
for.inc144:20 %select_ln87_cast = zext i4 %select_ln87

]]></Node>
<StgValue><ssdm name="select_ln87_cast"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc144:21 %empty_25 = add i11 %tmp_s, i11 %select_ln87_cast

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="11">
<![CDATA[
for.inc144:22 %p_cast = zext i11 %empty_25

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc144:23 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc144:24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc144:25 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc144:26 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc144:27 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc144:28 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc144:29 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc144:30 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc144:31 %br_ln89 = br i1 %first_iter_2, void %for.body121.split, void %new.body.VITIS_LOOP_89_12

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:0 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:1 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:2 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:5 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:6 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
<literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:7 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="4">
<![CDATA[
for.body121.split:8 %trunc_ln87_1 = trunc i4 %select_ln87

]]></Node>
<StgValue><ssdm name="trunc_ln87_1"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.body121.split:9 %tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_reload_read, i3 1, i24 %scale_lane_1_reload_read, i3 2, i24 %scale_lane_2_reload_read, i3 3, i24 %scale_lane_3_reload_read, i3 4, i24 %scale_lane_4_reload_read, i3 5, i24 %scale_lane_5_reload_read, i3 6, i24 %scale_lane_6_reload_read, i3 7, i24 %scale_lane_7_reload_read, i24 0, i3 %trunc_ln87_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.body121.split:10 %tmp_2 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_8_reload_read, i3 1, i24 %scale_lane_9_reload_read, i3 2, i24 %scale_lane_10_reload_read, i3 3, i24 %scale_lane_11_reload_read, i3 4, i24 %scale_lane_12_reload_read, i3 5, i24 %scale_lane_13_reload_read, i3 6, i24 %scale_lane_14_reload_read, i3 7, i24 %scale_lane_15_reload_read, i24 0, i3 %trunc_ln87_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.body121.split:11 %tmp_3 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_16_reload_read, i3 1, i24 %scale_lane_17_reload_read, i3 2, i24 %scale_lane_18_reload_read, i3 3, i24 %scale_lane_19_reload_read, i3 4, i24 %scale_lane_20_reload_read, i3 5, i24 %scale_lane_21_reload_read, i3 6, i24 %scale_lane_22_reload_read, i3 7, i24 %scale_lane_23_reload_read, i24 0, i3 %trunc_ln87_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.body121.split:12 %tmp_4 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_24_reload_read, i3 1, i24 %scale_lane_25_reload_read, i3 2, i24 %scale_lane_26_reload_read, i3 3, i24 %scale_lane_27_reload_read, i3 4, i24 %scale_lane_28_reload_read, i3 5, i24 %scale_lane_29_reload_read, i3 6, i24 %scale_lane_30_reload_read, i3 7, i24 %scale_lane_31_reload_read, i24 0, i3 %trunc_ln87_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.body121.split:13 %tmp_5 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_32_reload_read, i3 1, i24 %scale_lane_33_reload_read, i3 2, i24 %scale_lane_34_reload_read, i3 3, i24 %scale_lane_35_reload_read, i3 4, i24 %scale_lane_36_reload_read, i3 5, i24 %scale_lane_37_reload_read, i3 6, i24 %scale_lane_38_reload_read, i3 7, i24 %scale_lane_39_reload_read, i24 0, i3 %trunc_ln87_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.body121.split:14 %tmp_6 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_40_reload_read, i3 1, i24 %scale_lane_41_reload_read, i3 2, i24 %scale_lane_42_reload_read, i3 3, i24 %scale_lane_43_reload_read, i3 4, i24 %scale_lane_44_reload_read, i3 5, i24 %scale_lane_45_reload_read, i3 6, i24 %scale_lane_46_reload_read, i3 7, i24 %scale_lane_47_reload_read, i24 0, i3 %trunc_ln87_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.body121.split:15 %tmp_7 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_48_reload_read, i3 1, i24 %scale_lane_49_reload_read, i3 2, i24 %scale_lane_50_reload_read, i3 3, i24 %scale_lane_51_reload_read, i3 4, i24 %scale_lane_52_reload_read, i3 5, i24 %scale_lane_53_reload_read, i3 6, i24 %scale_lane_54_reload_read, i3 7, i24 %scale_lane_55_reload_read, i24 0, i3 %trunc_ln87_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.body121.split:16 %tmp_8 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %scale_lane_56_reload_read, i3 1, i24 %scale_lane_57_reload_read, i3 2, i24 %scale_lane_58_reload_read, i3 3, i24 %scale_lane_59_reload_read, i3 4, i24 %scale_lane_60_reload_read, i3 5, i24 %scale_lane_61_reload_read, i3 6, i24 %scale_lane_62_reload_read, i3 7, i24 %scale_lane_63_reload_read, i24 0, i3 %trunc_ln87_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="4">
<![CDATA[
for.body121.split:17 %trunc_ln89 = trunc i4 %k_mid2

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.body121.split:21 %tmp_10 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_1, i3 1, i24 %tmp_2, i3 2, i24 %tmp_3, i3 3, i24 %tmp_4, i3 4, i24 %tmp_5, i3 5, i24 %tmp_6, i3 6, i24 %tmp_7, i3 7, i24 %tmp_8, i24 0, i3 %trunc_ln89

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body121.split:57 %add_ln89 = add i4 %k_mid2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body121.split:58 %add_ln87_1 = add i8 %indvar_flatten29_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body121.split:59 %select_ln87_1 = select i1 %icmp_ln87, i8 1, i8 %add_ln87_1

]]></Node>
<StgValue><ssdm name="select_ln87_1"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body121.split:60 %store_ln86 = store i15 %add_ln86_1, i15 %indvar_flatten50

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body121.split:61 %store_ln86 = store i9 %select_ln86_1, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body121.split:62 %store_ln87 = store i8 %select_ln87_1, i8 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body121.split:63 %store_ln87 = store i4 %select_ln87, i4 %b

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body121.split:64 %store_ln89 = store i4 %add_ln89, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="163" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:0 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:1 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:2 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:5 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:6 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="24" op_0_bw="11">
<![CDATA[
new.body.VITIS_LOOP_89_12:7 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
new.body.VITIS_LOOP_89_12:8 %store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
new.body.VITIS_LOOP_89_12:9 %store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
new.body.VITIS_LOOP_89_12:10 %store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
new.body.VITIS_LOOP_89_12:11 %store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
new.body.VITIS_LOOP_89_12:12 %store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
new.body.VITIS_LOOP_89_12:13 %store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
new.body.VITIS_LOOP_89_12:14 %store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
new.body.VITIS_LOOP_89_12:15 %store_ln87 = store i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
new.body.VITIS_LOOP_89_12:16 %br_ln89 = br void %for.body121.split

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.body121.split:0 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.body121.split:1 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.body121.split:2 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.body121.split:3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.body121.split:4 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.body121.split:5 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.body121.split:6 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.body121.split:7 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load_1 = load i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load_1"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="24" op_1_bw="3" op_2_bw="24" op_3_bw="3" op_4_bw="24" op_5_bw="3" op_6_bw="24" op_7_bw="3" op_8_bw="24" op_9_bw="3" op_10_bw="24" op_11_bw="3" op_12_bw="24" op_13_bw="3" op_14_bw="24" op_15_bw="3" op_16_bw="24" op_17_bw="24" op_18_bw="3">
<![CDATA[
for.body121.split:19 %tmp_9 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load_1, i3 1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_8_load, i3 2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_9_load, i3 3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_10_load, i3 4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_11_load, i3 5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_12_load, i3 6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_13_load, i3 7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_14_load, i24 0, i3 %trunc_ln89

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="48" op_0_bw="24">
<![CDATA[
for.body121.split:20 %sext_ln92 = sext i24 %tmp_9

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="24">
<![CDATA[
for.body121.split:22 %sext_ln92_1 = sext i24 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln92_1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body121.split:23 %mul_ln92 = mul i48 %sext_ln92_1, i48 %sext_ln92

]]></Node>
<StgValue><ssdm name="mul_ln92"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body121.split:24 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln92, i32 47

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body121.split:25 %trunc_ln7 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln92, i32 14, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body121.split:26 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln92, i32 13

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body121.split:27 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln92, i32 37

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="1">
<![CDATA[
for.body121.split:28 %zext_ln92 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body121.split:29 %add_ln92 = add i24 %trunc_ln7, i24 %zext_ln92

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.body121.split:30 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln92, i32 23

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body121.split:31 %xor_ln92 = xor i1 %tmp_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body121.split:32 %and_ln92 = and i1 %tmp_12, i1 %xor_ln92

]]></Node>
<StgValue><ssdm name="and_ln92"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body121.split:33 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln92, i32 38

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="9" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body121.split:34 %tmp_15 = partselect i9 @_ssdm_op_PartSelect.i9.i48.i32, i48 %mul_ln92, i32 39

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body121.split:35 %icmp_ln92 = icmp_eq  i9 %tmp_15, i9 511

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="10" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body121.split:36 %tmp_16 = partselect i10 @_ssdm_op_PartSelect.i10.i48.i32, i48 %mul_ln92, i32 38

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body121.split:37 %icmp_ln92_1 = icmp_eq  i10 %tmp_16, i10 1023

]]></Node>
<StgValue><ssdm name="icmp_ln92_1"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body121.split:38 %icmp_ln92_2 = icmp_eq  i10 %tmp_16, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln92_2"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body121.split:39 %select_ln92 = select i1 %and_ln92, i1 %icmp_ln92_1, i1 %icmp_ln92_2

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body121.split:40 %xor_ln92_1 = xor i1 %tmp_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_1"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body121.split:41 %and_ln92_1 = and i1 %icmp_ln92, i1 %xor_ln92_1

]]></Node>
<StgValue><ssdm name="and_ln92_1"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body121.split:42 %select_ln92_1 = select i1 %and_ln92, i1 %and_ln92_1, i1 %icmp_ln92_1

]]></Node>
<StgValue><ssdm name="select_ln92_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body121.split:43 %and_ln92_2 = and i1 %and_ln92, i1 %icmp_ln92_1

]]></Node>
<StgValue><ssdm name="and_ln92_2"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body121.split:44 %xor_ln92_2 = xor i1 %select_ln92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_2"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body121.split:45 %or_ln92 = or i1 %tmp_13, i1 %xor_ln92_2

]]></Node>
<StgValue><ssdm name="or_ln92"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body121.split:46 %xor_ln92_3 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_3"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body121.split:47 %and_ln92_3 = and i1 %or_ln92, i1 %xor_ln92_3

]]></Node>
<StgValue><ssdm name="and_ln92_3"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body121.split:48 %and_ln92_4 = and i1 %tmp_13, i1 %select_ln92_1

]]></Node>
<StgValue><ssdm name="and_ln92_4"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body121.split:49 %or_ln92_2 = or i1 %and_ln92_2, i1 %and_ln92_4

]]></Node>
<StgValue><ssdm name="or_ln92_2"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body121.split:50 %xor_ln92_4 = xor i1 %or_ln92_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln92_4"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body121.split:51 %and_ln92_5 = and i1 %tmp, i1 %xor_ln92_4

]]></Node>
<StgValue><ssdm name="and_ln92_5"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body121.split:52 %select_ln92_2 = select i1 %and_ln92_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln92_2"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body121.split:53 %or_ln92_1 = or i1 %and_ln92_3, i1 %and_ln92_5

]]></Node>
<StgValue><ssdm name="or_ln92_1"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.body121.split:54 %select_ln92_3 = select i1 %or_ln92_1, i24 %select_ln92_2, i24 %add_ln92

]]></Node>
<StgValue><ssdm name="select_ln92_3"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0">
<![CDATA[
for.end146.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc144:3 %C_addr = getelementptr i32 %C, i64 %sext_ln86_cast

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc144:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_10_VITIS_LOOP_87_11_VITIS_LOOP_89_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc144:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body121.split:18 %specpipeline_ln90 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln90"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="24">
<![CDATA[
for.body121.split:55 %zext_ln92_1 = zext i24 %select_ln92_3

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.body121.split:56 %write_ln92 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln92_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln92"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
for.body121.split:65 %br_ln89 = br void %for.body121

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
