proc AddWaves {} {

	add wave -position end sim:/testbench/clock
	add wave -position end sim:/testbench/programend
	add wave -position end sim:/testbench/readDone
	add wave -position end sim:/testbench/stall
	add wave -position end sim:/testbench/bAddress
	add wave -position end sim:/testbench/bTaken
	add wave -position end sim:/testbench/instAddr
	add wave -position end sim:/testbench/inst
	add wave -position end sim:/testbench/wbRegAddr
	add wave -position end sim:/testbench/wbData
	add wave -position end sim:/testbench/exCtlBuffer
	add wave -position end sim:/testbench/jAddr
	add wave -position end sim:/testbench/instAddrId
	add wave -position end sim:/testbench/rs
	add wave -position end sim:/testbench/rt
	add wave -position end sim:/testbench/destAddressId
	add wave -position end sim:/testbench/funct_from_id
	add wave -position end sim:/testbench/signExtImm
	add wave -position end sim:/testbench/opcode_bt_IdnEx
	add wave -position end sim:/testbench/exCtlBuffId
	add wave -position end sim:/testbench/memCtlBuffId
	add wave -position end sim:/testbench/wbCtlBuffId
	add wave -position end sim:/testbench/memCtlBuffMem
	add wave -position end sim:/testbench/wbCtlBuffWb
	add wave -position end sim:/testbench/opcode_bt_ExnMem
	add wave -position end sim:/testbench/ALU_result_from_ex
	add wave -position end sim:/testbench/des_addr_from_ex
	add wave -position end sim:/testbench/rt_data_from_ex
	add wave -position end sim:/testbench/bran_taken_from_ex
	add wave -position end sim:/testbench/bran_addr_from_ex
	add wave -position end sim:/testbench/MEM_control_buffer_from_ex
	add wave -position end sim:/testbench/WB_control_buffer_from_ex
	add wave -position end sim:/testbench/opcode_bt_MemnWb
	add wave -position end sim:/testbench/memory_data
	add wave -position end sim:/testbench/alu_result_from_mem
	add wave -position end sim:/testbench/des_addr_from_mem
	add wave -position end sim:/testbench/WB_control_buffer_from_mem
}

vlib work

vcom testbench.vhd
vcom IF.vhd
vcom ID.vhd
vcom EX.vhd
vcom DataMem.vhd
vcom WB.vhd
vcom DataCache.vhd
vcom InstructionsCache.vhd
vcom MainMemory.vhd

vsim testbench

force -deposit clock 0 0 ns, 1 0.5 ns -repeat 1 ns

AddWaves

run 10000ns