$date
	Tue Oct 27 18:48:56 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module programable_8_bit_microprocessor_tb $end
$var wire 24 ! MW [23:0] $end
$var wire 8 " MICROADDRESS [7:0] $end
$var wire 8 # DATA_OUT [7:0] $end
$var reg 8 $ DATA_IN_A [7:0] $end
$var reg 8 % DATA_IN_B [7:0] $end
$var reg 1 & GO_BAR $end
$var reg 1 ' JAM $end
$var reg 4 ( OPCODE [3:0] $end
$var reg 1 ) RESET $end
$var reg 1 * SYSTEM_CLK $end
$scope module CS $end
$var wire 24 + microword [23:0] $end
$var wire 8 , microaddress [7:0] $end
$var wire 13 - control_bits [23:11] $end
$var reg 3 . ALU_DEST [23:21] $end
$var reg 5 / ALU_FUNC [19:15] $end
$var reg 1 0 A_SOURCE $end
$var reg 4 1 BOP [12:9] $end
$var reg 1 2 B_SOURCE $end
$var reg 1 3 CIN $end
$var reg 1 4 COUNT $end
$var reg 4 5 MICRO_AD_HIGH [7:4] $end
$var reg 4 6 MICRO_AD_LOW [3:0] $end
$upscope $end
$scope module uut $end
$var wire 8 7 DATA_IN_A [7:0] $end
$var wire 8 8 DATA_IN_B [7:0] $end
$var wire 1 9 EIL_BAR $end
$var wire 1 & GO_BAR $end
$var wire 1 ' JAM $end
$var wire 24 : MW [23:0] $end
$var wire 4 ; OPCODE [3:0] $end
$var wire 1 ) RESET $end
$var wire 1 * SYSTEM_CLK $end
$var wire 4 < STATUS_BITS [3:0] $end
$var wire 8 = MICROADDRESS [7:0] $end
$var wire 8 > DATA_OUT [7:0] $end
$var wire 11 ? CONTROL_BITS [23:13] $end
$scope module CONTROL_SECTION $end
$var wire 1 9 EIL_BAR $end
$var wire 1 & GO_BAR $end
$var wire 1 @ HIGH $end
$var wire 8 A HIGH8 [7:0] $end
$var wire 1 ' JAM $end
$var wire 1 B LOW $end
$var wire 24 C MW [23:0] $end
$var wire 4 D OPCODE [3:0] $end
$var wire 1 ) RESET $end
$var wire 1 * SYSTEM_CLK $end
$var wire 4 E STATUS_BITS [3:0] $end
$var wire 1 F NOTHING $end
$var wire 1 G MPC_LOAD_BAR $end
$var wire 4 H MICRO_AD_LOW [3:0] $end
$var wire 4 I MICRO_AD_HIGH [7:4] $end
$var wire 8 J MICROADDRESS [7:0] $end
$var wire 4 K COUNTER_IN_HIGH_SIG [7:4] $end
$var wire 1 L COUNT $end
$var wire 11 M CONTROL_BITS [23:13] $end
$var wire 1 N COND_OUT $end
$var wire 8 O BUFFER_IN [7:0] $end
$var wire 4 P BOP [12:9] $end
$scope module COND_SELECT $end
$var wire 1 Q A $end
$var wire 1 R B $end
$var wire 1 S C $end
$var wire 1 T D0 $end
$var wire 1 B D1 $end
$var wire 1 U D2 $end
$var wire 1 V D3 $end
$var wire 1 & D4 $end
$var wire 1 W D5 $end
$var wire 1 B D6 $end
$var wire 1 B D7 $end
$var wire 1 X EN $end
$var wire 1 B EN_BAR $end
$var wire 1 F Y $end
$var wire 1 N W $end
$scope module U1 $end
$var wire 1 Q a $end
$var wire 1 R b $end
$var wire 1 S c $end
$var wire 1 T d0 $end
$var wire 1 B d1 $end
$var wire 1 U d2 $end
$var wire 1 V d3 $end
$var wire 1 & d4 $end
$var wire 1 W d5 $end
$var wire 1 B d6 $end
$var wire 1 B d7 $end
$var wire 1 X en $end
$var wire 1 N w $end
$var reg 1 F y $end
$upscope $end
$upscope $end
$scope module COUNTER_8 $end
$var wire 1 L COUNT $end
$var wire 4 Y COUNTER_IN_LOW [3:0] $end
$var wire 1 Z HIGH $end
$var wire 1 ) RESET $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 [ NOTHING $end
$var wire 1 G MPC_LOAD_BAR $end
$var wire 8 \ COUNTER_OUT [7:0] $end
$var wire 4 ] COUNTER_IN_HIGH [7:4] $end
$var wire 1 ^ CARRY $end
$scope module COUNTER1 $end
$var wire 1 _ A $end
$var wire 1 ` B $end
$var wire 1 a C $end
$var wire 1 * CLK $end
$var wire 1 ) CLR_BAR $end
$var wire 1 b D $end
$var wire 1 L ENP $end
$var wire 1 Z ENT $end
$var wire 1 c SYSTEM_CLK $end
$var wire 1 ^ RCO $end
$var wire 1 d QD $end
$var wire 1 e QC $end
$var wire 1 f QB $end
$var wire 1 g QA $end
$var wire 1 G LD_BAR $end
$scope module U1 $end
$var wire 1 _ a $end
$var wire 1 ` b $end
$var wire 1 a c $end
$var wire 1 c clk $end
$var wire 1 ) clr_bar $end
$var wire 1 b d $end
$var wire 1 L enp $end
$var wire 1 Z ent $end
$var wire 1 h ent_and_enp $end
$var wire 1 i feedback_qa $end
$var wire 1 j feedback_qb $end
$var wire 1 k feedback_qc $end
$var wire 1 l feedback_qd $end
$var wire 1 m ld $end
$var wire 1 ^ rco $end
$var wire 1 d qd $end
$var wire 1 e qc $end
$var wire 1 f qb $end
$var wire 1 g qa $end
$var wire 1 G ld_bar $end
$scope module OUTPUT_QA $end
$var wire 1 c clk $end
$var wire 1 ) clr_bar $end
$var wire 1 _ data $end
$var wire 1 i feedback $end
$var wire 1 n j $end
$var wire 1 o k $end
$var wire 1 m ld $end
$var wire 1 p to_j $end
$var wire 1 q to_j_and_k $end
$var wire 1 r to_k $end
$var wire 1 g q $end
$var wire 1 s NOTHING $end
$scope module JK $end
$var wire 1 c clk $end
$var wire 1 ) clr_bar $end
$var wire 1 n j $end
$var wire 1 o k $end
$var wire 1 s q_bar $end
$var reg 1 g q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QB $end
$var wire 1 c clk $end
$var wire 1 ) clr_bar $end
$var wire 1 ` data $end
$var wire 1 j feedback $end
$var wire 1 t j $end
$var wire 1 u k $end
$var wire 1 m ld $end
$var wire 1 v to_j $end
$var wire 1 w to_j_and_k $end
$var wire 1 x to_k $end
$var wire 1 f q $end
$var wire 1 y NOTHING $end
$scope module JK $end
$var wire 1 c clk $end
$var wire 1 ) clr_bar $end
$var wire 1 t j $end
$var wire 1 u k $end
$var wire 1 y q_bar $end
$var reg 1 f q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QC $end
$var wire 1 c clk $end
$var wire 1 ) clr_bar $end
$var wire 1 a data $end
$var wire 1 k feedback $end
$var wire 1 z j $end
$var wire 1 { k $end
$var wire 1 m ld $end
$var wire 1 | to_j $end
$var wire 1 } to_j_and_k $end
$var wire 1 ~ to_k $end
$var wire 1 e q $end
$var wire 1 !" NOTHING $end
$scope module JK $end
$var wire 1 c clk $end
$var wire 1 ) clr_bar $end
$var wire 1 z j $end
$var wire 1 { k $end
$var wire 1 !" q_bar $end
$var reg 1 e q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QD $end
$var wire 1 c clk $end
$var wire 1 ) clr_bar $end
$var wire 1 b data $end
$var wire 1 l feedback $end
$var wire 1 "" j $end
$var wire 1 #" k $end
$var wire 1 m ld $end
$var wire 1 $" to_j $end
$var wire 1 %" to_j_and_k $end
$var wire 1 &" to_k $end
$var wire 1 d q $end
$var wire 1 '" NOTHING $end
$scope module JK $end
$var wire 1 c clk $end
$var wire 1 ) clr_bar $end
$var wire 1 "" j $end
$var wire 1 #" k $end
$var wire 1 '" q_bar $end
$var reg 1 d q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module COUNTER2 $end
$var wire 1 (" A $end
$var wire 1 )" B $end
$var wire 1 *" C $end
$var wire 1 * CLK $end
$var wire 1 ) CLR_BAR $end
$var wire 1 +" D $end
$var wire 1 L ENP $end
$var wire 1 ^ ENT $end
$var wire 1 ," SYSTEM_CLK $end
$var wire 1 [ RCO $end
$var wire 1 -" QD $end
$var wire 1 ." QC $end
$var wire 1 /" QB $end
$var wire 1 0" QA $end
$var wire 1 G LD_BAR $end
$scope module U1 $end
$var wire 1 (" a $end
$var wire 1 )" b $end
$var wire 1 *" c $end
$var wire 1 ," clk $end
$var wire 1 ) clr_bar $end
$var wire 1 +" d $end
$var wire 1 L enp $end
$var wire 1 ^ ent $end
$var wire 1 1" ent_and_enp $end
$var wire 1 2" feedback_qa $end
$var wire 1 3" feedback_qb $end
$var wire 1 4" feedback_qc $end
$var wire 1 5" feedback_qd $end
$var wire 1 6" ld $end
$var wire 1 [ rco $end
$var wire 1 -" qd $end
$var wire 1 ." qc $end
$var wire 1 /" qb $end
$var wire 1 0" qa $end
$var wire 1 G ld_bar $end
$scope module OUTPUT_QA $end
$var wire 1 ," clk $end
$var wire 1 ) clr_bar $end
$var wire 1 (" data $end
$var wire 1 2" feedback $end
$var wire 1 7" j $end
$var wire 1 8" k $end
$var wire 1 6" ld $end
$var wire 1 9" to_j $end
$var wire 1 :" to_j_and_k $end
$var wire 1 ;" to_k $end
$var wire 1 0" q $end
$var wire 1 <" NOTHING $end
$scope module JK $end
$var wire 1 ," clk $end
$var wire 1 ) clr_bar $end
$var wire 1 7" j $end
$var wire 1 8" k $end
$var wire 1 <" q_bar $end
$var reg 1 0" q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QB $end
$var wire 1 ," clk $end
$var wire 1 ) clr_bar $end
$var wire 1 )" data $end
$var wire 1 3" feedback $end
$var wire 1 =" j $end
$var wire 1 >" k $end
$var wire 1 6" ld $end
$var wire 1 ?" to_j $end
$var wire 1 @" to_j_and_k $end
$var wire 1 A" to_k $end
$var wire 1 /" q $end
$var wire 1 B" NOTHING $end
$scope module JK $end
$var wire 1 ," clk $end
$var wire 1 ) clr_bar $end
$var wire 1 =" j $end
$var wire 1 >" k $end
$var wire 1 B" q_bar $end
$var reg 1 /" q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QC $end
$var wire 1 ," clk $end
$var wire 1 ) clr_bar $end
$var wire 1 *" data $end
$var wire 1 4" feedback $end
$var wire 1 C" j $end
$var wire 1 D" k $end
$var wire 1 6" ld $end
$var wire 1 E" to_j $end
$var wire 1 F" to_j_and_k $end
$var wire 1 G" to_k $end
$var wire 1 ." q $end
$var wire 1 H" NOTHING $end
$scope module JK $end
$var wire 1 ," clk $end
$var wire 1 ) clr_bar $end
$var wire 1 C" j $end
$var wire 1 D" k $end
$var wire 1 H" q_bar $end
$var reg 1 ." q $end
$upscope $end
$upscope $end
$scope module OUTPUT_QD $end
$var wire 1 ," clk $end
$var wire 1 ) clr_bar $end
$var wire 1 +" data $end
$var wire 1 5" feedback $end
$var wire 1 I" j $end
$var wire 1 J" k $end
$var wire 1 6" ld $end
$var wire 1 K" to_j $end
$var wire 1 L" to_j_and_k $end
$var wire 1 M" to_k $end
$var wire 1 -" q $end
$var wire 1 N" NOTHING $end
$scope module JK $end
$var wire 1 ," clk $end
$var wire 1 ) clr_bar $end
$var wire 1 I" j $end
$var wire 1 J" k $end
$var wire 1 N" q_bar $end
$var reg 1 -" q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module MUX8 $end
$var wire 8 O" A8 [7:0] $end
$var wire 8 P" B8 [7:0] $end
$var wire 1 Q" EN $end
$var wire 1 B EN_BAR $end
$var wire 1 ' S $end
$var wire 8 R" Y8 [7:0] $end
$scope module MUX0 $end
$var wire 4 S" a [3:0] $end
$var wire 4 T" b [3:0] $end
$var wire 1 Q" en $end
$var wire 1 ' s $end
$var reg 4 U" y [3:0] $end
$upscope $end
$scope module MUX1 $end
$var wire 4 V" a [3:0] $end
$var wire 4 W" b [3:0] $end
$var wire 1 Q" en $end
$var wire 1 ' s $end
$var reg 4 X" y [3:0] $end
$upscope $end
$upscope $end
$scope module OPCODEDEC0 $end
$var wire 1 9 EIL_BAR $end
$var wire 1 Y" LOW $end
$var wire 4 Z" MW_AD_HIGH [7:4] $end
$var wire 4 [" MW_BOP [12:9] $end
$var wire 4 \" OPCODE [3:0] $end
$var wire 1 ]" W1 $end
$var wire 4 ^" TO_COUNTER [7:4] $end
$scope module U1 $end
$var wire 4 _" A4 [3:0] $end
$var wire 4 `" B4 [3:0] $end
$var wire 1 a" EN $end
$var wire 1 Y" EN_BAR $end
$var wire 4 b" Y4 [3:0] $end
$var wire 1 ]" S $end
$scope module MUX0 $end
$var wire 4 c" a [3:0] $end
$var wire 4 d" b [3:0] $end
$var wire 1 a" en $end
$var wire 1 ]" s $end
$var reg 4 e" y [3:0] $end
$upscope $end
$upscope $end
$scope module U2 $end
$var wire 1 f" a $end
$var wire 1 g" b $end
$var wire 1 h" c $end
$var wire 1 i" d $end
$var wire 1 ]" y $end
$upscope $end
$upscope $end
$scope module XOR_2 $end
$var wire 1 j" a $end
$var wire 1 N b $end
$var wire 1 G y $end
$upscope $end
$upscope $end
$scope module PROCESSOR_SECTION $end
$var wire 11 k" CONTROL_BITS [23:13] $end
$var wire 8 l" DATA_IN_A [7:0] $end
$var wire 8 m" DATA_IN_B [7:0] $end
$var wire 8 n" DATA_OUT [7:0] $end
$var wire 1 9 EIL_BAR $end
$var wire 1 o" LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 4 p" STATUS_BITS [3:0] $end
$var wire 8 q" IN_ZP [7:0] $end
$var wire 8 r" DATA_OUT_TB [7:0] $end
$var wire 8 s" DATA_OUT_TA [7:0] $end
$var wire 8 t" DATA_OUT_B [7:0] $end
$var wire 8 u" DATA_OUT_A [7:0] $end
$var wire 1 v" CIN $end
$var wire 1 w" B_SOURCE $end
$var wire 1 x" A_SOURCE $end
$var wire 8 y" ALU_OUT [7:0] $end
$var wire 8 z" ALU_IN_B [7:0] $end
$var wire 8 {" ALU_IN_A [7:0] $end
$var wire 5 |" ALU_FUNC [19:15] $end
$var wire 3 }" ALU_DEST [23:21] $end
$scope module ALU1 $end
$var wire 5 ~" ALU_FUNC [19:15] $end
$var wire 1 !# C4 $end
$var wire 1 v" CIN $end
$var wire 1 "# Z $end
$var wire 8 ## OUT8 [7:0] $end
$var wire 1 $# NOTHING4 $end
$var wire 1 %# NOTHING3 $end
$var wire 1 &# NOTHING2 $end
$var wire 1 '# NOTHING1 $end
$var wire 8 (# IN_B [7:0] $end
$var wire 8 )# IN_A [7:0] $end
$var wire 1 *# CARRY $end
$var wire 1 +# C8 $end
$var wire 1 ,# AEQB2 $end
$var wire 1 -# AEQB1 $end
$scope module AND1 $end
$var wire 1 "# y $end
$var wire 1 ,# b $end
$var wire 1 -# a $end
$upscope $end
$scope module U1 $end
$var wire 1 .# A0_BAR $end
$var wire 1 /# A1_BAR $end
$var wire 1 0# A2_BAR $end
$var wire 1 1# A3_BAR $end
$var wire 1 2# B0_BAR $end
$var wire 1 3# B1_BAR $end
$var wire 1 4# B2_BAR $end
$var wire 1 5# B3_BAR $end
$var wire 1 v" CI $end
$var wire 1 6# M $end
$var wire 1 7# S0 $end
$var wire 1 8# S0_SIG $end
$var wire 1 9# S1 $end
$var wire 1 :# S1_SIG $end
$var wire 1 ;# S2 $end
$var wire 1 <# S2_SIG $end
$var wire 1 =# S3 $end
$var wire 1 ># S3_SIG $end
$var wire 1 '# P_BAR $end
$var wire 1 &# G_BAR $end
$var wire 1 ?# F3_SIG $end
$var wire 1 @# F3_BAR $end
$var wire 1 A# F2_SIG $end
$var wire 1 B# F2_BAR $end
$var wire 1 C# F1_SIG $end
$var wire 1 D# F1_BAR $end
$var wire 1 E# F0_SIG $end
$var wire 1 F# F0_BAR $end
$var wire 1 *# CO $end
$var wire 1 G# B3_SIG $end
$var wire 1 H# B2_SIG $end
$var wire 1 I# B1_SIG $end
$var wire 1 J# B0_SIG $end
$var wire 1 -# AEQB $end
$var wire 1 K# A3_SIG $end
$var wire 1 L# A2_SIG $end
$var wire 1 M# A1_SIG $end
$var wire 1 N# A0_SIG $end
$scope module INV1 $end
$var wire 1 1# a $end
$var wire 1 K# y $end
$upscope $end
$scope module INV10 $end
$var wire 1 B# y $end
$var wire 1 A# a $end
$upscope $end
$scope module INV11 $end
$var wire 1 D# y $end
$var wire 1 C# a $end
$upscope $end
$scope module INV12 $end
$var wire 1 F# y $end
$var wire 1 E# a $end
$upscope $end
$scope module INV2 $end
$var wire 1 0# a $end
$var wire 1 L# y $end
$upscope $end
$scope module INV3 $end
$var wire 1 /# a $end
$var wire 1 M# y $end
$upscope $end
$scope module INV4 $end
$var wire 1 .# a $end
$var wire 1 N# y $end
$upscope $end
$scope module INV5 $end
$var wire 1 5# a $end
$var wire 1 G# y $end
$upscope $end
$scope module INV6 $end
$var wire 1 4# a $end
$var wire 1 H# y $end
$upscope $end
$scope module INV7 $end
$var wire 1 3# a $end
$var wire 1 I# y $end
$upscope $end
$scope module INV8 $end
$var wire 1 2# a $end
$var wire 1 J# y $end
$upscope $end
$scope module INV9 $end
$var wire 1 @# y $end
$var wire 1 ?# a $end
$upscope $end
$scope module U1 $end
$var wire 1 N# a0 $end
$var wire 1 M# a1 $end
$var wire 1 L# a2 $end
$var wire 1 K# a3 $end
$var wire 1 J# b0 $end
$var wire 1 I# b1 $end
$var wire 1 H# b2 $end
$var wire 1 G# b3 $end
$var wire 1 v" ci_bar $end
$var wire 1 6# m $end
$var wire 1 8# s0 $end
$var wire 1 :# s1 $end
$var wire 1 <# s2 $end
$var wire 1 ># s3 $end
$var wire 1 &# y $end
$var wire 1 '# x $end
$var wire 1 O# m_bar $end
$var wire 1 P# input3_out2 $end
$var wire 1 Q# input3_out1 $end
$var wire 1 R# input2_out2 $end
$var wire 1 S# input2_out1 $end
$var wire 1 T# input1_out2 $end
$var wire 1 U# input1_out1 $end
$var wire 1 V# input0_out2 $end
$var wire 1 W# input0_out1 $end
$var wire 1 ?# f3 $end
$var wire 1 A# f2 $end
$var wire 1 C# f1 $end
$var wire 1 E# f0 $end
$var wire 1 *# co_bar $end
$var wire 1 -# aeqb $end
$scope module AEQB $end
$var wire 1 -# aeqb $end
$var wire 1 ?# f3 $end
$var wire 1 A# f2 $end
$var wire 1 C# f1 $end
$var wire 1 E# f0 $end
$upscope $end
$scope module GPC $end
$var wire 1 v" ci_bar $end
$var wire 1 *# co_bar $end
$var wire 1 '# x $end
$var wire 1 &# y $end
$var wire 1 P# input3_out2 $end
$var wire 1 Q# input3_out1 $end
$var wire 1 R# input2_out2 $end
$var wire 1 S# input2_out1 $end
$var wire 1 T# input1_out2 $end
$var wire 1 U# input1_out1 $end
$var wire 1 V# input0_out2 $end
$var wire 1 W# input0_out1 $end
$upscope $end
$scope module INPUT0 $end
$var wire 1 N# a $end
$var wire 1 J# b $end
$var wire 1 W# out1 $end
$var wire 1 V# out2 $end
$var wire 1 8# s0 $end
$var wire 1 :# s1 $end
$var wire 1 <# s2 $end
$var wire 1 ># s3 $end
$upscope $end
$scope module INPUT1 $end
$var wire 1 M# a $end
$var wire 1 I# b $end
$var wire 1 U# out1 $end
$var wire 1 T# out2 $end
$var wire 1 8# s0 $end
$var wire 1 :# s1 $end
$var wire 1 <# s2 $end
$var wire 1 ># s3 $end
$upscope $end
$scope module INPUT2 $end
$var wire 1 L# a $end
$var wire 1 H# b $end
$var wire 1 S# out1 $end
$var wire 1 R# out2 $end
$var wire 1 8# s0 $end
$var wire 1 :# s1 $end
$var wire 1 <# s2 $end
$var wire 1 ># s3 $end
$upscope $end
$scope module INPUT3 $end
$var wire 1 K# a $end
$var wire 1 G# b $end
$var wire 1 Q# out1 $end
$var wire 1 P# out2 $end
$var wire 1 8# s0 $end
$var wire 1 :# s1 $end
$var wire 1 <# s2 $end
$var wire 1 ># s3 $end
$upscope $end
$scope module M_BAR $end
$var wire 1 6# a $end
$var wire 1 O# y $end
$upscope $end
$scope module OUT_F0 $end
$var wire 1 v" ci_bar $end
$var wire 1 E# f0 $end
$var wire 1 W# input0_out1 $end
$var wire 1 V# input0_out2 $end
$var wire 1 O# m_bar $end
$upscope $end
$scope module OUT_F1 $end
$var wire 1 v" ci_bar $end
$var wire 1 C# f1 $end
$var wire 1 W# input0_out1 $end
$var wire 1 V# input0_out2 $end
$var wire 1 U# input1_out1 $end
$var wire 1 T# input1_out2 $end
$var wire 1 O# m_bar $end
$upscope $end
$scope module OUT_F2 $end
$var wire 1 v" ci_bar $end
$var wire 1 A# f2 $end
$var wire 1 W# input0_out1 $end
$var wire 1 V# input0_out2 $end
$var wire 1 U# input1_out1 $end
$var wire 1 T# input1_out2 $end
$var wire 1 S# input2_out1 $end
$var wire 1 R# input2_out2 $end
$var wire 1 O# m_bar $end
$upscope $end
$scope module OUT_F3 $end
$var wire 1 v" ci_bar $end
$var wire 1 ?# f3 $end
$var wire 1 W# input0_out1 $end
$var wire 1 V# input0_out2 $end
$var wire 1 U# input1_out1 $end
$var wire 1 T# input1_out2 $end
$var wire 1 S# input2_out1 $end
$var wire 1 R# input2_out2 $end
$var wire 1 Q# input3_out1 $end
$var wire 1 P# input3_out2 $end
$var wire 1 O# m_bar $end
$upscope $end
$upscope $end
$upscope $end
$scope module U2 $end
$var wire 1 X# A0_BAR $end
$var wire 1 Y# A1_BAR $end
$var wire 1 Z# A2_BAR $end
$var wire 1 [# A3_BAR $end
$var wire 1 \# B0_BAR $end
$var wire 1 ]# B1_BAR $end
$var wire 1 ^# B2_BAR $end
$var wire 1 _# B3_BAR $end
$var wire 1 *# CI $end
$var wire 1 `# M $end
$var wire 1 a# S0 $end
$var wire 1 b# S0_SIG $end
$var wire 1 c# S1 $end
$var wire 1 d# S1_SIG $end
$var wire 1 e# S2 $end
$var wire 1 f# S2_SIG $end
$var wire 1 g# S3 $end
$var wire 1 h# S3_SIG $end
$var wire 1 %# P_BAR $end
$var wire 1 $# G_BAR $end
$var wire 1 i# F3_SIG $end
$var wire 1 j# F3_BAR $end
$var wire 1 k# F2_SIG $end
$var wire 1 l# F2_BAR $end
$var wire 1 m# F1_SIG $end
$var wire 1 n# F1_BAR $end
$var wire 1 o# F0_SIG $end
$var wire 1 p# F0_BAR $end
$var wire 1 +# CO $end
$var wire 1 q# B3_SIG $end
$var wire 1 r# B2_SIG $end
$var wire 1 s# B1_SIG $end
$var wire 1 t# B0_SIG $end
$var wire 1 ,# AEQB $end
$var wire 1 u# A3_SIG $end
$var wire 1 v# A2_SIG $end
$var wire 1 w# A1_SIG $end
$var wire 1 x# A0_SIG $end
$scope module INV1 $end
$var wire 1 [# a $end
$var wire 1 u# y $end
$upscope $end
$scope module INV10 $end
$var wire 1 l# y $end
$var wire 1 k# a $end
$upscope $end
$scope module INV11 $end
$var wire 1 n# y $end
$var wire 1 m# a $end
$upscope $end
$scope module INV12 $end
$var wire 1 p# y $end
$var wire 1 o# a $end
$upscope $end
$scope module INV2 $end
$var wire 1 Z# a $end
$var wire 1 v# y $end
$upscope $end
$scope module INV3 $end
$var wire 1 Y# a $end
$var wire 1 w# y $end
$upscope $end
$scope module INV4 $end
$var wire 1 X# a $end
$var wire 1 x# y $end
$upscope $end
$scope module INV5 $end
$var wire 1 _# a $end
$var wire 1 q# y $end
$upscope $end
$scope module INV6 $end
$var wire 1 ^# a $end
$var wire 1 r# y $end
$upscope $end
$scope module INV7 $end
$var wire 1 ]# a $end
$var wire 1 s# y $end
$upscope $end
$scope module INV8 $end
$var wire 1 \# a $end
$var wire 1 t# y $end
$upscope $end
$scope module INV9 $end
$var wire 1 j# y $end
$var wire 1 i# a $end
$upscope $end
$scope module U1 $end
$var wire 1 x# a0 $end
$var wire 1 w# a1 $end
$var wire 1 v# a2 $end
$var wire 1 u# a3 $end
$var wire 1 t# b0 $end
$var wire 1 s# b1 $end
$var wire 1 r# b2 $end
$var wire 1 q# b3 $end
$var wire 1 *# ci_bar $end
$var wire 1 `# m $end
$var wire 1 b# s0 $end
$var wire 1 d# s1 $end
$var wire 1 f# s2 $end
$var wire 1 h# s3 $end
$var wire 1 $# y $end
$var wire 1 %# x $end
$var wire 1 y# m_bar $end
$var wire 1 z# input3_out2 $end
$var wire 1 {# input3_out1 $end
$var wire 1 |# input2_out2 $end
$var wire 1 }# input2_out1 $end
$var wire 1 ~# input1_out2 $end
$var wire 1 !$ input1_out1 $end
$var wire 1 "$ input0_out2 $end
$var wire 1 #$ input0_out1 $end
$var wire 1 i# f3 $end
$var wire 1 k# f2 $end
$var wire 1 m# f1 $end
$var wire 1 o# f0 $end
$var wire 1 +# co_bar $end
$var wire 1 ,# aeqb $end
$scope module AEQB $end
$var wire 1 ,# aeqb $end
$var wire 1 i# f3 $end
$var wire 1 k# f2 $end
$var wire 1 m# f1 $end
$var wire 1 o# f0 $end
$upscope $end
$scope module GPC $end
$var wire 1 *# ci_bar $end
$var wire 1 +# co_bar $end
$var wire 1 %# x $end
$var wire 1 $# y $end
$var wire 1 z# input3_out2 $end
$var wire 1 {# input3_out1 $end
$var wire 1 |# input2_out2 $end
$var wire 1 }# input2_out1 $end
$var wire 1 ~# input1_out2 $end
$var wire 1 !$ input1_out1 $end
$var wire 1 "$ input0_out2 $end
$var wire 1 #$ input0_out1 $end
$upscope $end
$scope module INPUT0 $end
$var wire 1 x# a $end
$var wire 1 t# b $end
$var wire 1 #$ out1 $end
$var wire 1 "$ out2 $end
$var wire 1 b# s0 $end
$var wire 1 d# s1 $end
$var wire 1 f# s2 $end
$var wire 1 h# s3 $end
$upscope $end
$scope module INPUT1 $end
$var wire 1 w# a $end
$var wire 1 s# b $end
$var wire 1 !$ out1 $end
$var wire 1 ~# out2 $end
$var wire 1 b# s0 $end
$var wire 1 d# s1 $end
$var wire 1 f# s2 $end
$var wire 1 h# s3 $end
$upscope $end
$scope module INPUT2 $end
$var wire 1 v# a $end
$var wire 1 r# b $end
$var wire 1 }# out1 $end
$var wire 1 |# out2 $end
$var wire 1 b# s0 $end
$var wire 1 d# s1 $end
$var wire 1 f# s2 $end
$var wire 1 h# s3 $end
$upscope $end
$scope module INPUT3 $end
$var wire 1 u# a $end
$var wire 1 q# b $end
$var wire 1 {# out1 $end
$var wire 1 z# out2 $end
$var wire 1 b# s0 $end
$var wire 1 d# s1 $end
$var wire 1 f# s2 $end
$var wire 1 h# s3 $end
$upscope $end
$scope module M_BAR $end
$var wire 1 `# a $end
$var wire 1 y# y $end
$upscope $end
$scope module OUT_F0 $end
$var wire 1 *# ci_bar $end
$var wire 1 o# f0 $end
$var wire 1 #$ input0_out1 $end
$var wire 1 "$ input0_out2 $end
$var wire 1 y# m_bar $end
$upscope $end
$scope module OUT_F1 $end
$var wire 1 *# ci_bar $end
$var wire 1 m# f1 $end
$var wire 1 #$ input0_out1 $end
$var wire 1 "$ input0_out2 $end
$var wire 1 !$ input1_out1 $end
$var wire 1 ~# input1_out2 $end
$var wire 1 y# m_bar $end
$upscope $end
$scope module OUT_F2 $end
$var wire 1 *# ci_bar $end
$var wire 1 k# f2 $end
$var wire 1 #$ input0_out1 $end
$var wire 1 "$ input0_out2 $end
$var wire 1 !$ input1_out1 $end
$var wire 1 ~# input1_out2 $end
$var wire 1 }# input2_out1 $end
$var wire 1 |# input2_out2 $end
$var wire 1 y# m_bar $end
$upscope $end
$scope module OUT_F3 $end
$var wire 1 *# ci_bar $end
$var wire 1 i# f3 $end
$var wire 1 #$ input0_out1 $end
$var wire 1 "$ input0_out2 $end
$var wire 1 !$ input1_out1 $end
$var wire 1 ~# input1_out2 $end
$var wire 1 }# input2_out1 $end
$var wire 1 |# input2_out2 $end
$var wire 1 {# input3_out1 $end
$var wire 1 z# input3_out2 $end
$var wire 1 y# m_bar $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module F_REGISTER $end
$var wire 8 $$ DATA_IN [7:0] $end
$var wire 1 %$ ENABLE_CLK $end
$var wire 1 &$ LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 '$ W1 $end
$var wire 8 ($ DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 )$ D [7:0] $end
$var wire 1 *$ EN $end
$var wire 1 &$ EN_BAR $end
$var wire 8 +$ Q [7:0] $end
$var wire 1 '$ CLK $end
$scope module U1 $end
$var wire 1 ,$ d0 $end
$var wire 1 -$ d1 $end
$var wire 1 .$ d2 $end
$var wire 1 /$ d3 $end
$var wire 1 0$ d4 $end
$var wire 1 1$ d5 $end
$var wire 1 2$ d6 $end
$var wire 1 3$ d7 $end
$var wire 1 &$ en $end
$var wire 1 4$ q0 $end
$var wire 1 5$ q1 $end
$var wire 1 6$ q2 $end
$var wire 1 7$ q3 $end
$var wire 1 8$ q4 $end
$var wire 1 9$ q5 $end
$var wire 1 :$ q6 $end
$var wire 1 ;$ q7 $end
$var wire 1 '$ clk $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 %$ b $end
$var wire 1 '$ y $end
$upscope $end
$upscope $end
$scope module MUX_A $end
$var wire 1 <$ EN $end
$var wire 1 o" EN_BAR $end
$var wire 1 x" S $end
$var wire 8 =$ Y8 [7:0] $end
$var wire 8 >$ B8 [7:0] $end
$var wire 8 ?$ A8 [7:0] $end
$scope module MUX0 $end
$var wire 4 @$ a [3:0] $end
$var wire 4 A$ b [3:0] $end
$var wire 1 <$ en $end
$var wire 1 x" s $end
$var reg 4 B$ y [3:0] $end
$upscope $end
$scope module MUX1 $end
$var wire 4 C$ a [3:0] $end
$var wire 4 D$ b [3:0] $end
$var wire 1 <$ en $end
$var wire 1 x" s $end
$var reg 4 E$ y [3:0] $end
$upscope $end
$upscope $end
$scope module MUX_B $end
$var wire 1 F$ EN $end
$var wire 1 o" EN_BAR $end
$var wire 1 w" S $end
$var wire 8 G$ Y8 [7:0] $end
$var wire 8 H$ B8 [7:0] $end
$var wire 8 I$ A8 [7:0] $end
$scope module MUX0 $end
$var wire 4 J$ a [3:0] $end
$var wire 4 K$ b [3:0] $end
$var wire 1 F$ en $end
$var wire 1 w" s $end
$var reg 4 L$ y [3:0] $end
$upscope $end
$scope module MUX1 $end
$var wire 4 M$ a [3:0] $end
$var wire 4 N$ b [3:0] $end
$var wire 1 F$ en $end
$var wire 1 w" s $end
$var reg 4 O$ y [3:0] $end
$upscope $end
$upscope $end
$scope module REGISTERA $end
$var wire 8 P$ DATA_IN [7:0] $end
$var wire 1 9 ENABLE_CLK $end
$var wire 1 Q$ LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 R$ W1 $end
$var wire 8 S$ DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 T$ D [7:0] $end
$var wire 1 U$ EN $end
$var wire 1 Q$ EN_BAR $end
$var wire 8 V$ Q [7:0] $end
$var wire 1 R$ CLK $end
$scope module U1 $end
$var wire 1 W$ d0 $end
$var wire 1 X$ d1 $end
$var wire 1 Y$ d2 $end
$var wire 1 Z$ d3 $end
$var wire 1 [$ d4 $end
$var wire 1 \$ d5 $end
$var wire 1 ]$ d6 $end
$var wire 1 ^$ d7 $end
$var wire 1 Q$ en $end
$var wire 1 _$ q0 $end
$var wire 1 `$ q1 $end
$var wire 1 a$ q2 $end
$var wire 1 b$ q3 $end
$var wire 1 c$ q4 $end
$var wire 1 d$ q5 $end
$var wire 1 e$ q6 $end
$var wire 1 f$ q7 $end
$var wire 1 R$ clk $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 9 b $end
$var wire 1 R$ y $end
$upscope $end
$upscope $end
$scope module REGISTERB $end
$var wire 8 g$ DATA_IN [7:0] $end
$var wire 1 9 ENABLE_CLK $end
$var wire 1 h$ LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 i$ W1 $end
$var wire 8 j$ DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 k$ D [7:0] $end
$var wire 1 l$ EN $end
$var wire 1 h$ EN_BAR $end
$var wire 8 m$ Q [7:0] $end
$var wire 1 i$ CLK $end
$scope module U1 $end
$var wire 1 n$ d0 $end
$var wire 1 o$ d1 $end
$var wire 1 p$ d2 $end
$var wire 1 q$ d3 $end
$var wire 1 r$ d4 $end
$var wire 1 s$ d5 $end
$var wire 1 t$ d6 $end
$var wire 1 u$ d7 $end
$var wire 1 h$ en $end
$var wire 1 v$ q0 $end
$var wire 1 w$ q1 $end
$var wire 1 x$ q2 $end
$var wire 1 y$ q3 $end
$var wire 1 z$ q4 $end
$var wire 1 {$ q5 $end
$var wire 1 |$ q6 $end
$var wire 1 }$ q7 $end
$var wire 1 i$ clk $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 9 b $end
$var wire 1 i$ y $end
$upscope $end
$upscope $end
$scope module TEMP_REGISTER_A $end
$var wire 8 ~$ DATA_IN [7:0] $end
$var wire 1 !% ENABLE_CLK $end
$var wire 1 "% LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 #% W1 $end
$var wire 8 $% DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 %% D [7:0] $end
$var wire 1 &% EN $end
$var wire 1 "% EN_BAR $end
$var wire 8 '% Q [7:0] $end
$var wire 1 #% CLK $end
$scope module U1 $end
$var wire 1 (% d0 $end
$var wire 1 )% d1 $end
$var wire 1 *% d2 $end
$var wire 1 +% d3 $end
$var wire 1 ,% d4 $end
$var wire 1 -% d5 $end
$var wire 1 .% d6 $end
$var wire 1 /% d7 $end
$var wire 1 "% en $end
$var wire 1 0% q0 $end
$var wire 1 1% q1 $end
$var wire 1 2% q2 $end
$var wire 1 3% q3 $end
$var wire 1 4% q4 $end
$var wire 1 5% q5 $end
$var wire 1 6% q6 $end
$var wire 1 7% q7 $end
$var wire 1 #% clk $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 !% b $end
$var wire 1 #% y $end
$upscope $end
$upscope $end
$scope module TEMP_REGISTER_B $end
$var wire 8 8% DATA_IN [7:0] $end
$var wire 1 9% ENABLE_CLK $end
$var wire 1 :% LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 ;% W1 $end
$var wire 8 <% DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 =% D [7:0] $end
$var wire 1 >% EN $end
$var wire 1 :% EN_BAR $end
$var wire 8 ?% Q [7:0] $end
$var wire 1 ;% CLK $end
$scope module U1 $end
$var wire 1 @% d0 $end
$var wire 1 A% d1 $end
$var wire 1 B% d2 $end
$var wire 1 C% d3 $end
$var wire 1 D% d4 $end
$var wire 1 E% d5 $end
$var wire 1 F% d6 $end
$var wire 1 G% d7 $end
$var wire 1 :% en $end
$var wire 1 H% q0 $end
$var wire 1 I% q1 $end
$var wire 1 J% q2 $end
$var wire 1 K% q3 $end
$var wire 1 L% q4 $end
$var wire 1 M% q5 $end
$var wire 1 N% q6 $end
$var wire 1 O% q7 $end
$var wire 1 ;% clk $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 9% b $end
$var wire 1 ;% y $end
$upscope $end
$upscope $end
$scope module ZP_BIT1 $end
$var wire 8 P% F8 [7:0] $end
$var wire 1 Q% ZP_BAR $end
$var wire 5 R% W [4:0] $end
$scope module U1 $end
$var wire 1 S% a $end
$var wire 1 T% b $end
$var wire 1 U% y $end
$upscope $end
$scope module U2 $end
$var wire 1 V% a $end
$var wire 1 W% b $end
$var wire 1 X% y $end
$upscope $end
$scope module U3 $end
$var wire 1 Y% a $end
$var wire 1 Z% b $end
$var wire 1 [% y $end
$upscope $end
$scope module U4 $end
$var wire 1 \% a $end
$var wire 1 ]% b $end
$var wire 1 ^% y $end
$upscope $end
$scope module U5 $end
$var wire 1 _% a $end
$var wire 1 `% b $end
$var wire 1 a% c $end
$var wire 1 b% d $end
$var wire 1 Q% y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0b%
0a%
0`%
0_%
0^%
1]%
1\%
0[%
1Z%
1Y%
0X%
1W%
1V%
0U%
1T%
1S%
bz0000 R%
1Q%
b11111111 P%
1O%
1N%
1M%
1L%
1K%
1J%
1I%
1H%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
b11111111 ?%
1>%
bx =%
b11111111 <%
1;%
0:%
19%
bx 8%
17%
16%
15%
14%
13%
12%
11%
10%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
b11111111 '%
1&%
bx %%
b11111111 $%
1#%
0"%
1!%
bx ~$
1}$
1|$
1{$
1z$
1y$
1x$
1w$
1v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
b11111111 m$
1l$
b0 k$
b11111111 j$
xi$
0h$
b0 g$
1f$
1e$
1d$
1c$
1b$
1a$
1`$
1_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
b11111111 V$
1U$
b0 T$
b11111111 S$
xR$
0Q$
b0 P$
b0 O$
b1111 N$
b1111 M$
b0 L$
b1111 K$
b1111 J$
b11111111 I$
b11111111 H$
b0 G$
1F$
b0 E$
b1111 D$
b1111 C$
b0 B$
b1111 A$
b1111 @$
b11111111 ?$
b11111111 >$
b0 =$
1<$
1;$
1:$
19$
18$
17$
16$
15$
14$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
x,$
b11111111 +$
1*$
bx )$
b11111111 ($
1'$
0&$
1%$
bx $$
x#$
0"$
x!$
0~#
x}#
0|#
x{#
0z#
0y#
1x#
1w#
1v#
1u#
1t#
1s#
1r#
1q#
xp#
xo#
xn#
xm#
xl#
xk#
xj#
xi#
zh#
1g#
zf#
1e#
zd#
1c#
zb#
1a#
1`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
xW#
0V#
xU#
0T#
xS#
0R#
xQ#
0P#
0O#
1N#
1M#
1L#
1K#
1J#
1I#
1H#
1G#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
z>#
1=#
z<#
1;#
z:#
19#
z8#
17#
16#
05#
04#
03#
02#
01#
00#
0/#
0.#
x-#
x,#
x+#
x*#
b0 )#
b0 (#
x'#
1&#
x%#
1$#
bx ##
x"#
x!#
b11111 ~"
b111 }"
b11111 |"
b0 {"
b0 z"
bx y"
1x"
1w"
1v"
b11111111 u"
b11111111 t"
b11111111 s"
b11111111 r"
b11111111 q"
b1xxx p"
0o"
b11111111 n"
b0 m"
b0 l"
b11111111111 k"
1j"
1i"
1h"
1g"
1f"
b0 e"
b1111 d"
b0 c"
b0 b"
1a"
b1111 `"
b0 _"
b0 ^"
0]"
b0 \"
b1111 ["
b1111 Z"
0Y"
b0 X"
b1111 W"
b0 V"
b0 U"
b1111 T"
b0 S"
b0 R"
1Q"
b11111111 P"
b0 O"
1N"
xM"
1L"
xK"
xJ"
xI"
1H"
xG"
1F"
xE"
xD"
xC"
1B"
xA"
1@"
x?"
x>"
x="
1<"
x;"
1:"
x9"
x8"
x7"
16"
05"
04"
03"
02"
01"
00"
0/"
0."
0-"
z,"
x+"
x*"
x)"
x("
1'"
1&"
1%"
0$"
1#"
0""
1!"
0~
1}
1|
0{
1z
1y
0x
1w
1v
0u
1t
1s
0r
1q
1p
0o
1n
1m
0l
0k
0j
1i
1h
0g
0f
0e
0d
zc
0b
1a
1`
1_
0^
b0 ]
b0 \
0[
1Z
b111 Y
1X
1W
xV
xU
xT
1S
1R
1Q
b1111 P
b0 O
0N
b11111111111 M
1L
b0 K
b0 J
b1111 I
b111 H
0G
1F
b1xxx E
b0 D
b111111111111111111110111 C
0B
b11111111 A
1@
b11111111111 ?
b11111111 >
b0 =
b1xxx <
b0 ;
b111111111111111111110111 :
z9
b0 8
b0 7
b111 6
b1111 5
14
13
12
b1111 1
10
b11111 /
b111 .
b11111111111 -
b0 ,
b111111111111111111110111 +
0*
0)
b0 (
0'
0&
b0 %
b0 $
b11111111 #
b0 "
b111111111111111111110111 !
$end
#10
1R$
1i$
1*
#15
1)
#20
xR$
xi$
0*
#30
1R$
1i$
1*
#35
0)
#40
xR$
xi$
0*
#50
1R$
1i$
1*
#60
xR$
xi$
0*
#70
1R$
1i$
1*
#75
1n$
1o$
1Y$
1&
b11 %
b11 8
b11 m"
b11 g$
b11 k$
b100 $
b100 7
b100 l"
b100 P$
b100 T$
b1 (
b1 ;
b1 D
b1 \"
b1 _"
b1 c"
#80
xR$
xi$
0*
#90
1R$
1i$
1*
#95
0&
#100
xR$
xi$
0*
#110
1R$
1i$
1*
#120
xR$
xi$
0*
#130
1R$
1i$
1*
#140
xR$
xi$
0*
#150
1R$
1i$
1*
#160
xR$
xi$
0*
#170
1R$
1i$
1*
#180
xR$
xi$
0*
#190
1R$
1i$
1*
#195
0n$
1W$
1X$
1&
b10 %
b10 8
b10 m"
b10 g$
b10 k$
b111 $
b111 7
b111 l"
b111 P$
b111 T$
b10 (
b10 ;
b10 D
b10 \"
b10 _"
b10 c"
#200
xR$
xi$
0*
#210
1R$
1i$
1*
#215
0&
#220
xR$
xi$
0*
#230
1R$
1i$
1*
#240
xR$
xi$
0*
#250
1R$
1i$
1*
#260
xR$
xi$
0*
#270
1R$
1i$
1*
#280
xR$
xi$
0*
#290
1R$
1i$
1*
#300
xR$
xi$
0*
#310
1R$
1i$
1*
#320
xR$
xi$
0*
#330
1R$
1i$
1*
#335
