{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09873,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09937,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00127251,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00183554,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000475494,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00183554,
	"finish__design__instance__count__class:fill_cell": 3342,
	"finish__design__instance__area__class:fill_cell": 18336.7,
	"finish__design__instance__count__class:tap_cell": 248,
	"finish__design__instance__area__class:tap_cell": 65.968,
	"finish__design__instance__count__class:buffer": 45,
	"finish__design__instance__area__class:buffer": 54.264,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 73,
	"finish__design__instance__area__class:timing_repair_buffer": 60.648,
	"finish__design__instance__count__class:inverter": 46,
	"finish__design__instance__area__class:inverter": 25.27,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 0.532,
	"finish__design__instance__count__class:sequential_cell": 26,
	"finish__design__instance__area__class:sequential_cell": 127.68,
	"finish__design__instance__count__class:multi_input_combinational_cell": 474,
	"finish__design__instance__area__class:multi_input_combinational_cell": 706.762,
	"finish__design__instance__count": 4258,
	"finish__design__instance__area": 19381.8,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.633873,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.686101,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000397723,
	"finish__power__switching__total": 0.00028817,
	"finish__power__leakage__total": 2.44019e-05,
	"finish__power__total": 0.000710296,
	"finish__design__io": 81,
	"finish__design__die__area": 22500,
	"finish__design__core__area": 19381.8,
	"finish__design__instance__count": 916,
	"finish__design__instance__area": 1045.11,
	"finish__design__instance__count__stdcell": 916,
	"finish__design__instance__area__stdcell": 1045.11,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0539224,
	"finish__design__instance__utilization__stdcell": 0.0539224,
	"finish__design__rows": 99,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 99,
	"finish__design__sites": 72864,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 72864,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}