Fitter report for DE0_Nano_QSYS
Mon Sep 02 05:01:30 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Fitter RAM Summary
 28. |top_system|my_nios1:NiosII|my_nios1_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_k0h1:auto_generated|ALTSYNCRAM
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon Sep 02 05:01:30 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DE0_Nano_QSYS                               ;
; Top-level Entity Name              ; top_system                                  ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,830 / 22,320 ( 13 % )                     ;
;     Total combinational functions  ; 2,580 / 22,320 ( 12 % )                     ;
;     Dedicated logic registers      ; 1,647 / 22,320 ( 7 % )                      ;
; Total registers                    ; 1716                                        ;
; Total pins                         ; 53 / 154 ( 34 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 60,416 / 608,256 ( 10 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.7%      ;
;     Processor 3            ;   1.6%      ;
;     Processor 4            ;   1.6%      ;
;     Processor 5            ;   1.6%      ;
;     Processor 6            ;   1.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                    ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                      ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|tx_data[0] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|altsyncram_pvb1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|tx_data[1] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|altsyncram_pvb1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|tx_data[2] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|altsyncram_pvb1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|tx_data[3] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|altsyncram_pvb1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|tx_data[4] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|altsyncram_pvb1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|tx_data[5] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|altsyncram_pvb1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|tx_data[6] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|altsyncram_pvb1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|tx_data[7] ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|altsyncram_pvb1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|alt_jtag_atlantic:my_nios1_jtag_uart_alt_jtag_atlantic|rdata[0]                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0]                                                                                                                  ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|alt_jtag_atlantic:my_nios1_jtag_uart_alt_jtag_atlantic|rdata[1]                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1]                                                                                                                  ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|alt_jtag_atlantic:my_nios1_jtag_uart_alt_jtag_atlantic|rdata[2]                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2]                                                                                                                  ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|alt_jtag_atlantic:my_nios1_jtag_uart_alt_jtag_atlantic|rdata[3]                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3]                                                                                                                  ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|alt_jtag_atlantic:my_nios1_jtag_uart_alt_jtag_atlantic|rdata[4]                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4]                                                                                                                  ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|alt_jtag_atlantic:my_nios1_jtag_uart_alt_jtag_atlantic|rdata[5]                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5]                                                                                                                  ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|alt_jtag_atlantic:my_nios1_jtag_uart_alt_jtag_atlantic|rdata[6]                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6]                                                                                                                  ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|alt_jtag_atlantic:my_nios1_jtag_uart_alt_jtag_atlantic|rdata[7]                                            ; Packed Register ; Register Packing ; Timing optimization                    ; Q         ;                ; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7]                                                                                                                  ; PORTBDATAOUT     ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[0]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[1]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[2]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[3]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[4]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[5]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[6]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[7]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[8]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[9]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                   ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[10]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[11]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[12]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                  ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_bank[0]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_bank[1]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_cmd[0]                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                                                                                                                            ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_cmd[0]                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_WE_N~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_cmd[0]                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_cmd[1]                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                                                                                                                            ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_cmd[1]                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_cmd[1]                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_cmd[2]                                                                                                           ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                            ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_cmd[2]                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_cmd[2]                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_cmd[3]                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_CS_N~output                                                                                                                                                                                                                                                                                                      ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_cmd[3]                                                                                                           ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[0]                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[0]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[0]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[1]                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[1]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[2]                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[2]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[2]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[3]                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[3]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[4]                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[4]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[5]                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[5]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[6]                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[6]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[7]                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[7]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[8]                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[8]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[9]                                                                                                          ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                                                                                                                                                                           ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[9]                                                                                                          ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                     ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[10]                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[10]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[10]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[11]                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[11]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[11]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[12]                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[12]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[12]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[13]                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[13]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[13]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[14]                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[14]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[14]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[15]                                                                                                         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_data[15]                                                                                                         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_dqm[0]                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[0]~output                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_dqm[1]                                                                                                           ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; DRAM_DQM[1]~output                                                                                                                                                                                                                                                                                                    ; I                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe                                                                                                                 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe                                                                                                                 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe                                                                                                                 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_1                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_1                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_1                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_2                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_2                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_2                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_3                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_3                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_3                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_4                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_4                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_4                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_5                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_5                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_5                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_6                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_6                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_6                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_7                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_7                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_7                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_8                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                  ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_8                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_8                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_9                                                                                                    ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_9                                                                                                    ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                     ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_9                                                                                                    ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_10                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_10                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_10                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_11                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_11                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_11                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_12                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_12                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_12                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_13                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_13                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_13                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_14                                                                                                   ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                 ; Q                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_14                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_14                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_15                                                                                                   ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                    ; OE               ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_15                                                                                                   ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[0]                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[0]~input                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[1]                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[1]~input                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[2]                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[2]~input                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[3]                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[3]~input                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[4]                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[4]~input                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[5]                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[5]~input                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[6]                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[6]~input                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[7]                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[7]~input                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[8]                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[8]~input                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[9]                                                                                                         ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[9]~input                                                                                                                                                                                                                                                                                                      ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[10]                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[10]~input                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[11]                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[11]~input                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[12]                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[12]~input                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[13]                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[13]~input                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[14]                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[14]~input                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
; my_nios1:NiosII|my_nios1_sdram:sdram|za_data[15]                                                                                                        ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; DRAM_DQ[15]~input                                                                                                                                                                                                                                                                                                     ; O                ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                           ;
+-----------------------------+----------------+--------------+--------------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To         ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+--------------------+---------------+----------------------------+
; Location                    ;                ;              ; reset_reset_n      ; PIN_E1        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_addr[0]      ; PIN_P2        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_addr[10]     ; PIN_N2        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_addr[11]     ; PIN_N1        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_addr[12]     ; PIN_L4        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_addr[1]      ; PIN_N5        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_addr[2]      ; PIN_N6        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_addr[3]      ; PIN_M8        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_addr[4]      ; PIN_P8        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_addr[5]      ; PIN_T7        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_addr[6]      ; PIN_N8        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_addr[7]      ; PIN_T6        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_addr[8]      ; PIN_R1        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_addr[9]      ; PIN_P1        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_ba[0]        ; PIN_M7        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_ba[1]        ; PIN_M6        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_cas_n        ; PIN_L1        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_cke          ; PIN_L7        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_clk_clk      ; PIN_R4        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_cs_n         ; PIN_P6        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[0]        ; PIN_G2        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[10]       ; PIN_T3        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[11]       ; PIN_R3        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[12]       ; PIN_R5        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[13]       ; PIN_P3        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[14]       ; PIN_N3        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[15]       ; PIN_K1        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[1]        ; PIN_G1        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[2]        ; PIN_L8        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[3]        ; PIN_K5        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[4]        ; PIN_K2        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[5]        ; PIN_J2        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[6]        ; PIN_J1        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[7]        ; PIN_R7        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[8]        ; PIN_T4        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dq[9]        ; PIN_T2        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dqm[0]       ; PIN_R6        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_dqm[1]       ; PIN_T5        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_ras_n        ; PIN_L2        ; QSF Assignment             ;
; Location                    ;                ;              ; sdram_we_n         ; PIN_C2        ; QSF Assignment             ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[0]~reg0    ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[10]~reg0   ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[11]~reg0   ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[12]~reg0   ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[13]~reg0   ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[14]~reg0   ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[15]~reg0   ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[1]~reg0    ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[2]~reg0    ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[3]~reg0    ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[4]~reg0    ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[5]~reg0    ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[6]~reg0    ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[7]~reg0    ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[8]~reg0    ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; my_nios1_sdram ;              ; za_data[9]~reg0    ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[0]          ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[10]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[11]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[12]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[13]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[14]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[15]         ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[1]          ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[2]          ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[3]          ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[4]          ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[5]          ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[6]          ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[7]          ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[8]          ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; my_nios1_sdram ;              ; m_data[9]          ; ON            ; Compiler or HDL Assignment ;
; I/O Standard                ; top_system     ;              ; ADC_CS_N           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; ADC_SADDR          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; ADC_SCLK           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; ADC_SDAT           ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; CLK_50             ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; DEBUG_0            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; DEBUG_1            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; DEBUG_2            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; DEBUG_3            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; DEBUG_4            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; DEBUG_5            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; DEBUG_6            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; clk_clk            ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; leds_export[4]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; leds_export[5]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; leds_export[6]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; leds_export[7]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; reset_reset_n      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_addr[0]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_addr[10]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_addr[11]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_addr[12]     ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_addr[1]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_addr[2]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_addr[3]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_addr[4]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_addr[5]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_addr[6]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_addr[7]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_addr[8]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_addr[9]      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_ba[0]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_ba[1]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_cas_n        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_cke          ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_clk_clk      ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_cs_n         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[0]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[10]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[11]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[12]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[13]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[14]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[15]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[1]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[2]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[3]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[4]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[5]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[6]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[7]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[8]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dq[9]        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dqm[0]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_dqm[1]       ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_ras_n        ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; sdram_we_n         ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; switches_export[0] ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; switches_export[1] ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; switches_export[2] ; 3.3-V LVTTL   ; QSF Assignment             ;
; I/O Standard                ; top_system     ;              ; switches_export[3] ; 3.3-V LVTTL   ; QSF Assignment             ;
+-----------------------------+----------------+--------------+--------------------+---------------+----------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4580 ) ; 0.00 % ( 0 / 4580 )        ; 0.00 % ( 0 / 4580 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4580 ) ; 0.00 % ( 0 / 4580 )        ; 0.00 % ( 0 / 4580 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4328 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 239 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/output_files/DE0_Nano_QSYS.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,830 / 22,320 ( 13 % )    ;
;     -- Combinational with no register       ; 1183                       ;
;     -- Register only                        ; 250                        ;
;     -- Combinational with a register        ; 1397                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1363                       ;
;     -- 3 input functions                    ; 709                        ;
;     -- <=2 input functions                  ; 508                        ;
;     -- Register only                        ; 250                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2380                       ;
;     -- arithmetic mode                      ; 200                        ;
;                                             ;                            ;
; Total registers*                            ; 1,716 / 23,018 ( 7 % )     ;
;     -- Dedicated logic registers            ; 1,647 / 22,320 ( 7 % )     ;
;     -- I/O registers                        ; 69 / 698 ( 10 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 218 / 1,395 ( 16 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 53 / 154 ( 34 % )          ;
;     -- Clock pins                           ; 5 / 7 ( 71 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 11 / 66 ( 17 % )           ;
; Total block memory bits                     ; 60,416 / 608,256 ( 10 % )  ;
; Total block memory implementation bits      ; 101,376 / 608,256 ( 17 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global signals                              ; 6                          ;
;     -- Global clocks                        ; 6 / 20 ( 30 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 4.7% / 4.5% / 4.9%         ;
; Peak interconnect usage (total/H/V)         ; 22.3% / 20.4% / 24.9%      ;
; Maximum fan-out                             ; 1561                       ;
; Highest non-global fan-out                  ; 106                        ;
; Total fan-out                               ; 15097                      ;
; Average fan-out                             ; 3.27                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                    ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                   ; Low                   ; Low                            ;
;                                              ;                       ;                       ;                                ;
; Total logic elements                         ; 2663 / 22320 ( 12 % ) ; 167 / 22320 ( < 1 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register        ; 1101                  ; 82                    ; 0                              ;
;     -- Register only                         ; 237                   ; 13                    ; 0                              ;
;     -- Combinational with a register         ; 1325                  ; 72                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs  ;                       ;                       ;                                ;
;     -- 4 input functions                     ; 1288                  ; 75                    ; 0                              ;
;     -- 3 input functions                     ; 675                   ; 34                    ; 0                              ;
;     -- <=2 input functions                   ; 463                   ; 45                    ; 0                              ;
;     -- Register only                         ; 237                   ; 13                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Logic elements by mode                       ;                       ;                       ;                                ;
;     -- normal mode                           ; 2234                  ; 146                   ; 0                              ;
;     -- arithmetic mode                       ; 192                   ; 8                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total registers                              ; 1631                  ; 85                    ; 0                              ;
;     -- Dedicated logic registers             ; 1562 / 22320 ( 7 % )  ; 85 / 22320 ( < 1 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                         ; 138                   ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Total LABs:  partially or completely used    ; 204 / 1395 ( 15 % )   ; 15 / 1395 ( 1 % )     ; 0 / 1395 ( 0 % )               ;
;                                              ;                       ;                       ;                                ;
; Virtual pins                                 ; 0                     ; 0                     ; 0                              ;
; I/O pins                                     ; 53                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                            ; 60416                 ; 0                     ; 0                              ;
; Total RAM block bits                         ; 101376                ; 0                     ; 0                              ;
; JTAG                                         ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                          ; 11 / 66 ( 16 % )      ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                          ; 5 / 24 ( 20 % )       ; 0 / 24 ( 0 % )        ; 2 / 24 ( 8 % )                 ;
; Double Data Rate I/O output circuitry        ; 37 / 220 ( 16 % )     ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 16 / 220 ( 7 % )      ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                              ;                       ;                       ;                                ;
; Connections                                  ;                       ;                       ;                                ;
;     -- Input Connections                     ; 1856                  ; 125                   ; 1                              ;
;     -- Registered Input Connections          ; 1677                  ; 93                    ; 0                              ;
;     -- Output Connections                    ; 238                   ; 182                   ; 1562                           ;
;     -- Registered Output Connections         ; 6                     ; 182                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Internal Connections                         ;                       ;                       ;                                ;
;     -- Total Connections                     ; 14470                 ; 963                   ; 1571                           ;
;     -- Registered Connections                ; 7265                  ; 675                   ; 0                              ;
;                                              ;                       ;                       ;                                ;
; External Connections                         ;                       ;                       ;                                ;
;     -- Top                                   ; 226                   ; 305                   ; 1563                           ;
;     -- sld_hub:auto_hub                      ; 305                   ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst        ; 1563                  ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Partition Interface                          ;                       ;                       ;                                ;
;     -- Input Ports                           ; 43                    ; 62                    ; 1                              ;
;     -- Output Ports                          ; 37                    ; 79                    ; 2                              ;
;     -- Bidir Ports                           ; 16                    ; 0                     ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Registered Ports                             ;                       ;                       ;                                ;
;     -- Registered Input Ports                ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports               ; 0                     ; 40                    ; 0                              ;
;                                              ;                       ;                       ;                                ;
; Port Connectivity                            ;                       ;                       ;                                ;
;     -- Input Ports driven by GND             ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports driven by GND            ; 0                     ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source            ; 0                     ; 47                    ; 0                              ;
;     -- Output Ports with no Source           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                     ; 52                    ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                     ; 59                    ; 0                              ;
+----------------------------------------------+-----------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; R8    ; 3        ; 27           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; KEY[0]   ; E1    ; 1        ; 0            ; 16           ; 7            ; 4                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; Fitter               ; no        ;
; SW[0]    ; M1    ; 2        ; 0            ; 16           ; 21           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[1]    ; T8    ; 3        ; 27           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[2]    ; B9    ; 7        ; 25           ; 34           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SW[3]    ; M15   ; 5        ; 53           ; 17           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_ADDR[0]  ; E11   ; 7        ; 45           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[10] ; B14   ; 7        ; 45           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[11] ; J15   ; 5        ; 53           ; 14           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[12] ; J16   ; 5        ; 53           ; 14           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[1]  ; A10   ; 7        ; 34           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[2]  ; E10   ; 7        ; 45           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[3]  ; F9    ; 7        ; 34           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[4]  ; J13   ; 5        ; 53           ; 16           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[5]  ; D15   ; 6        ; 53           ; 26           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[6]  ; B16   ; 6        ; 53           ; 22           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[7]  ; B10   ; 7        ; 34           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[8]  ; C11   ; 7        ; 38           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[9]  ; P9    ; 4        ; 38           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_BA[0]    ; C9    ; 7        ; 31           ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_BA[1]    ; A12   ; 7        ; 43           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_CAS_N    ; R12   ; 4        ; 36           ; 0            ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_CKE      ; D14   ; 7        ; 51           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_CLK      ; P14   ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_CS_N     ; L15   ; 5        ; 53           ; 11           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_DQM[0]   ; D9    ; 7        ; 31           ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_DQM[1]   ; B12   ; 7        ; 43           ; 34           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_RAS_N    ; L16   ; 5        ; 53           ; 11           ; 7            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DRAM_WE_N     ; R10   ; 4        ; 34           ; 0            ; 21           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LED[0]        ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]        ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]        ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]        ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4]        ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5]        ; F3    ; 1        ; 0            ; 26           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6]        ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7]        ; L3    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------+
; DRAM_DQ[0]  ; T10   ; 4        ; 34           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe               ;
; DRAM_DQ[10] ; R5    ; 3        ; 14           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_10 ;
; DRAM_DQ[11] ; R7    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_11 ;
; DRAM_DQ[12] ; J1    ; 2        ; 0            ; 15           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_12 ;
; DRAM_DQ[13] ; J2    ; 2        ; 0            ; 15           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_13 ;
; DRAM_DQ[14] ; K2    ; 2        ; 0            ; 12           ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_14 ;
; DRAM_DQ[15] ; T6    ; 3        ; 14           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_15 ;
; DRAM_DQ[1]  ; N9    ; 4        ; 29           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_1  ;
; DRAM_DQ[2]  ; R11   ; 4        ; 34           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_2  ;
; DRAM_DQ[3]  ; N8    ; 3        ; 20           ; 0            ; 0            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_3  ;
; DRAM_DQ[4]  ; M8    ; 3        ; 20           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_4  ;
; DRAM_DQ[5]  ; K1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_5  ;
; DRAM_DQ[6]  ; T7    ; 3        ; 18           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_6  ;
; DRAM_DQ[7]  ; L7    ; 3        ; 16           ; 0            ; 21           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_7  ;
; DRAM_DQ[8]  ; P8    ; 3        ; 25           ; 0            ; 14           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_8  ;
; DRAM_DQ[9]  ; L8    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; Fitter               ; 0 pF                 ; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_9  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                   ;
+----------+---------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                              ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+---------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO               ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO           ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                               ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                  ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                 ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                               ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                                   ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                                   ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                                   ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                                   ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                    ; Use as regular IO        ; DRAM_ADDR[12]           ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn                  ; Use as regular IO        ; DRAM_ADDR[11]           ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                             ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO                      ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; D15      ; PADD23                                ; Use as regular IO        ; DRAM_ADDR[5]            ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                    ; Use as regular IO        ; LED[0]                  ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8 ; Use as regular IO        ; DRAM_ADDR[3]            ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                    ; Use as regular IO        ; DRAM_ADDR[1]            ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                    ; Use as regular IO        ; DRAM_ADDR[7]            ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                    ; Use as regular IO        ; DRAM_BA[0]              ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                    ; Use as regular IO        ; DRAM_DQM[0]             ; Dual Purpose Pin          ;
+----------+---------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 14 ( 57 % )  ; 3.3V          ; --           ;
; 2        ; 6 / 16 ( 38 % )  ; 3.3V          ; --           ;
; 3        ; 11 / 25 ( 44 % ) ; 3.3V          ; --           ;
; 4        ; 7 / 20 ( 35 % )  ; 3.3V          ; --           ;
; 5        ; 6 / 18 ( 33 % )  ; 3.3V          ; --           ;
; 6        ; 3 / 13 ( 23 % )  ; 3.3V          ; --           ;
; 7        ; 17 / 24 ( 71 % ) ; 3.3V          ; --           ;
; 8        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; DRAM_ADDR[1]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 188        ; 7        ; LED[3]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; DRAM_BA[1]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 179        ; 7        ; LED[1]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; LED[0]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; LED[6]                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; SW[2]                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 199        ; 7        ; DRAM_ADDR[7]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; DRAM_DQM[1]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 180        ; 7        ; LED[2]                                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; DRAM_ADDR[10]                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; DRAM_ADDR[6]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; DRAM_BA[0]                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; DRAM_ADDR[8]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; LED[4]                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; DRAM_DQM[0]                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; DRAM_CKE                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 170        ; 6        ; DRAM_ADDR[5]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; KEY[0]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; DRAM_ADDR[2]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 183        ; 7        ; DRAM_ADDR[0]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; LED[5]                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; DRAM_ADDR[3]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; DRAM_DQ[12]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 29         ; 2        ; DRAM_DQ[13]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; DRAM_ADDR[4]                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; DRAM_ADDR[11]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 142        ; 5        ; DRAM_ADDR[12]                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 37         ; 2        ; DRAM_DQ[5]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 36         ; 2        ; DRAM_DQ[14]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; LED[7]                                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; DRAM_DQ[7]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 79         ; 3        ; DRAM_DQ[9]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; DRAM_CS_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 137        ; 5        ; DRAM_RAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 28         ; 2        ; SW[0]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; DRAM_DQ[4]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; SW[3]                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; DRAM_DQ[3]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 93         ; 4        ; DRAM_DQ[1]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; DRAM_DQ[8]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 105        ; 4        ; DRAM_ADDR[9]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; DRAM_CLK                                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; DRAM_DQ[10]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; DRAM_DQ[11]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 86         ; 3        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; DRAM_WE_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 98         ; 4        ; DRAM_DQ[2]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 100        ; 4        ; DRAM_CAS_N                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; DRAM_DQ[15]                                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 77         ; 3        ; DRAM_DQ[6]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 87         ; 3        ; SW[1]                                                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; DRAM_DQ[0]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; my_nios1:NiosII|my_nios1_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; NiosII|clocks|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1                                                              ;
; PLL mode                      ; Normal                                                                                                                          ;
; Compensate clock              ; clock0                                                                                                                          ;
; Compensated input/output pins ; --                                                                                                                              ;
; Switchover type               ; --                                                                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                                                                        ;
; Input frequency 1             ; --                                                                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                                        ;
; Nominal VCO frequency         ; 500.0 MHz                                                                                                                       ;
; VCO post scale K counter      ; 2                                                                                                                               ;
; VCO frequency control         ; Auto                                                                                                                            ;
; VCO phase shift step          ; 250 ps                                                                                                                          ;
; VCO multiply                  ; --                                                                                                                              ;
; VCO divide                    ; --                                                                                                                              ;
; Freq min lock                 ; 30.0 MHz                                                                                                                        ;
; Freq max lock                 ; 65.02 MHz                                                                                                                       ;
; M VCO Tap                     ; 4                                                                                                                               ;
; M Initial                     ; 2                                                                                                                               ;
; M value                       ; 10                                                                                                                              ;
; N value                       ; 1                                                                                                                               ;
; Charge pump current           ; setting 1                                                                                                                       ;
; Loop filter resistance        ; setting 27                                                                                                                      ;
; Loop filter capacitance       ; setting 0                                                                                                                       ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                                                                            ;
; Bandwidth type                ; Medium                                                                                                                          ;
; Real time reconfigurable      ; Off                                                                                                                             ;
; Scan chain MIF file           ; --                                                                                                                              ;
; Preserve PLL counter order    ; Off                                                                                                                             ;
; PLL location                  ; PLL_4                                                                                                                           ;
; Inclk0 signal                 ; CLOCK_50                                                                                                                        ;
; Inclk1 signal                 ; --                                                                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                   ;
; Inclk1 signal type            ; --                                                                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------+
; Name                                                                                                                              ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------+
; my_nios1:NiosII|my_nios1_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 4.50 (250 ps)    ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 2       ; 4       ; NiosII|clocks|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] ;
; my_nios1:NiosII|my_nios1_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -54 (-3000 ps) ; 4.50 (250 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; NiosII|clocks|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] ;
+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------------------------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+---------------+-----------------------------+
; Pin Name      ; Reason                      ;
+---------------+-----------------------------+
; LED[0]        ; Missing drive strength      ;
; LED[1]        ; Missing drive strength      ;
; LED[2]        ; Missing drive strength      ;
; LED[3]        ; Missing drive strength      ;
; LED[4]        ; Missing drive strength      ;
; LED[5]        ; Missing drive strength      ;
; LED[6]        ; Missing drive strength      ;
; LED[7]        ; Missing drive strength      ;
; DRAM_CLK      ; Missing drive strength      ;
; DRAM_CKE      ; Missing drive strength      ;
; DRAM_ADDR[0]  ; Missing drive strength      ;
; DRAM_ADDR[1]  ; Missing drive strength      ;
; DRAM_ADDR[2]  ; Missing drive strength      ;
; DRAM_ADDR[3]  ; Missing drive strength      ;
; DRAM_ADDR[4]  ; Missing drive strength      ;
; DRAM_ADDR[5]  ; Missing drive strength      ;
; DRAM_ADDR[6]  ; Missing drive strength      ;
; DRAM_ADDR[7]  ; Missing drive strength      ;
; DRAM_ADDR[8]  ; Missing drive strength      ;
; DRAM_ADDR[9]  ; Missing drive strength      ;
; DRAM_ADDR[10] ; Missing drive strength      ;
; DRAM_ADDR[11] ; Missing drive strength      ;
; DRAM_ADDR[12] ; Missing drive strength      ;
; DRAM_BA[0]    ; Missing drive strength      ;
; DRAM_BA[1]    ; Missing drive strength      ;
; DRAM_CS_N     ; Missing drive strength      ;
; DRAM_CAS_N    ; Missing drive strength      ;
; DRAM_RAS_N    ; Missing drive strength      ;
; DRAM_WE_N     ; Missing drive strength      ;
; DRAM_DQM[0]   ; Missing drive strength      ;
; DRAM_DQM[1]   ; Missing drive strength      ;
; DRAM_DQ[0]    ; Missing drive strength      ;
; DRAM_DQ[1]    ; Missing drive strength      ;
; DRAM_DQ[2]    ; Missing drive strength      ;
; DRAM_DQ[3]    ; Missing drive strength      ;
; DRAM_DQ[4]    ; Missing drive strength      ;
; DRAM_DQ[5]    ; Missing drive strength      ;
; DRAM_DQ[6]    ; Missing drive strength      ;
; DRAM_DQ[7]    ; Missing drive strength      ;
; DRAM_DQ[8]    ; Missing drive strength      ;
; DRAM_DQ[9]    ; Missing drive strength      ;
; DRAM_DQ[10]   ; Missing drive strength      ;
; DRAM_DQ[11]   ; Missing drive strength      ;
; DRAM_DQ[12]   ; Missing drive strength      ;
; DRAM_DQ[13]   ; Missing drive strength      ;
; DRAM_DQ[14]   ; Missing drive strength      ;
; DRAM_DQ[15]   ; Missing drive strength      ;
; DRAM_CLK      ; Missing location assignment ;
; DRAM_CKE      ; Missing location assignment ;
; DRAM_ADDR[0]  ; Missing location assignment ;
; DRAM_ADDR[1]  ; Missing location assignment ;
; DRAM_ADDR[2]  ; Missing location assignment ;
; DRAM_ADDR[3]  ; Missing location assignment ;
; DRAM_ADDR[4]  ; Missing location assignment ;
; DRAM_ADDR[5]  ; Missing location assignment ;
; DRAM_ADDR[6]  ; Missing location assignment ;
; DRAM_ADDR[7]  ; Missing location assignment ;
; DRAM_ADDR[8]  ; Missing location assignment ;
; DRAM_ADDR[9]  ; Missing location assignment ;
; DRAM_ADDR[10] ; Missing location assignment ;
; DRAM_ADDR[11] ; Missing location assignment ;
; DRAM_ADDR[12] ; Missing location assignment ;
; DRAM_BA[0]    ; Missing location assignment ;
; DRAM_BA[1]    ; Missing location assignment ;
; DRAM_CS_N     ; Missing location assignment ;
; DRAM_CAS_N    ; Missing location assignment ;
; DRAM_RAS_N    ; Missing location assignment ;
; DRAM_WE_N     ; Missing location assignment ;
; DRAM_DQM[0]   ; Missing location assignment ;
; DRAM_DQM[1]   ; Missing location assignment ;
; DRAM_DQ[0]    ; Missing location assignment ;
; DRAM_DQ[1]    ; Missing location assignment ;
; DRAM_DQ[2]    ; Missing location assignment ;
; DRAM_DQ[3]    ; Missing location assignment ;
; DRAM_DQ[4]    ; Missing location assignment ;
; DRAM_DQ[5]    ; Missing location assignment ;
; DRAM_DQ[6]    ; Missing location assignment ;
; DRAM_DQ[7]    ; Missing location assignment ;
; DRAM_DQ[8]    ; Missing location assignment ;
; DRAM_DQ[9]    ; Missing location assignment ;
; DRAM_DQ[10]   ; Missing location assignment ;
; DRAM_DQ[11]   ; Missing location assignment ;
; DRAM_DQ[12]   ; Missing location assignment ;
; DRAM_DQ[13]   ; Missing location assignment ;
; DRAM_DQ[14]   ; Missing location assignment ;
; DRAM_DQ[15]   ; Missing location assignment ;
; KEY[0]        ; Missing location assignment ;
+---------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; |top_system                                                                                                                             ; 2830 (1)    ; 1647 (0)                  ; 69 (69)       ; 60416       ; 11   ; 0            ; 0       ; 0         ; 53   ; 0            ; 1183 (1)     ; 250 (0)           ; 1397 (0)         ; |top_system                                                                                                                                                                                                                                                                                                                                                                                                                                            ; top_system                                          ; work         ;
;    |my_nios1:NiosII|                                                                                                                    ; 2662 (0)    ; 1562 (0)                  ; 0 (0)         ; 60416       ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1100 (0)     ; 237 (0)           ; 1325 (0)         ; |top_system|my_nios1:NiosII                                                                                                                                                                                                                                                                                                                                                                                                                            ; my_nios1                                            ; my_nios1     ;
;       |my_nios1_LEDs:leds|                                                                                                              ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 8 (8)             ; 8 (8)            ; |top_system|my_nios1:NiosII|my_nios1_LEDs:leds                                                                                                                                                                                                                                                                                                                                                                                                         ; my_nios1_LEDs                                       ; my_nios1     ;
;       |my_nios1_clocks:clocks|                                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_clocks:clocks                                                                                                                                                                                                                                                                                                                                                                                                     ; my_nios1_clocks                                     ; my_nios1     ;
;          |altera_up_altpll:sys_pll|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_clocks:clocks|altera_up_altpll:sys_pll                                                                                                                                                                                                                                                                                                                                                                            ; altera_up_altpll                                    ; my_nios1     ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                                                                                                                                            ; altpll                                              ; work         ;
;                |altpll_3lb2:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated                                                                                                                                                                                                                                                                                                                 ; altpll_3lb2                                         ; work         ;
;       |my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|                                                                              ; 305 (0)     ; 187 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 12 (0)            ; 175 (0)          ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0                                                                                                                                                                                                                                                                                                                                                                         ; my_nios1_fifoed_avalon_uart_0                       ; my_nios1     ;
;          |my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|                                                    ; 218 (74)    ; 127 (37)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (37)      ; 2 (2)             ; 125 (35)         ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs                                                                                                                                                                                                                                                                                               ; my_nios1_fifoed_avalon_uart_0_regs                  ; my_nios1     ;
;             |my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|                                             ; 72 (0)      ; 45 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 45 (0)           ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo                                                                                                                                                                                                                 ; my_nios1_fifoed_avalon_uart_0_rxfifo                ; my_nios1     ;
;                |scfifo:rxfifo|                                                                                                          ; 72 (0)      ; 45 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 45 (0)           ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo                                                                                                                                                                                                   ; scfifo                                              ; work         ;
;                   |scfifo_hot:auto_generated|                                                                                           ; 72 (0)      ; 45 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 45 (0)           ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated                                                                                                                                                                         ; scfifo_hot                                          ; work         ;
;                      |a_dpfifo_4gt:dpfifo|                                                                                              ; 72 (40)     ; 45 (16)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (24)      ; 0 (0)             ; 45 (16)          ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo                                                                                                                                                     ; a_dpfifo_4gt                                        ; work         ;
;                         |altsyncram_pvb1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|altsyncram_pvb1:FIFOram                                                                                                                             ; altsyncram_pvb1                                     ; work         ;
;                         |cntr_2ab:rd_ptr_msb|                                                                                           ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_2ab:rd_ptr_msb                                                                                                                                 ; cntr_2ab                                            ; work         ;
;                         |cntr_abb:wr_ptr|                                                                                               ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_abb:wr_ptr                                                                                                                                     ; cntr_abb                                            ; work         ;
;                         |cntr_mb7:usedw_counter|                                                                                        ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_mb7:usedw_counter                                                                                                                              ; cntr_mb7                                            ; work         ;
;             |my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|                                             ; 72 (0)      ; 45 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 45 (0)           ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo                                                                                                                                                                                                                 ; my_nios1_fifoed_avalon_uart_0_txfifo                ; my_nios1     ;
;                |scfifo:txfifo|                                                                                                          ; 72 (0)      ; 45 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 45 (0)           ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo                                                                                                                                                                                                   ; scfifo                                              ; work         ;
;                   |scfifo_hot:auto_generated|                                                                                           ; 72 (0)      ; 45 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 45 (0)           ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated                                                                                                                                                                         ; scfifo_hot                                          ; work         ;
;                      |a_dpfifo_4gt:dpfifo|                                                                                              ; 72 (40)     ; 45 (16)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (24)      ; 0 (0)             ; 45 (16)          ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo                                                                                                                                                     ; a_dpfifo_4gt                                        ; work         ;
;                         |altsyncram_pvb1:FIFOram|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|altsyncram_pvb1:FIFOram                                                                                                                             ; altsyncram_pvb1                                     ; work         ;
;                         |cntr_2ab:rd_ptr_msb|                                                                                           ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_2ab:rd_ptr_msb                                                                                                                                 ; cntr_2ab                                            ; work         ;
;                         |cntr_abb:wr_ptr|                                                                                               ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_abb:wr_ptr                                                                                                                                     ; cntr_abb                                            ; work         ;
;                         |cntr_mb7:usedw_counter|                                                                                        ; 11 (11)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_mb7:usedw_counter                                                                                                                              ; cntr_mb7                                            ; work         ;
;          |my_nios1_fifoed_avalon_uart_0_rx:the_my_nios1_fifoed_avalon_uart_0_rx|                                                        ; 56 (55)     ; 37 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 10 (10)           ; 27 (26)          ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_rx:the_my_nios1_fifoed_avalon_uart_0_rx                                                                                                                                                                                                                                                                                                   ; my_nios1_fifoed_avalon_uart_0_rx                    ; my_nios1     ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_rx:the_my_nios1_fifoed_avalon_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                               ; altera_std_synchronizer                             ; work         ;
;          |my_nios1_fifoed_avalon_uart_0_tx:the_my_nios1_fifoed_avalon_uart_0_tx|                                                        ; 31 (31)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 23 (23)          ; |top_system|my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_tx:the_my_nios1_fifoed_avalon_uart_0_tx                                                                                                                                                                                                                                                                                                   ; my_nios1_fifoed_avalon_uart_0_tx                    ; my_nios1     ;
;       |my_nios1_jtag_uart:jtag_uart|                                                                                                    ; 167 (42)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (19)      ; 22 (3)            ; 93 (18)          ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                               ; my_nios1_jtag_uart                                  ; my_nios1     ;
;          |alt_jtag_atlantic:my_nios1_jtag_uart_alt_jtag_atlantic|                                                                       ; 76 (76)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 19 (19)           ; 34 (34)          ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|alt_jtag_atlantic:my_nios1_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                        ; alt_jtag_atlantic                                   ; work         ;
;          |my_nios1_jtag_uart_scfifo_r:the_my_nios1_jtag_uart_scfifo_r|                                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_r:the_my_nios1_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                   ; my_nios1_jtag_uart_scfifo_r                         ; my_nios1     ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_r:the_my_nios1_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                      ; scfifo                                              ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_r:the_my_nios1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                           ; scfifo_jr21                                         ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 21 (0)           ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_r:the_my_nios1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                      ; a_dpfifo_l011                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 9 (3)            ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_r:the_my_nios1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                              ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_r:the_my_nios1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                         ; cntr_do7                                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_r:the_my_nios1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                              ; altsyncram_nio1                                     ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_r:the_my_nios1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                ; cntr_1ob                                            ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_r:the_my_nios1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                      ; cntr_1ob                                            ; work         ;
;          |my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|                                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                   ; my_nios1_jtag_uart_scfifo_w                         ; my_nios1     ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                      ; scfifo                                              ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                           ; scfifo_jr21                                         ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                      ; a_dpfifo_l011                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                              ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                         ; cntr_do7                                            ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                              ; altsyncram_nio1                                     ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                                ; cntr_1ob                                            ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_system|my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                      ; cntr_1ob                                            ; work         ;
;       |my_nios1_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 792 (0)     ; 441 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 258 (0)      ; 82 (0)            ; 452 (0)          ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                               ; my_nios1_mm_interconnect_0                          ; my_nios1     ;
;          |altera_avalon_sc_fifo:fifoed_avalon_uart_0_s1_agent_rsp_fifo|                                                                 ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifoed_avalon_uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                               ; my_nios1     ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                               ; my_nios1     ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                 ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                               ; my_nios1     ;
;          |altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|                                                         ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                               ; my_nios1     ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                        ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; my_nios1     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 72 (72)           ; 99 (99)          ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                               ; my_nios1     ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 75 (75)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 7 (7)             ; 57 (57)          ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                               ; my_nios1     ;
;          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                               ; my_nios1     ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                               ; my_nios1     ;
;          |altera_merlin_master_agent:nios2_processor_data_master_agent|                                                                 ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_data_master_agent                                                                                                                                                                                                                                                                                                                  ; altera_merlin_master_agent                          ; my_nios1     ;
;          |altera_merlin_master_agent:nios2_processor_instruction_master_agent|                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_processor_instruction_master_agent                                                                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                          ; my_nios1     ;
;          |altera_merlin_master_translator:nios2_processor_data_master_translator|                                                       ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_data_master_translator                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_translator                     ; my_nios1     ;
;          |altera_merlin_master_translator:nios2_processor_instruction_master_translator|                                                ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_processor_instruction_master_translator                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_translator                     ; my_nios1     ;
;          |altera_merlin_slave_agent:leds_s1_agent|                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                           ; my_nios1     ;
;          |altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent|                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                           ; my_nios1     ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 19 (11)     ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (11)      ; 0 (0)             ; 3 (0)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                           ; my_nios1     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                    ; my_nios1     ;
;          |altera_merlin_slave_agent:switches_s1_agent|                                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                           ; my_nios1     ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                           ; my_nios1     ;
;          |altera_merlin_slave_translator:fifoed_avalon_uart_0_s1_translator|                                                            ; 23 (23)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 20 (20)          ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifoed_avalon_uart_0_s1_translator                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                      ; my_nios1     ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                      ; my_nios1     ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                            ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 11 (11)          ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                      ; my_nios1     ;
;          |altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator|                                                    ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                      ; my_nios1     ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; my_nios1     ;
;          |altera_merlin_slave_translator:switches_s1_translator|                                                                        ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 6 (6)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                      ; my_nios1     ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 4 (4)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                      ; my_nios1     ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 87 (87)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 85 (85)          ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                         ; my_nios1     ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                         ; my_nios1     ;
;          |my_nios1_mm_interconnect_0_cmd_demux:cmd_demux|                                                                               ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 1 (1)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                ; my_nios1_mm_interconnect_0_cmd_demux                ; my_nios1     ;
;          |my_nios1_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                        ; my_nios1_mm_interconnect_0_cmd_demux_001            ; my_nios1     ;
;          |my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                           ; 54 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 51 (47)          ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                                            ; my_nios1_mm_interconnect_0_cmd_mux_002              ; my_nios1     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ; altera_merlin_arbitrator                            ; my_nios1     ;
;          |my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                           ; 56 (54)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 10 (6)           ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                                            ; my_nios1_mm_interconnect_0_cmd_mux_002              ; my_nios1     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ; altera_merlin_arbitrator                            ; my_nios1     ;
;          |my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_006|                                                                           ; 53 (51)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 47 (43)          ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                                                                                                                                                            ; my_nios1_mm_interconnect_0_cmd_mux_002              ; my_nios1     ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ; altera_merlin_arbitrator                            ; my_nios1     ;
;          |my_nios1_mm_interconnect_0_router:router|                                                                                     ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                      ; my_nios1_mm_interconnect_0_router                   ; my_nios1     ;
;          |my_nios1_mm_interconnect_0_router_001:router_001|                                                                             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                              ; my_nios1_mm_interconnect_0_router_001               ; my_nios1     ;
;          |my_nios1_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                                                                        ; my_nios1_mm_interconnect_0_rsp_demux_002            ; my_nios1     ;
;          |my_nios1_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                                                                                                        ; my_nios1_mm_interconnect_0_rsp_demux_002            ; my_nios1     ;
;          |my_nios1_mm_interconnect_0_rsp_demux_002:rsp_demux_006|                                                                       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                                                                                                                                                                        ; my_nios1_mm_interconnect_0_rsp_demux_002            ; my_nios1     ;
;          |my_nios1_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                   ; 105 (105)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (54)      ; 0 (0)             ; 51 (51)          ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                    ; my_nios1_mm_interconnect_0_rsp_mux                  ; my_nios1     ;
;          |my_nios1_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                           ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                            ; my_nios1_mm_interconnect_0_rsp_mux_001              ; my_nios1     ;
;       |my_nios1_nios2_processor:nios2_processor|                                                                                        ; 1118 (0)    ; 588 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 516 (0)      ; 58 (0)            ; 544 (0)          ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor                                                                                                                                                                                                                                                                                                                                                                                   ; my_nios1_nios2_processor                            ; my_nios1     ;
;          |my_nios1_nios2_processor_cpu:cpu|                                                                                             ; 1118 (730)  ; 588 (318)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 516 (399)    ; 58 (9)            ; 544 (322)        ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu                                                                                                                                                                                                                                                                                                                                                  ; my_nios1_nios2_processor_cpu                        ; my_nios1     ;
;             |my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|                                         ; 388 (85)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (5)      ; 49 (4)            ; 222 (76)         ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci                                                                                                                                                                                                                                                                ; my_nios1_nios2_processor_cpu_nios2_oci              ; my_nios1     ;
;                |my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|                  ; 142 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 43 (0)            ; 54 (0)           ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper                                                                                                                                                          ; my_nios1_nios2_processor_cpu_debug_slave_wrapper    ; my_nios1     ;
;                   |my_nios1_nios2_processor_cpu_debug_slave_sysclk:the_my_nios1_nios2_processor_cpu_debug_slave_sysclk|                 ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 34 (31)           ; 15 (14)          ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|my_nios1_nios2_processor_cpu_debug_slave_sysclk:the_my_nios1_nios2_processor_cpu_debug_slave_sysclk                                                      ; my_nios1_nios2_processor_cpu_debug_slave_sysclk     ; my_nios1     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|my_nios1_nios2_processor_cpu_debug_slave_sysclk:the_my_nios1_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|my_nios1_nios2_processor_cpu_debug_slave_sysclk:the_my_nios1_nios2_processor_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                             ; work         ;
;                   |my_nios1_nios2_processor_cpu_debug_slave_tck:the_my_nios1_nios2_processor_cpu_debug_slave_tck|                       ; 91 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 9 (5)             ; 43 (43)          ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|my_nios1_nios2_processor_cpu_debug_slave_tck:the_my_nios1_nios2_processor_cpu_debug_slave_tck                                                            ; my_nios1_nios2_processor_cpu_debug_slave_tck        ; my_nios1     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|my_nios1_nios2_processor_cpu_debug_slave_tck:the_my_nios1_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|my_nios1_nios2_processor_cpu_debug_slave_tck:the_my_nios1_nios2_processor_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                             ; work         ;
;                   |sld_virtual_jtag_basic:my_nios1_nios2_processor_cpu_debug_slave_phy|                                                 ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_nios1_nios2_processor_cpu_debug_slave_phy                                                                                      ; sld_virtual_jtag_basic                              ; work         ;
;                |my_nios1_nios2_processor_cpu_nios2_avalon_reg:the_my_nios1_nios2_processor_cpu_nios2_avalon_reg|                        ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_avalon_reg:the_my_nios1_nios2_processor_cpu_nios2_avalon_reg                                                                                                                                                                ; my_nios1_nios2_processor_cpu_nios2_avalon_reg       ; my_nios1     ;
;                |my_nios1_nios2_processor_cpu_nios2_oci_break:the_my_nios1_nios2_processor_cpu_nios2_oci_break|                          ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_oci_break:the_my_nios1_nios2_processor_cpu_nios2_oci_break                                                                                                                                                                  ; my_nios1_nios2_processor_cpu_nios2_oci_break        ; my_nios1     ;
;                |my_nios1_nios2_processor_cpu_nios2_oci_debug:the_my_nios1_nios2_processor_cpu_nios2_oci_debug|                          ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (0)             ; 8 (8)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_oci_debug:the_my_nios1_nios2_processor_cpu_nios2_oci_debug                                                                                                                                                                  ; my_nios1_nios2_processor_cpu_nios2_oci_debug        ; my_nios1     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_oci_debug:the_my_nios1_nios2_processor_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; altera_std_synchronizer                             ; work         ;
;                |my_nios1_nios2_processor_cpu_nios2_ocimem:the_my_nios1_nios2_processor_cpu_nios2_ocimem|                                ; 114 (114)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 55 (55)          ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_ocimem:the_my_nios1_nios2_processor_cpu_nios2_ocimem                                                                                                                                                                        ; my_nios1_nios2_processor_cpu_nios2_ocimem           ; my_nios1     ;
;                   |my_nios1_nios2_processor_cpu_ociram_sp_ram_module:my_nios1_nios2_processor_cpu_ociram_sp_ram|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_ocimem:the_my_nios1_nios2_processor_cpu_nios2_ocimem|my_nios1_nios2_processor_cpu_ociram_sp_ram_module:my_nios1_nios2_processor_cpu_ociram_sp_ram                                                                           ; my_nios1_nios2_processor_cpu_ociram_sp_ram_module   ; my_nios1     ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_ocimem:the_my_nios1_nios2_processor_cpu_nios2_ocimem|my_nios1_nios2_processor_cpu_ociram_sp_ram_module:my_nios1_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                          ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_ocimem:the_my_nios1_nios2_processor_cpu_nios2_ocimem|my_nios1_nios2_processor_cpu_ociram_sp_ram_module:my_nios1_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                     ; work         ;
;             |my_nios1_nios2_processor_cpu_register_bank_a_module:my_nios1_nios2_processor_cpu_register_bank_a|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_register_bank_a_module:my_nios1_nios2_processor_cpu_register_bank_a                                                                                                                                                                                                                                                 ; my_nios1_nios2_processor_cpu_register_bank_a_module ; my_nios1     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_register_bank_a_module:my_nios1_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_register_bank_a_module:my_nios1_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                        ; altsyncram_6mc1                                     ; work         ;
;             |my_nios1_nios2_processor_cpu_register_bank_b_module:my_nios1_nios2_processor_cpu_register_bank_b|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_register_bank_b_module:my_nios1_nios2_processor_cpu_register_bank_b                                                                                                                                                                                                                                                 ; my_nios1_nios2_processor_cpu_register_bank_b_module ; my_nios1     ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_register_bank_b_module:my_nios1_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_register_bank_b_module:my_nios1_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                        ; altsyncram_6mc1                                     ; work         ;
;       |my_nios1_onchip_memory:onchip_memory|                                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                                                                                                       ; my_nios1_onchip_memory                              ; my_nios1     ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                          ; work         ;
;             |altsyncram_k0h1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_system|my_nios1:NiosII|my_nios1_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_k0h1:auto_generated                                                                                                                                                                                                                                                                                                                              ; altsyncram_k0h1                                     ; work         ;
;       |my_nios1_rst_controller:rst_controller|                                                                                          ; 17 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 8 (0)            ; |top_system|my_nios1:NiosII|my_nios1_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                     ; my_nios1_rst_controller                             ; my_nios1     ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |top_system|my_nios1:NiosII|my_nios1_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                             ; my_nios1     ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_system|my_nios1:NiosII|my_nios1_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                           ; my_nios1     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_system|my_nios1:NiosII|my_nios1_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; my_nios1     ;
;       |my_nios1_rst_controller_002:rst_controller_002|                                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top_system|my_nios1:NiosII|my_nios1_rst_controller_002:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                             ; my_nios1_rst_controller_002                         ; my_nios1     ;
;          |altera_reset_controller:rst_controller_002|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top_system|my_nios1:NiosII|my_nios1_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                             ; my_nios1     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_system|my_nios1:NiosII|my_nios1_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                           ; my_nios1     ;
;       |my_nios1_sdram:sdram|                                                                                                            ; 362 (241)   ; 210 (120)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (139)    ; 44 (3)            ; 166 (80)         ; |top_system|my_nios1:NiosII|my_nios1_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                       ; my_nios1_sdram                                      ; my_nios1     ;
;          |my_nios1_sdram_input_efifo_module:the_my_nios1_sdram_input_efifo_module|                                                      ; 143 (143)   ; 90 (90)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 41 (41)           ; 89 (89)          ; |top_system|my_nios1:NiosII|my_nios1_sdram:sdram|my_nios1_sdram_input_efifo_module:the_my_nios1_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                               ; my_nios1_sdram_input_efifo_module                   ; my_nios1     ;
;       |my_nios1_switches:switches|                                                                                                      ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top_system|my_nios1:NiosII|my_nios1_switches:switches                                                                                                                                                                                                                                                                                                                                                                                                 ; my_nios1_switches                                   ; my_nios1     ;
;    |sld_hub:auto_hub|                                                                                                                   ; 167 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (1)       ; 13 (0)            ; 72 (0)           ; |top_system|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                           ; sld_hub                                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 166 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 13 (0)            ; 72 (0)           ; |top_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 166 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 13 (0)            ; 72 (0)           ; |top_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                        ; alt_sld_fab                                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 166 (7)     ; 85 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (1)       ; 13 (2)            ; 72 (0)           ; |top_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 163 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 11 (0)            ; 72 (0)           ; |top_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 163 (119)   ; 79 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (64)      ; 11 (11)           ; 72 (46)          ; |top_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                           ; sld_jtag_hub                                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |top_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                   ; sld_rom_sr                                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |top_system|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                 ; sld_shadow_jsm                                      ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+
; LED[0]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[1]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[2]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[3]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[4]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[5]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[6]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; LED[7]        ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_BA[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQM[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; DRAM_DQ[0]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; SW[0]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[1]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[2]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; SW[3]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
; CLOCK_50      ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; KEY[0]        ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --       ;
+---------------+----------+---------------+---------------+-----------------------+----------+----------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; DRAM_DQ[0]          ;                   ;         ;
; DRAM_DQ[1]          ;                   ;         ;
; DRAM_DQ[2]          ;                   ;         ;
; DRAM_DQ[3]          ;                   ;         ;
; DRAM_DQ[4]          ;                   ;         ;
; DRAM_DQ[5]          ;                   ;         ;
; DRAM_DQ[6]          ;                   ;         ;
; DRAM_DQ[7]          ;                   ;         ;
; DRAM_DQ[8]          ;                   ;         ;
; DRAM_DQ[9]          ;                   ;         ;
; DRAM_DQ[10]         ;                   ;         ;
; DRAM_DQ[11]         ;                   ;         ;
; DRAM_DQ[12]         ;                   ;         ;
; DRAM_DQ[13]         ;                   ;         ;
; DRAM_DQ[14]         ;                   ;         ;
; DRAM_DQ[15]         ;                   ;         ;
; SW[0]               ;                   ;         ;
; SW[1]               ;                   ;         ;
; SW[2]               ;                   ;         ;
; SW[3]               ;                   ;         ;
; CLOCK_50            ;                   ;         ;
; KEY[0]              ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                         ; Location              ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                     ; PIN_R8                ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; PIN_E1                ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                 ; JTAG_X1_Y17_N0        ; 171     ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                 ; JTAG_X1_Y17_N0        ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_LEDs:leds|always0~2                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X34_Y25_N16    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0]                                                                                                                                                                                                                                                                            ; PLL_4                 ; 1557    ; Clock                                 ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|control_wr_strobe~1                                                                                                                                                                                                                                             ; LCCOMB_X36_Y22_N22    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_2ab:rd_ptr_msb|_~0                                                                                               ; LCCOMB_X34_Y19_N6     ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_abb:wr_ptr|_~0                                                                                                   ; LCCOMB_X39_Y19_N26    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_mb7:usedw_counter|_~4                                                                                            ; LCCOMB_X39_Y19_N20    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|rd_ptr_lsb~1                                                                                                          ; LCCOMB_X34_Y19_N28    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|valid_wreq                                                                                                            ; LCCOMB_X39_Y19_N28    ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|_~3                                                                                                                   ; LCCOMB_X37_Y26_N20    ; 18      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_2ab:rd_ptr_msb|_~0                                                                                               ; LCCOMB_X34_Y21_N28    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_abb:wr_ptr|_~0                                                                                                   ; LCCOMB_X34_Y22_N10    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_mb7:usedw_counter|_~2                                                                                            ; LCCOMB_X34_Y21_N14    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|rd_ptr_lsb~1                                                                                                          ; LCCOMB_X34_Y21_N18    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|tx_wr_strobe                                                                                                                                                                                                                                                    ; LCCOMB_X37_Y22_N30    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_rx:the_my_nios1_fifoed_avalon_uart_0_rx|got_new_char                                                                                                                                                                                                                                                        ; LCCOMB_X43_Y22_N16    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_rx:the_my_nios1_fifoed_avalon_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]~0                                                                                                                                                                                                            ; LCCOMB_X43_Y20_N30    ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_tx:the_my_nios1_fifoed_avalon_uart_0_tx|always3~0                                                                                                                                                                                                                                                           ; LCCOMB_X40_Y22_N24    ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_tx:the_my_nios1_fifoed_avalon_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[5]~1                                                                                                                                                                                                     ; LCCOMB_X35_Y22_N14    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|alt_jtag_atlantic:my_nios1_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X30_Y17_N12    ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|alt_jtag_atlantic:my_nios1_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y21_N26    ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|alt_jtag_atlantic:my_nios1_jtag_uart_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y21_N2     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|alt_jtag_atlantic:my_nios1_jtag_uart_alt_jtag_atlantic|write~3                                                                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y21_N8     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y20_N8     ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                         ; FF_X28_Y22_N17        ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|ien_AF~0                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y22_N2     ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_r:the_my_nios1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                                                            ; LCCOMB_X24_Y20_N14    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                            ; LCCOMB_X28_Y21_N2     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y17_N8     ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                          ; FF_X24_Y20_N3         ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y20_N12    ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y22_N14    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                             ; LCCOMB_X23_Y23_N26    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y22_N20    ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~153                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y18_N22    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~154                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y18_N24    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~155                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y18_N18    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~156                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y18_N28    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~157                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y18_N30    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~158                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y18_N8     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~159                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y18_N26    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~160                                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y18_N12    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y22_N0     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y23_N22    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y23_N20    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X26_Y23_N14    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X26_Y23_N28    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y23_N24    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y23_N26    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y23_N12    ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]~5                                                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y23_N8     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|comb~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y24_N20    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|rp_valid                                                                                                                                                                                                                                                                                               ; LCCOMB_X21_Y24_N16    ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[0]~0                                                                                                                                                                                                                                                                            ; LCCOMB_X31_Y23_N18    ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                  ; FF_X31_Y23_N27        ; 77      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                           ; LCCOMB_X34_Y23_N28    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                                               ; LCCOMB_X34_Y23_N6     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                           ; LCCOMB_X29_Y24_N10    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                                                               ; LCCOMB_X29_Y24_N18    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                           ; LCCOMB_X32_Y24_N8     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_mm_interconnect_0:mm_interconnect_0|my_nios1_mm_interconnect_0_cmd_mux_002:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                                                               ; LCCOMB_X31_Y23_N22    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y25_N16    ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                            ; FF_X26_Y24_N17        ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y24_N24    ; 62      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                         ; FF_X28_Y25_N21        ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                     ; FF_X29_Y27_N19        ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y22_N14    ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                    ; FF_X27_Y25_N23        ; 18      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                   ; FF_X31_Y27_N11        ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|R_src1~15                                                                                                                                                                                                                                                                                                          ; LCCOMB_X29_Y27_N14    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                        ; LCCOMB_X28_Y27_N2     ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                                ; LCCOMB_X31_Y28_N28    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                          ; LCCOMB_X26_Y26_N28    ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                            ; FF_X29_Y27_N9         ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|av_ld_byte0_data[0]~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X26_Y25_N20    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X26_Y25_N30    ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                    ; LCCOMB_X26_Y25_N18    ; 28      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|address[8]                                                                                                                                                                                                                       ; FF_X31_Y24_N17        ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|my_nios1_nios2_processor_cpu_debug_slave_sysclk:the_my_nios1_nios2_processor_cpu_debug_slave_sysclk|jxuir                  ; FF_X20_Y22_N1         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|my_nios1_nios2_processor_cpu_debug_slave_sysclk:the_my_nios1_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X27_Y17_N6     ; 5       ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|my_nios1_nios2_processor_cpu_debug_slave_sysclk:the_my_nios1_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X26_Y17_N8     ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|my_nios1_nios2_processor_cpu_debug_slave_sysclk:the_my_nios1_nios2_processor_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X24_Y18_N8     ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|my_nios1_nios2_processor_cpu_debug_slave_sysclk:the_my_nios1_nios2_processor_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X20_Y22_N15        ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|my_nios1_nios2_processor_cpu_debug_slave_tck:the_my_nios1_nios2_processor_cpu_debug_slave_tck|sr[2]~13                     ; LCCOMB_X19_Y18_N22    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|my_nios1_nios2_processor_cpu_debug_slave_tck:the_my_nios1_nios2_processor_cpu_debug_slave_tck|sr[33]~31                    ; LCCOMB_X20_Y18_N20    ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|my_nios1_nios2_processor_cpu_debug_slave_tck:the_my_nios1_nios2_processor_cpu_debug_slave_tck|sr[37]~21                    ; LCCOMB_X20_Y18_N22    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_nios1_nios2_processor_cpu_debug_slave_phy|virtual_state_sdr~0                                    ; LCCOMB_X19_Y18_N26    ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_debug_slave_wrapper:the_my_nios1_nios2_processor_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:my_nios1_nios2_processor_cpu_debug_slave_phy|virtual_state_uir~0                                    ; LCCOMB_X20_Y22_N28    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_avalon_reg:the_my_nios1_nios2_processor_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                  ; LCCOMB_X27_Y19_N24    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_oci_break:the_my_nios1_nios2_processor_cpu_nios2_oci_break|break_readreg[10]~1                                                                                                                ; LCCOMB_X24_Y18_N4     ; 61      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_ocimem:the_my_nios1_nios2_processor_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                            ; LCCOMB_X28_Y16_N0     ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_ocimem:the_my_nios1_nios2_processor_cpu_nios2_ocimem|MonDReg[26]~16                                                                                                                           ; LCCOMB_X28_Y16_N6     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_ocimem:the_my_nios1_nios2_processor_cpu_nios2_ocimem|ociram_reset_req                                                                                                                         ; LCCOMB_X30_Y18_N14    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_ocimem:the_my_nios1_nios2_processor_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                           ; LCCOMB_X28_Y16_N4     ; 2       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_onchip_memory:onchip_memory|wren~0                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X29_Y24_N28    ; 4       ; Read enable, Write enable             ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X27_Y16_N18    ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; my_nios1:NiosII|my_nios1_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                    ; FF_X35_Y21_N17        ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                     ; FF_X35_Y21_N1         ; 107     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                     ; FF_X35_Y21_N1         ; 850     ; Async. clear, Async. load             ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; my_nios1:NiosII|my_nios1_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                 ; FF_X1_Y16_N17         ; 92      ; Async. clear                          ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|Selector27~6                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X37_Y18_N20    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|Selector34~4                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X38_Y18_N14    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|WideOr16~0                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X38_Y18_N22    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|active_rnw~3                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X37_Y15_N0     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[0]~4                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X35_Y15_N28    ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_state.000000010                                                                                                                                                                                                                                                                                                                                                       ; FF_X36_Y19_N25        ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_state.000010000                                                                                                                                                                                                                                                                                                                                                       ; FF_X37_Y18_N5         ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|m_state.001000000                                                                                                                                                                                                                                                                                                                                                       ; FF_X35_Y15_N15        ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|my_nios1_sdram_input_efifo_module:the_my_nios1_sdram_input_efifo_module|entry_0[42]~2                                                                                                                                                                                                                                                                                   ; LCCOMB_X32_Y23_N8     ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|my_nios1_sdram_input_efifo_module:the_my_nios1_sdram_input_efifo_module|entry_1[42]~2                                                                                                                                                                                                                                                                                   ; LCCOMB_X32_Y23_N22    ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                      ; DDIOOECELL_X34_Y0_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X29_Y0_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X14_Y0_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X16_Y0_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X0_Y15_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X0_Y15_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X0_Y12_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                        ; DDIOOECELL_X14_Y0_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X34_Y0_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X20_Y0_N5  ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X20_Y0_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X0_Y12_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X18_Y0_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X16_Y0_N26 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X25_Y0_N19 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; my_nios1:NiosII|my_nios1_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                         ; DDIOOECELL_X18_Y0_N12 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                     ; FF_X15_Y21_N31        ; 59      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                          ; LCCOMB_X16_Y21_N30    ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                            ; LCCOMB_X16_Y23_N18    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                          ; LCCOMB_X17_Y20_N10    ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                             ; LCCOMB_X17_Y22_N6     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                                                             ; LCCOMB_X17_Y21_N10    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                                                                              ; LCCOMB_X17_Y22_N0     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15                                                               ; LCCOMB_X16_Y24_N16    ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16                                                               ; LCCOMB_X16_Y23_N0     ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                                                  ; LCCOMB_X16_Y21_N22    ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                        ; LCCOMB_X16_Y23_N30    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                                      ; LCCOMB_X17_Y21_N4     ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20                                                       ; LCCOMB_X16_Y23_N2     ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~22                                                  ; LCCOMB_X17_Y24_N30    ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23                                                  ; LCCOMB_X16_Y23_N12    ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; FF_X15_Y21_N25        ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; FF_X15_Y21_N19        ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; FF_X16_Y21_N19        ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; FF_X16_Y23_N25        ; 49      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                   ; LCCOMB_X15_Y21_N12    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; FF_X15_Y20_N17        ; 31      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                       ; LCCOMB_X17_Y22_N14    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                         ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; KEY[0]                                                                                                                                                                                       ; PIN_E1             ; 3       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                 ; JTAG_X1_Y17_N0     ; 171     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; my_nios1:NiosII|my_nios1_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0]                                                            ; PLL_4              ; 1557    ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; my_nios1:NiosII|my_nios1_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0                                                                                 ; LCCOMB_X27_Y16_N18 ; 3       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; my_nios1:NiosII|my_nios1_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; FF_X35_Y21_N1      ; 850     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; my_nios1:NiosII|my_nios1_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X1_Y16_N17      ; 92      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                        ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|altsyncram_pvb1:FIFOram|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                       ; M9K_X33_Y20_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_txfifo:the_my_nios1_fifoed_avalon_uart_0_txfifo|scfifo:txfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|altsyncram_pvb1:FIFOram|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None                       ; M9K_X33_Y22_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_r:the_my_nios1_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                       ; M9K_X22_Y19_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; my_nios1:NiosII|my_nios1_jtag_uart:jtag_uart|my_nios1_jtag_uart_scfifo_w:the_my_nios1_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                       ; M9K_X33_Y21_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_nios2_oci:the_my_nios1_nios2_processor_cpu_nios2_oci|my_nios1_nios2_processor_cpu_nios2_ocimem:the_my_nios1_nios2_processor_cpu_nios2_ocimem|my_nios1_nios2_processor_cpu_ociram_sp_ram_module:my_nios1_nios2_processor_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                       ; M9K_X33_Y18_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_register_bank_a_module:my_nios1_nios2_processor_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                       ; M9K_X33_Y28_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; my_nios1:NiosII|my_nios1_nios2_processor:nios2_processor|my_nios1_nios2_processor_cpu:cpu|my_nios1_nios2_processor_cpu_register_bank_b_module:my_nios1_nios2_processor_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                       ; M9K_X33_Y25_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; my_nios1:NiosII|my_nios1_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_k0h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                             ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; my_nios1_onchip_memory.hex ; M9K_X22_Y24_N0, M9K_X22_Y23_N0, M9K_X22_Y21_N0, M9K_X22_Y22_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top_system|my_nios1:NiosII|my_nios1_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_k0h1:auto_generated|ALTSYNCRAM                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 4,102 / 71,559 ( 6 % ) ;
; C16 interconnects     ; 58 / 2,597 ( 2 % )     ;
; C4 interconnects      ; 2,312 / 46,848 ( 5 % ) ;
; Direct links          ; 553 / 71,559 ( < 1 % ) ;
; Global clocks         ; 6 / 20 ( 30 % )        ;
; Local interconnects   ; 1,417 / 24,624 ( 6 % ) ;
; R24 interconnects     ; 58 / 2,496 ( 2 % )     ;
; R4 interconnects      ; 2,827 / 62,424 ( 5 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.98) ; Number of LABs  (Total = 218) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 19                            ;
; 2                                           ; 2                             ;
; 3                                           ; 2                             ;
; 4                                           ; 2                             ;
; 5                                           ; 1                             ;
; 6                                           ; 6                             ;
; 7                                           ; 1                             ;
; 8                                           ; 4                             ;
; 9                                           ; 0                             ;
; 10                                          ; 5                             ;
; 11                                          ; 3                             ;
; 12                                          ; 8                             ;
; 13                                          ; 13                            ;
; 14                                          ; 17                            ;
; 15                                          ; 33                            ;
; 16                                          ; 102                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.21) ; Number of LABs  (Total = 218) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 127                           ;
; 1 Clock                            ; 194                           ;
; 1 Clock enable                     ; 68                            ;
; 1 Sync. clear                      ; 10                            ;
; 1 Sync. load                       ; 29                            ;
; 2 Async. clears                    ; 11                            ;
; 2 Clock enables                    ; 33                            ;
; 2 Clocks                           ; 9                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 20.07) ; Number of LABs  (Total = 218) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 7                             ;
; 2                                            ; 11                            ;
; 3                                            ; 0                             ;
; 4                                            ; 2                             ;
; 5                                            ; 2                             ;
; 6                                            ; 1                             ;
; 7                                            ; 1                             ;
; 8                                            ; 3                             ;
; 9                                            ; 2                             ;
; 10                                           ; 2                             ;
; 11                                           ; 1                             ;
; 12                                           ; 2                             ;
; 13                                           ; 1                             ;
; 14                                           ; 4                             ;
; 15                                           ; 4                             ;
; 16                                           ; 8                             ;
; 17                                           ; 8                             ;
; 18                                           ; 3                             ;
; 19                                           ; 12                            ;
; 20                                           ; 21                            ;
; 21                                           ; 10                            ;
; 22                                           ; 8                             ;
; 23                                           ; 17                            ;
; 24                                           ; 13                            ;
; 25                                           ; 21                            ;
; 26                                           ; 11                            ;
; 27                                           ; 7                             ;
; 28                                           ; 13                            ;
; 29                                           ; 5                             ;
; 30                                           ; 8                             ;
; 31                                           ; 3                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.93) ; Number of LABs  (Total = 218) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 21                            ;
; 2                                               ; 7                             ;
; 3                                               ; 4                             ;
; 4                                               ; 4                             ;
; 5                                               ; 18                            ;
; 6                                               ; 15                            ;
; 7                                               ; 15                            ;
; 8                                               ; 22                            ;
; 9                                               ; 12                            ;
; 10                                              ; 18                            ;
; 11                                              ; 15                            ;
; 12                                              ; 11                            ;
; 13                                              ; 13                            ;
; 14                                              ; 10                            ;
; 15                                              ; 10                            ;
; 16                                              ; 15                            ;
; 17                                              ; 2                             ;
; 18                                              ; 2                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.52) ; Number of LABs  (Total = 218) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 8                             ;
; 3                                            ; 7                             ;
; 4                                            ; 12                            ;
; 5                                            ; 3                             ;
; 6                                            ; 7                             ;
; 7                                            ; 6                             ;
; 8                                            ; 6                             ;
; 9                                            ; 7                             ;
; 10                                           ; 4                             ;
; 11                                           ; 8                             ;
; 12                                           ; 10                            ;
; 13                                           ; 8                             ;
; 14                                           ; 5                             ;
; 15                                           ; 6                             ;
; 16                                           ; 9                             ;
; 17                                           ; 10                            ;
; 18                                           ; 9                             ;
; 19                                           ; 9                             ;
; 20                                           ; 10                            ;
; 21                                           ; 10                            ;
; 22                                           ; 3                             ;
; 23                                           ; 6                             ;
; 24                                           ; 8                             ;
; 25                                           ; 1                             ;
; 26                                           ; 7                             ;
; 27                                           ; 9                             ;
; 28                                           ; 5                             ;
; 29                                           ; 6                             ;
; 30                                           ; 2                             ;
; 31                                           ; 0                             ;
; 32                                           ; 3                             ;
; 33                                           ; 4                             ;
; 34                                           ; 2                             ;
; 35                                           ; 1                             ;
; 36                                           ; 1                             ;
; 37                                           ; 2                             ;
; 38                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 13           ; 37           ; 13           ; 0            ; 0            ; 57        ; 13           ; 0            ; 57        ; 57        ; 0            ; 0            ; 0            ; 0            ; 22           ; 0            ; 0            ; 22           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 57        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 44           ; 20           ; 44           ; 57           ; 57           ; 0         ; 44           ; 57           ; 0         ; 0         ; 57           ; 57           ; 57           ; 57           ; 35           ; 57           ; 57           ; 35           ; 57           ; 57           ; 57           ; 57           ; 57           ; 57           ; 57           ; 57           ; 57           ; 0         ; 57           ; 57           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[0]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQM[1]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE22F17C6 for design "DE0_Nano_QSYS"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "my_nios1:NiosII|my_nios1_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/altpll_3lb2.tdf Line: 27
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for my_nios1:NiosII|my_nios1_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0] port File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/altpll_3lb2.tdf Line: 27
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for my_nios1:NiosII|my_nios1_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[1] port File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/altpll_3lb2.tdf Line: 27
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 40 pins of 53 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'QSYS/my_nios1/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'QSYS/my_nios1/synthesis/submodules/my_nios1_nios2_processor_cpu.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register my_nios1:NiosII|my_nios1_sdram:sdram|m_addr[0] is being clocked by CLOCK_50
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: NiosII|clocks|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: NiosII|clocks|sys_pll|PLL_for_DE_Series_Boards|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node my_nios1:NiosII|my_nios1_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[0] (placed in counter C1 of PLL_4) File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/altpll_3lb2.tdf Line: 32
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node my_nios1:NiosII|my_nios1_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards|altpll_3lb2:auto_generated|clk[1] (placed in counter C0 of PLL_4) File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/altpll_3lb2.tdf Line: 32
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node KEY[0]~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 24
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node my_nios1:NiosII|my_nios1_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/QSYS/my_nios1/synthesis/submodules/altera_reset_controller.v Line: 134
Info (176353): Automatically promoted node my_nios1:NiosII|my_nios1_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/QSYS/my_nios1/synthesis/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[9] File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/cntr_abb.tdf Line: 83
        Info (176357): Destination node my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[8] File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/cntr_abb.tdf Line: 83
        Info (176357): Destination node my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[7] File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/cntr_abb.tdf Line: 83
        Info (176357): Destination node my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[6] File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/cntr_abb.tdf Line: 83
        Info (176357): Destination node my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[5] File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/cntr_abb.tdf Line: 83
        Info (176357): Destination node my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[4] File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/cntr_abb.tdf Line: 83
        Info (176357): Destination node my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[3] File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/cntr_abb.tdf Line: 83
        Info (176357): Destination node my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[2] File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/cntr_abb.tdf Line: 83
        Info (176357): Destination node my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[1] File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/cntr_abb.tdf Line: 83
        Info (176357): Destination node my_nios1:NiosII|my_nios1_fifoed_avalon_uart_0:fifoed_avalon_uart_0|my_nios1_fifoed_avalon_uart_0_regs:the_my_nios1_fifoed_avalon_uart_0_regs|my_nios1_fifoed_avalon_uart_0_rxfifo:the_my_nios1_fifoed_avalon_uart_0_rxfifo|scfifo:rxfifo|scfifo_hot:auto_generated|a_dpfifo_4gt:dpfifo|cntr_abb:wr_ptr|counter_reg_bit[0] File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/db/cntr_abb.tdf Line: 83
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node my_nios1:NiosII|my_nios1_rst_controller_002:rst_controller_002|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/QSYS/my_nios1/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node my_nios1:NiosII|my_nios1_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0  File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/QSYS/my_nios1/synthesis/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[8]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[15]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[14]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[11]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[10]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type Block RAM
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 34 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 38 (unused VREF, 3.3V VCCIO, 0 input, 22 output, 16 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "reset_reset_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_addr[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_addr[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_addr[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_addr[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_addr[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_addr[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_addr[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_addr[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_addr[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_addr[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_addr[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_addr[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_addr[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_ba[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_ba[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_cas_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_cke" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_clk_clk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_cs_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dq[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dqm[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_dqm[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_ras_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sdram_we_n" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.30 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 22 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at T10 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at N9 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at R11 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at N8 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at M8 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at K1 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at T7 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at L7 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at P8 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at L8 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at R5 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at R7 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at J1 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at J2 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at K2 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at T6 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 31
    Info (169178): Pin SW[0] uses I/O standard 3.3-V LVTTL at M1 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 23
    Info (169178): Pin SW[1] uses I/O standard 3.3-V LVTTL at T8 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 23
    Info (169178): Pin SW[2] uses I/O standard 3.3-V LVTTL at B9 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 23
    Info (169178): Pin SW[3] uses I/O standard 3.3-V LVTTL at M15 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 23
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 25
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at E1 File: C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/VHDL/top_system.vhd Line: 24
Info (144001): Generated suppressed messages file C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/output_files/DE0_Nano_QSYS.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 5722 megabytes
    Info: Processing ended: Mon Sep 02 05:01:31 2019
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:15


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Mech1/Documents/DE0_BASE/DE0_NANO_BASE_SYSTEM/De0/output_files/DE0_Nano_QSYS.fit.smsg.


