/*
 * addsub_4bit.v
 * Shawn Zhu
 * ECE552
 */
module addsub_4bit (Sum, A, B, sub);
input [3:0] A, B; 	//Input values
input sub; 		//add-sub indicator
output [3:0] Sum; 	//sum output


wire [3:0] B_comp;
wire [3:0] C;
wire [3:0] sum_res;
wire ovfl_pos;
wire ovfl_neg; //To indicate overflow
wire [3:0] P, G; //to store propogate and generate signals

assign B_comp = (sub == 1) ? ~B : B;	//Check whether B needs to be negated or not

//Generate and Propogate signals
assign G = A & B_comp;
assign P = A ^ B_comp;

//Carry look ahead logic
assign C[0] = op; // Carry-in is set to op (1 for subtraction, making use of two's complement)
assign C[1] = G[0] | (P[0] & C[0]);
assign C[2] = G[1] | (P[1] & G[0]) | (P[1] & P[0] & C[0]);
assign C[3] = G[2] | (P[2] & G[1]) | (P[2] & P[1] & G[0]) | (P[2] & P[1] & P[0] & C[0]);

//calculate sum
assign sum_res = P ^ C;

//check if both inputs are positive
assign ovfl_pos = ~A[3] & ~B_comp[3] & sum_res[3]; 

//check if both inputs are negative
assign ovfl_neg = A[3] & B_comp[3] & ~sum_res[3]; 

//deal with saturation
assign Sum = (ovfl_pos) ? 4'b0111 : ((ovfl_neg) ?  4'b1000 : sum_res);


endmodule
