{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677019817016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677019817019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 17:50:16 2023 " "Processing started: Tue Feb 21 17:50:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677019817019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019817019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off johnpaul_chouery_vhdl4FPGA -c johnpaul_chouery_vhdl4FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off johnpaul_chouery_vhdl4FPGA -c johnpaul_chouery_vhdl4FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019817019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677019817481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-decoder " "Found design unit 1: seven_segment_decoder-decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "P:/ECSE 222/New/VHDL4_FPGA/seven_segment_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019824610 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "P:/ECSE 222/New/VHDL4_FPGA/seven_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019824610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019824610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnpaul_chouery_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file johnpaul_chouery_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 johnpaul_chouery_wrapper-struct " "Found design unit 1: johnpaul_chouery_wrapper-struct" {  } { { "johnpaul_chouery_wrapper.vhd" "" { Text "P:/ECSE 222/New/VHDL4_FPGA/johnpaul_chouery_wrapper.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019824614 ""} { "Info" "ISGN_ENTITY_NAME" "1 johnpaul_chouery_wrapper " "Found entity 1: johnpaul_chouery_wrapper" {  } { { "johnpaul_chouery_wrapper.vhd" "" { Text "P:/ECSE 222/New/VHDL4_FPGA/johnpaul_chouery_wrapper.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019824614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019824614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_adder_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_adder_behavioral-behave " "Found design unit 1: bcd_adder_behavioral-behave" {  } { { "bcd_adder_behavioral.vhd" "" { Text "P:/ECSE 222/New/VHDL4_FPGA/bcd_adder_behavioral.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019824618 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder_behavioral " "Found entity 1: bcd_adder_behavioral" {  } { { "bcd_adder_behavioral.vhd" "" { Text "P:/ECSE 222/New/VHDL4_FPGA/bcd_adder_behavioral.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677019824618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019824618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "johnpaul_chouery_wrapper " "Elaborating entity \"johnpaul_chouery_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677019824665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:S1 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:S1\"" {  } { { "johnpaul_chouery_wrapper.vhd" "S1" { Text "P:/ECSE 222/New/VHDL4_FPGA/johnpaul_chouery_wrapper.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019824669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_adder_behavioral bcd_adder_behavioral:BCD " "Elaborating entity \"bcd_adder_behavioral\" for hierarchy \"bcd_adder_behavioral:BCD\"" {  } { { "johnpaul_chouery_wrapper.vhd" "BCD" { Text "P:/ECSE 222/New/VHDL4_FPGA/johnpaul_chouery_wrapper.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019824672 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_AplusB\[8\] GND " "Pin \"decoded_AplusB\[8\]\" is stuck at GND" {  } { { "johnpaul_chouery_wrapper.vhd" "" { Text "P:/ECSE 222/New/VHDL4_FPGA/johnpaul_chouery_wrapper.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677019825863 "|johnpaul_chouery_wrapper|decoded_AplusB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_AplusB\[9\] GND " "Pin \"decoded_AplusB\[9\]\" is stuck at GND" {  } { { "johnpaul_chouery_wrapper.vhd" "" { Text "P:/ECSE 222/New/VHDL4_FPGA/johnpaul_chouery_wrapper.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677019825863 "|johnpaul_chouery_wrapper|decoded_AplusB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_AplusB\[13\] VCC " "Pin \"decoded_AplusB\[13\]\" is stuck at VCC" {  } { { "johnpaul_chouery_wrapper.vhd" "" { Text "P:/ECSE 222/New/VHDL4_FPGA/johnpaul_chouery_wrapper.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677019825863 "|johnpaul_chouery_wrapper|decoded_AplusB[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677019825863 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677019825918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677019827043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677019827043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677019827572 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677019827572 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677019827572 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677019827572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5058 " "Peak virtual memory: 5058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677019827784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 17:50:27 2023 " "Processing ended: Tue Feb 21 17:50:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677019827784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677019827784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677019827784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677019827784 ""}
