
module clk_wiz_1(clk_in1,clk_out1);

  input  clk_in1;
  output clk_out1;


endmodule

