{@BATCH|Board1|Rev|3072|1||Grading|180720105302|Grader|Cisco-18|testplan_bdg|i3070 08.10p WN(full)
{@BTEST|Digital Incircuit Quality|00|180720105302|000043|0|all||n|1|180720105345||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+3.319822E+00|P3_3VA{@LIM2|+3.465000E+00|+3.135000E+00}}
{@A-MEA|0|+3.298985E+00|P3V3_SSD{@LIM2|+3.465000E+00|+3.135000E+00}}
{@A-MEA|0|+1.210204E+01|P12V{@LIM2|+1.260000E+01|+1.140000E+01}}
{@A-MEA|0|+1.805830E+00|P1V8{@LIM2|+1.890000E+00|+1.710000E+00}}
{@A-MEA|0|+3.299849E+00|P3_3V{@LIM2|+3.465000E+00|+3.135000E+00}}
{@A-MEA|0|+1.059613E+00|P1V05C{@LIM2|+1.102500E+00|+9.975000E-01}}
{@A-MEA|0|+3.306796E+00|VCCSUS3_3{@LIM2|+3.465000E+00|+3.135000E+00}}
{@A-MEA|0|+2.510387E+00|P2_5VA{@LIM2|+2.625000E+00|+2.375000E+00}}
{@A-MEA|0|+1.222037E+00|P1_2VA{@LIM2|+1.260000E+00|+1.140000E+00}}
{@A-MEA|0|+5.155181E+00|P5V{@LIM2|+5.250000E+00|+4.750000E+00}}
{@A-MEA|0|+1.728913E+00|P1V7{@LIM2|+1.785000E+00|+1.615000E+00}}
{@A-MEA|0|+1.504617E+00|P1V5_PCH{@LIM2|+1.575000E+00|+1.425000E+00}}
{@A-MEA|0|+1.305148E+00|P1V3{@LIM2|+1.365000E+00|+1.235000E+00}}
{@A-MEA|0|+1.217829E+00|P1V2_VDDQ{@LIM2|+1.260000E+00|+1.140000E+00}}
{@A-MEA|0|+6.171806E-01|P0V6_VTT{@LIM2|+6.300000E-01|+5.700000E-01}}
{@A-MEA|0|+2.511775E+00|DDR4_VPP{@LIM2|+2.625000E+00|+2.375000E+00}}
{@A-MEA|0|+1.812329E+00|PVCCIN{@LIM2|+1.890000E+00|+1.710000E+00}}
}
{@D-T|0|384||0|act2
}
{@D-T|0|384||0|flshg_cp
}
{@D-T|0|384||0|flshp_cp
}
{@D-T|0|384||0|u3_cp
}
{@D-T|0|384||0|u1_3v3
}
{@D-T|0|384||0|u1_cp
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u13
}
{@D-T|0|384||0|u1_mvr
}
{@D-T|0|384||0|u1_vr
}
{@D-T|0|384||0|u22_cp
}
{@D-T|0|384||0|u25_cp
}
{@D-T|0|384||0|u26_cp
}
{@D-T|0|384||0|u27_cp
}
{@D-T|0|384||0|u33_cp
}
{@D-T|0|384||0|u34_cp
}
{@D-T|0|384||0|u14_cp
}
{@D-T|0|384||0|u15_cp
}
{@D-T|0|384||0|u19_cp
}
{@D-T|0|384||0|u17_cp
}
{@D-T|0|384||0|u18_cp
}
{@D-T|0|384||0|u20_cp
}
{@D-T|0|384||0|u16_cp
}
{@D-T|0|384||0|u32_cp
}
{@D-T|0|384||0|u2_cp
}
{@D-T|0|384||0|u4_cp
}
{@D-T|0|384||0|u11_cp
}
{@D-T|0|384||0|u12_cp
}
{@D-T|0|384||0|u13_cp
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u21_cp
}
{@D-T|0|384||0|u23
}
{@D-T|0|384||0|u28_cp
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u22
}
{@D-T|0|384||0|u24
}
}{@BTEST|Digital Incircuit Quality|00|180720105345|000040|0|all||n|2|180720105425||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+1.210204E+01|P12V}
{@A-MEA|0|+3.320343E+00|P3_3VA}
{@A-MEA|0|+3.298985E+00|P3V3_SSD}
{@A-MEA|0|+2.510126E+00|P2_5VA}
{@A-MEA|0|+1.221170E+00|P1_2VA}
{@A-MEA|0|+5.155875E+00|P5V}
{@A-MEA|0|+1.728305E+00|P1V7}
{@A-MEA|0|+1.504183E+00|P1V5_PCH}
{@A-MEA|0|+1.304800E+00|P1V3}
{@A-MEA|0|+1.217265E+00|P1V2_VDDQ}
{@A-MEA|0|+6.170722E-01|P0V6_VTT}
{@A-MEA|0|+1.805916E+00|P1V8}
{@A-MEA|0|+3.300022E+00|P3_3V}
{@A-MEA|0|+1.059743E+00|P1V05C}
{@A-MEA|0|+3.307317E+00|VCCSUS3_3}
{@A-MEA|0|+2.511515E+00|DDR4_VPP}
{@A-MEA|0|+1.811634E+00|PVCCIN}
}
{@D-T|0|384||0|act2
}
{@D-T|0|384||0|flshg_cp
}
{@D-T|0|384||0|flshp_cp
}
{@D-T|0|384||0|u3_cp
}
{@D-T|0|384||0|u1_3v3
}
{@D-T|0|384||0|u1_cp
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u13
}
{@D-T|0|384||0|u1_mvr
}
{@D-T|0|384||0|u1_vr
}
{@D-T|0|384||0|u22_cp
}
{@D-T|0|384||0|u25_cp
}
{@D-T|0|384||0|u26_cp
}
{@D-T|0|384||0|u27_cp
}
{@D-T|0|384||0|u33_cp
}
{@D-T|0|384||0|u34_cp
}
{@D-T|0|384||0|u14_cp
}
{@D-T|0|384||0|u15_cp
}
{@D-T|0|384||0|u19_cp
}
{@D-T|0|384||0|u17_cp
}
{@D-T|0|384||0|u18_cp
}
{@D-T|0|384||0|u20_cp
}
{@D-T|0|384||0|u16_cp
}
{@D-T|0|384||0|u32_cp
}
{@D-T|0|384||0|u2_cp
}
{@D-T|0|384||0|u4_cp
}
{@D-T|0|384||0|u11_cp
}
{@D-T|0|384||0|u12_cp
}
{@D-T|0|384||0|u13_cp
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u21_cp
}
{@D-T|0|384||0|u23
}
{@D-T|0|384||0|u28_cp
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u22
}
{@D-T|0|384||0|u24
}
}{@BTEST|Digital Incircuit Quality|00|180720105425|000043|0|all||n|3|180720105508||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+1.210204E+01|P12V}
{@A-MEA|0|+3.319822E+00|P3_3VA}
{@A-MEA|0|+3.299158E+00|P3V3_SSD}
{@A-MEA|0|+2.511081E+00|P2_5VA}
{@A-MEA|0|+1.222428E+00|P1_2VA}
{@A-MEA|0|+5.154486E+00|P5V}
{@A-MEA|0|+1.729954E+00|P1V7}
{@A-MEA|0|+1.505399E+00|P1V5_PCH}
{@A-MEA|0|+1.305668E+00|P1V3}
{@A-MEA|0|+1.218610E+00|P1V2_VDDQ}
{@A-MEA|0|+6.182001E-01|P0V6_VTT}
{@A-MEA|0|+1.805830E+00|P1V8}
{@A-MEA|0|+3.300022E+00|P3_3V}
{@A-MEA|0|+1.059613E+00|P1V05C}
{@A-MEA|0|+3.306970E+00|VCCSUS3_3}
{@A-MEA|0|+2.512123E+00|DDR4_VPP}
{@A-MEA|0|+1.812936E+00|PVCCIN}
}
{@D-T|0|384||0|act2
}
{@D-T|0|384||0|flshg_cp
}
{@D-T|0|384||0|flshp_cp
}
{@D-T|0|384||0|u3_cp
}
{@D-T|0|384||0|u1_3v3
}
{@D-T|0|384||0|u1_cp
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u13
}
{@D-T|0|384||0|u1_mvr
}
{@D-T|0|384||0|u1_vr
}
{@D-T|0|384||0|u22_cp
}
{@D-T|0|384||0|u25_cp
}
{@D-T|0|384||0|u26_cp
}
{@D-T|0|384||0|u27_cp
}
{@D-T|0|384||0|u33_cp
}
{@D-T|0|384||0|u34_cp
}
{@D-T|0|384||0|u14_cp
}
{@D-T|0|384||0|u15_cp
}
{@D-T|0|384||0|u19_cp
}
{@D-T|0|384||0|u17_cp
}
{@D-T|0|384||0|u18_cp
}
{@D-T|0|384||0|u20_cp
}
{@D-T|0|384||0|u16_cp
}
{@D-T|0|384||0|u32_cp
}
{@D-T|0|384||0|u2_cp
}
{@D-T|0|384||0|u4_cp
}
{@D-T|0|384||0|u11_cp
}
{@D-T|0|384||0|u12_cp
}
{@D-T|0|384||0|u13_cp
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u21_cp
}
{@D-T|0|384||0|u23
}
{@D-T|0|384||0|u28_cp
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u22
}
{@D-T|0|384||0|u24
}
}{@BTEST|Digital Incircuit Quality|00|180720105508|000043|0|all||n|4|180720105551||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+1.210065E+01|P12V}
{@A-MEA|0|+3.319996E+00|P3_3VA}
{@A-MEA|0|+3.298985E+00|P3V3_SSD}
{@A-MEA|0|+2.511515E+00|P2_5VA}
{@A-MEA|0|+1.222862E+00|P1_2VA}
{@A-MEA|0|+5.157264E+00|P5V}
{@A-MEA|0|+1.729954E+00|P1V7}
{@A-MEA|0|+1.505312E+00|P1V5_PCH}
{@A-MEA|0|+1.306102E+00|P1V3}
{@A-MEA|0|+1.218783E+00|P1V2_VDDQ}
{@A-MEA|0|+6.184171E-01|P0V6_VTT}
{@A-MEA|0|+1.805916E+00|P1V8}
{@A-MEA|0|+3.299849E+00|P3_3V}
{@A-MEA|0|+1.059569E+00|P1V05C}
{@A-MEA|0|+3.306970E+00|VCCSUS3_3}
{@A-MEA|0|+2.512904E+00|DDR4_VPP}
{@A-MEA|0|+1.812936E+00|PVCCIN}
}
{@D-T|0|384||0|act2
}
{@D-T|0|384||0|flshg_cp
}
{@D-T|0|384||0|flshp_cp
}
{@D-T|0|384||0|u3_cp
}
{@D-T|0|384||0|u1_3v3
}
{@D-T|0|384||0|u1_cp
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u13
}
{@D-T|0|384||0|u1_mvr
}
{@D-T|0|384||0|u1_vr
}
{@D-T|0|384||0|u22_cp
}
{@D-T|0|384||0|u25_cp
}
{@D-T|0|384||0|u26_cp
}
{@D-T|0|384||0|u27_cp
}
{@D-T|0|384||0|u33_cp
}
{@D-T|0|384||0|u34_cp
}
{@D-T|0|384||0|u14_cp
}
{@D-T|0|384||0|u15_cp
}
{@D-T|0|384||0|u19_cp
}
{@D-T|0|384||0|u17_cp
}
{@D-T|0|384||0|u18_cp
}
{@D-T|0|384||0|u20_cp
}
{@D-T|0|384||0|u16_cp
}
{@D-T|0|384||0|u32_cp
}
{@D-T|0|384||0|u2_cp
}
{@D-T|0|384||0|u4_cp
}
{@D-T|0|384||0|u11_cp
}
{@D-T|0|384||0|u12_cp
}
{@D-T|0|384||0|u13_cp
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u21_cp
}
{@D-T|0|384||0|u23
}
{@D-T|0|384||0|u28_cp
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u22
}
{@D-T|0|384||0|u24
}
}{@BTEST|Digital Incircuit Quality|00|180720105551|000042|0|all||n|5|180720105633||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+1.210204E+01|P12V}
{@A-MEA|0|+3.320343E+00|P3_3VA}
{@A-MEA|0|+3.299158E+00|P3V3_SSD}
{@A-MEA|0|+2.510907E+00|P2_5VA}
{@A-MEA|0|+1.222688E+00|P1_2VA}
{@A-MEA|0|+5.157611E+00|P5V}
{@A-MEA|0|+1.730388E+00|P1V7}
{@A-MEA|0|+1.505312E+00|P1V5_PCH}
{@A-MEA|0|+1.305668E+00|P1V3}
{@A-MEA|0|+1.218610E+00|P1V2_VDDQ}
{@A-MEA|0|+6.180049E-01|P0V6_VTT}
{@A-MEA|0|+1.805830E+00|P1V8}
{@A-MEA|0|+3.299675E+00|P3_3V}
{@A-MEA|0|+1.059830E+00|P1V05C}
{@A-MEA|0|+3.305233E+00|VCCSUS3_3}
{@A-MEA|0|+2.512643E+00|DDR4_VPP}
{@A-MEA|0|+1.813110E+00|PVCCIN}
}
{@D-T|0|384||0|act2
}
{@D-T|0|384||0|flshg_cp
}
{@D-T|0|384||0|flshp_cp
}
{@D-T|0|384||0|u3_cp
}
{@D-T|0|384||0|u1_3v3
}
{@D-T|0|384||0|u1_cp
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u13
}
{@D-T|0|384||0|u1_mvr
}
{@D-T|0|384||0|u1_vr
}
{@D-T|0|384||0|u22_cp
}
{@D-T|0|384||0|u25_cp
}
{@D-T|0|384||0|u26_cp
}
{@D-T|0|384||0|u27_cp
}
{@D-T|0|384||0|u33_cp
}
{@D-T|0|384||0|u34_cp
}
{@D-T|0|384||0|u14_cp
}
{@D-T|0|384||0|u15_cp
}
{@D-T|0|384||0|u19_cp
}
{@D-T|0|384||0|u17_cp
}
{@D-T|0|384||0|u18_cp
}
{@D-T|0|384||0|u20_cp
}
{@D-T|0|384||0|u16_cp
}
{@D-T|0|384||0|u32_cp
}
{@D-T|0|384||0|u2_cp
}
{@D-T|0|384||0|u4_cp
}
{@D-T|0|384||0|u11_cp
}
{@D-T|0|384||0|u12_cp
}
{@D-T|0|384||0|u13_cp
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u21_cp
}
{@D-T|0|384||0|u23
}
{@D-T|0|384||0|u28_cp
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u22
}
{@D-T|0|384||0|u24
}
}{@BTEST|Digital Incircuit Quality|00|180720105633|000040|0|all||n|6|180720105713||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+1.210204E+01|P12V}
{@A-MEA|0|+3.319996E+00|P3_3VA}
{@A-MEA|0|+3.298985E+00|P3V3_SSD}
{@A-MEA|0|+2.510473E+00|P2_5VA}
{@A-MEA|0|+1.222428E+00|P1_2VA}
{@A-MEA|0|+5.153965E+00|P5V}
{@A-MEA|0|+1.730041E+00|P1V7}
{@A-MEA|0|+1.505051E+00|P1V5_PCH}
{@A-MEA|0|+1.305321E+00|P1V3}
{@A-MEA|0|+1.218393E+00|P1V2_VDDQ}
{@A-MEA|0|+6.178965E-01|P0V6_VTT}
{@A-MEA|0|+1.805830E+00|P1V8}
{@A-MEA|0|+3.299849E+00|P3_3V}
{@A-MEA|0|+1.059917E+00|P1V05C}
{@A-MEA|0|+3.310964E+00|VCCSUS3_3}
{@A-MEA|0|+2.512557E+00|DDR4_VPP}
{@A-MEA|0|+1.812676E+00|PVCCIN}
}
{@D-T|0|384||0|act2
}
{@D-T|0|384||0|flshg_cp
}
{@D-T|0|384||0|flshp_cp
}
{@D-T|0|384||0|u3_cp
}
{@D-T|0|384||0|u1_3v3
}
{@D-T|0|384||0|u1_cp
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u13
}
{@D-T|0|384||0|u1_mvr
}
{@D-T|0|384||0|u1_vr
}
{@D-T|0|384||0|u22_cp
}
{@D-T|0|384||0|u25_cp
}
{@D-T|0|384||0|u26_cp
}
{@D-T|0|384||0|u27_cp
}
{@D-T|0|384||0|u33_cp
}
{@D-T|0|384||0|u34_cp
}
{@D-T|0|384||0|u14_cp
}
{@D-T|0|384||0|u15_cp
}
{@D-T|0|384||0|u19_cp
}
{@D-T|0|384||0|u17_cp
}
{@D-T|0|384||0|u18_cp
}
{@D-T|0|384||0|u20_cp
}
{@D-T|0|384||0|u16_cp
}
{@D-T|0|384||0|u32_cp
}
{@D-T|0|384||0|u2_cp
}
{@D-T|0|384||0|u4_cp
}
{@D-T|0|384||0|u11_cp
}
{@D-T|0|384||0|u12_cp
}
{@D-T|0|384||0|u13_cp
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u21_cp
}
{@D-T|0|384||0|u23
}
{@D-T|0|384||0|u28_cp
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u22
}
{@D-T|0|384||0|u24
}
}{@BTEST|Digital Incircuit Quality|00|180720105713|000043|0|all||n|7|180720105756||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+1.210343E+01|P12V}
{@A-MEA|0|+3.319822E+00|P3_3VA}
{@A-MEA|0|+3.299158E+00|P3V3_SSD}
{@A-MEA|0|+2.510994E+00|P2_5VA}
{@A-MEA|0|+1.222471E+00|P1_2VA}
{@A-MEA|0|+5.153965E+00|P5V}
{@A-MEA|0|+1.729433E+00|P1V7}
{@A-MEA|0|+1.504965E+00|P1V5_PCH}
{@A-MEA|0|+1.305582E+00|P1V3}
{@A-MEA|0|+1.218263E+00|P1V2_VDDQ}
{@A-MEA|0|+6.177880E-01|P0V6_VTT}
{@A-MEA|0|+1.805830E+00|P1V8}
{@A-MEA|0|+3.300022E+00|P3_3V}
{@A-MEA|0|+1.059960E+00|P1V05C}
{@A-MEA|0|+3.305754E+00|VCCSUS3_3}
{@A-MEA|0|+2.512470E+00|DDR4_VPP}
{@A-MEA|0|+1.812502E+00|PVCCIN}
}
{@D-T|0|384||0|act2
}
{@D-T|0|384||0|flshg_cp
}
{@D-T|0|384||0|flshp_cp
}
{@D-T|0|384||0|u3_cp
}
{@D-T|0|384||0|u1_3v3
}
{@D-T|0|384||0|u1_cp
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u13
}
{@D-T|0|384||0|u1_mvr
}
{@D-T|0|384||0|u1_vr
}
{@D-T|0|384||0|u22_cp
}
{@D-T|0|384||0|u25_cp
}
{@D-T|0|384||0|u26_cp
}
{@D-T|0|384||0|u27_cp
}
{@D-T|0|384||0|u33_cp
}
{@D-T|0|384||0|u34_cp
}
{@D-T|0|384||0|u14_cp
}
{@D-T|0|384||0|u15_cp
}
{@D-T|0|384||0|u19_cp
}
{@D-T|0|384||0|u17_cp
}
{@D-T|0|384||0|u18_cp
}
{@D-T|0|384||0|u20_cp
}
{@D-T|0|384||0|u16_cp
}
{@D-T|0|384||0|u32_cp
}
{@D-T|0|384||0|u2_cp
}
{@D-T|0|384||0|u4_cp
}
{@D-T|0|384||0|u11_cp
}
{@D-T|0|384||0|u12_cp
}
{@D-T|0|384||0|u13_cp
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u21_cp
}
{@D-T|0|384||0|u23
}
{@D-T|0|384||0|u28_cp
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u22
}
{@D-T|0|384||0|u24
}
}{@BTEST|Digital Incircuit Quality|00|180720105756|000042|0|all||n|8|180720105838||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+1.210204E+01|P12V}
{@A-MEA|0|+3.320517E+00|P3_3VA}
{@A-MEA|0|+3.299158E+00|P3V3_SSD}
{@A-MEA|0|+2.510647E+00|P2_5VA}
{@A-MEA|0|+1.222341E+00|P1_2VA}
{@A-MEA|0|+5.155528E+00|P5V}
{@A-MEA|0|+1.729694E+00|P1V7}
{@A-MEA|0|+1.504531E+00|P1V5_PCH}
{@A-MEA|0|+1.305408E+00|P1V3}
{@A-MEA|0|+1.218567E+00|P1V2_VDDQ}
{@A-MEA|0|+6.175277E-01|P0V6_VTT}
{@A-MEA|0|+1.805830E+00|P1V8}
{@A-MEA|0|+3.300022E+00|P3_3V}
{@A-MEA|0|+1.059873E+00|P1V05C}
{@A-MEA|0|+3.307317E+00|VCCSUS3_3}
{@A-MEA|0|+2.512557E+00|DDR4_VPP}
{@A-MEA|0|+1.812068E+00|PVCCIN}
}
{@D-T|0|384||0|act2
}
{@D-T|0|384||0|flshg_cp
}
{@D-T|0|384||0|flshp_cp
}
{@D-T|0|384||0|u3_cp
}
{@D-T|0|384||0|u1_3v3
}
{@D-T|0|384||0|u1_cp
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u13
}
{@D-T|0|384||0|u1_mvr
}
{@D-T|0|384||0|u1_vr
}
{@D-T|0|384||0|u22_cp
}
{@D-T|0|384||0|u25_cp
}
{@D-T|0|384||0|u26_cp
}
{@D-T|0|384||0|u27_cp
}
{@D-T|0|384||0|u33_cp
}
{@D-T|0|384||0|u34_cp
}
{@D-T|0|384||0|u14_cp
}
{@D-T|0|384||0|u15_cp
}
{@D-T|0|384||0|u19_cp
}
{@D-T|0|384||0|u17_cp
}
{@D-T|0|384||0|u18_cp
}
{@D-T|0|384||0|u20_cp
}
{@D-T|0|384||0|u16_cp
}
{@D-T|0|384||0|u32_cp
}
{@D-T|0|384||0|u2_cp
}
{@D-T|0|384||0|u4_cp
}
{@D-T|0|384||0|u11_cp
}
{@D-T|0|384||0|u12_cp
}
{@D-T|0|384||0|u13_cp
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u21_cp
}
{@D-T|0|384||0|u23
}
{@D-T|0|384||0|u28_cp
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u22
}
{@D-T|0|384||0|u24
}
}{@BTEST|Digital Incircuit Quality|00|180720105838|000039|0|all||n|9|180720105917||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+1.210204E+01|P12V}
{@A-MEA|0|+3.319996E+00|P3_3VA}
{@A-MEA|0|+3.298985E+00|P3V3_SSD}
{@A-MEA|0|+2.509953E+00|P2_5VA}
{@A-MEA|0|+1.221430E+00|P1_2VA}
{@A-MEA|0|+5.152924E+00|P5V}
{@A-MEA|0|+1.727958E+00|P1V7}
{@A-MEA|0|+1.504010E+00|P1V5_PCH}
{@A-MEA|0|+1.304887E+00|P1V3}
{@A-MEA|0|+1.217699E+00|P1V2_VDDQ}
{@A-MEA|0|+6.165949E-01|P0V6_VTT}
{@A-MEA|0|+1.805830E+00|P1V8}
{@A-MEA|0|+3.299849E+00|P3_3V}
{@A-MEA|0|+1.059917E+00|P1V05C}
{@A-MEA|0|+3.308533E+00|VCCSUS3_3}
{@A-MEA|0|+2.511775E+00|DDR4_VPP}
{@A-MEA|0|+1.811461E+00|PVCCIN}
}
{@D-T|0|384||0|act2
}
{@D-T|0|384||0|flshg_cp
}
{@D-T|0|384||0|flshp_cp
}
{@D-T|0|384||0|u3_cp
}
{@D-T|0|384||0|u1_3v3
}
{@D-T|0|384||0|u1_cp
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u13
}
{@D-T|0|384||0|u1_mvr
}
{@D-T|0|384||0|u1_vr
}
{@D-T|0|384||0|u22_cp
}
{@D-T|0|384||0|u25_cp
}
{@D-T|0|384||0|u26_cp
}
{@D-T|0|384||0|u27_cp
}
{@D-T|0|384||0|u33_cp
}
{@D-T|0|384||0|u34_cp
}
{@D-T|0|384||0|u14_cp
}
{@D-T|0|384||0|u15_cp
}
{@D-T|0|384||0|u19_cp
}
{@D-T|0|384||0|u17_cp
}
{@D-T|0|384||0|u18_cp
}
{@D-T|0|384||0|u20_cp
}
{@D-T|0|384||0|u16_cp
}
{@D-T|0|384||0|u32_cp
}
{@D-T|0|384||0|u2_cp
}
{@D-T|0|384||0|u4_cp
}
{@D-T|0|384||0|u11_cp
}
{@D-T|0|384||0|u12_cp
}
{@D-T|0|384||0|u13_cp
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u21_cp
}
{@D-T|0|384||0|u23
}
{@D-T|0|384||0|u28_cp
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u22
}
{@D-T|0|384||0|u24
}
}{@BTEST|Digital Incircuit Quality|00|180720105917|000041|0|all||n|10|180720105958||1
{@BLOCK|pwr_check|00
{@A-MEA|0|+1.210204E+01|P12V}
{@A-MEA|0|+3.320343E+00|P3_3VA}
{@A-MEA|0|+3.298985E+00|P3V3_SSD}
{@A-MEA|0|+2.510300E+00|P2_5VA}
{@A-MEA|0|+1.222037E+00|P1_2VA}
{@A-MEA|0|+5.157611E+00|P5V}
{@A-MEA|0|+1.729173E+00|P1V7}
{@A-MEA|0|+1.504183E+00|P1V5_PCH}
{@A-MEA|0|+1.305148E+00|P1V3}
{@A-MEA|0|+1.218219E+00|P1V2_VDDQ}
{@A-MEA|0|+6.168335E-01|P0V6_VTT}
{@A-MEA|0|+1.805830E+00|P1V8}
{@A-MEA|0|+3.300022E+00|P3_3V}
{@A-MEA|0|+1.059917E+00|P1V05C}
{@A-MEA|0|+3.310617E+00|VCCSUS3_3}
{@A-MEA|0|+2.513077E+00|DDR4_VPP}
{@A-MEA|0|+1.811982E+00|PVCCIN}
}
{@D-T|0|384||0|act2
}
{@D-T|0|384||0|flshg_cp
}
{@D-T|0|384||0|flshp_cp
}
{@D-T|0|384||0|u3_cp
}
{@D-T|0|384||0|u1_3v3
}
{@D-T|0|384||0|u1_cp
}
{@D-T|0|384||0|u17
}
{@D-T|0|384||0|u13
}
{@D-T|0|384||0|u1_mvr
}
{@D-T|0|384||0|u1_vr
}
{@D-T|0|384||0|u22_cp
}
{@D-T|0|384||0|u25_cp
}
{@D-T|0|384||0|u26_cp
}
{@D-T|0|384||0|u27_cp
}
{@D-T|0|384||0|u33_cp
}
{@D-T|0|384||0|u34_cp
}
{@D-T|0|384||0|u14_cp
}
{@D-T|0|384||0|u15_cp
}
{@D-T|0|384||0|u19_cp
}
{@D-T|0|384||0|u17_cp
}
{@D-T|0|384||0|u18_cp
}
{@D-T|0|384||0|u20_cp
}
{@D-T|0|384||0|u16_cp
}
{@D-T|0|384||0|u32_cp
}
{@D-T|0|384||0|u2_cp
}
{@D-T|0|384||0|u4_cp
}
{@D-T|0|384||0|u11_cp
}
{@D-T|0|384||0|u12_cp
}
{@D-T|0|384||0|u13_cp
}
{@D-T|0|384||0|u29
}
{@D-T|0|384||0|u14
}
{@D-T|0|384||0|u30
}
{@D-T|0|384||0|u21_cp
}
{@D-T|0|384||0|u23
}
{@D-T|0|384||0|u28_cp
}
{@D-T|0|384||0|u7
}
{@D-T|0|384||0|u22
}
{@D-T|0|384||0|u24
}
}}
{@BDG_END}
*** END OF DATA *** 

