// Seed: 950870402
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd71
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  input wire _id_2;
  inout wire id_1;
  always_comb begin : LABEL_0
    @(negedge -1) begin : LABEL_1
      while (-1'b0) begin : LABEL_2
        @(negedge !-1);
      end
    end
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  logic [-1 : -1  -  id_2  &  -1] id_4;
  ;
  uwire id_5 = 1'b0;
endmodule
