[13:40:43.187] <TB3>     INFO: *** Welcome to pxar ***
[13:40:43.187] <TB3>     INFO: *** Today: 2016/06/28
[13:40:43.194] <TB3>     INFO: *** Version: b2a7-dirty
[13:40:43.194] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C15.dat
[13:40:43.194] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:40:43.194] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//defaultMaskFile.dat
[13:40:43.194] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters_C15.dat
[13:40:43.271] <TB3>     INFO:         clk: 4
[13:40:43.271] <TB3>     INFO:         ctr: 4
[13:40:43.271] <TB3>     INFO:         sda: 19
[13:40:43.271] <TB3>     INFO:         tin: 9
[13:40:43.271] <TB3>     INFO:         level: 15
[13:40:43.271] <TB3>     INFO:         triggerdelay: 0
[13:40:43.271] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:40:43.271] <TB3>     INFO: Log level: DEBUG
[13:40:43.279] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:40:43.293] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:40:43.296] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:40:43.298] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:40:44.859] <TB3>     INFO: DUT info: 
[13:40:44.859] <TB3>     INFO: The DUT currently contains the following objects:
[13:40:44.859] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:40:44.859] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:40:44.859] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:40:44.859] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:40:44.859] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.859] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.859] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.859] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.859] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.859] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.860] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.860] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.860] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.860] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.860] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.860] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.860] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.860] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.860] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.860] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:40:44.860] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:40:44.860] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:44.860] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:44.860] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:44.860] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:40:44.860] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:40:44.860] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:44.860] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:40:44.860] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:40:44.861] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:40:44.862] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:40:44.863] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:40:44.864] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:40:44.864] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:40:44.864] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:40:44.864] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:40:44.864] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:40:44.864] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:40:44.864] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:40:44.875] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28495872
[13:40:44.875] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x162a8d0
[13:40:44.875] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x13ff770
[13:40:44.875] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7349d94010
[13:40:44.875] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f734ffff510
[13:40:44.875] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28561408 fPxarMemory = 0x7f7349d94010
[13:40:44.876] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 384.3mA
[13:40:44.877] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.9mA
[13:40:44.877] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.7 C
[13:40:44.877] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:40:45.278] <TB3>     INFO: enter 'restricted' command line mode
[13:40:45.278] <TB3>     INFO: enter test to run
[13:40:45.278] <TB3>     INFO:   test: FPIXTest no parameter change
[13:40:45.278] <TB3>     INFO:   running: fpixtest
[13:40:45.278] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:40:45.282] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:40:45.282] <TB3>     INFO: ######################################################################
[13:40:45.283] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:40:45.283] <TB3>     INFO: ######################################################################
[13:40:45.286] <TB3>     INFO: ######################################################################
[13:40:45.286] <TB3>     INFO: PixTestPretest::doTest()
[13:40:45.286] <TB3>     INFO: ######################################################################
[13:40:45.289] <TB3>     INFO:    ----------------------------------------------------------------------
[13:40:45.289] <TB3>     INFO:    PixTestPretest::programROC() 
[13:40:45.289] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:03.305] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:41:03.305] <TB3>     INFO: IA differences per ROC:  18.5 20.1 20.1 19.3 19.3 19.3 18.5 18.5 17.7 18.5 19.3 19.3 19.3 16.9 19.3 17.7
[13:41:03.376] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:03.376] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:41:03.376] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:04.631] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.7 mA
[13:41:05.133] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.5 mA
[13:41:05.635] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.5 mA
[13:41:06.136] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.5 mA
[13:41:06.641] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.7 mA
[13:41:07.143] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.5 mA
[13:41:07.645] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.5 mA
[13:41:08.146] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.7 mA
[13:41:08.648] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.7 mA
[13:41:09.149] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.5 mA
[13:41:09.651] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.7 mA
[13:41:10.153] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.5 mA
[13:41:10.654] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.7 mA
[13:41:11.156] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.7 mA
[13:41:11.657] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.5 mA
[13:41:12.159] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.7 mA
[13:41:12.412] <TB3>     INFO: Idig [mA/ROC]: 1.7 2.5 2.5 2.5 1.7 2.5 2.5 1.7 1.7 2.5 1.7 2.5 1.7 1.7 2.5 1.7 
[13:41:12.413] <TB3>     INFO: Test took 9040 ms.
[13:41:12.413] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:41:12.447] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:12.447] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:41:12.447] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:12.551] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.0312 mA
[13:41:12.653] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.9688 mA
[13:41:12.755] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 26.3688 mA
[13:41:12.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  65 Ia 23.1688 mA
[13:41:12.957] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  70 Ia 23.9688 mA
[13:41:13.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 26.3688 mA
[13:41:13.160] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  65 Ia 23.1688 mA
[13:41:13.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  70 Ia 23.9688 mA
[13:41:13.362] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.7687 mA
[13:41:13.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  74 Ia 23.9688 mA
[13:41:13.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.7687 mA
[13:41:13.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  74 Ia 23.9688 mA
[13:41:13.766] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.7687 mA
[13:41:13.867] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  74 Ia 23.9688 mA
[13:41:13.968] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.7687 mA
[13:41:14.069] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  74 Ia 23.1688 mA
[13:41:14.170] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  79 Ia 24.7687 mA
[13:41:14.271] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  75 Ia 23.9688 mA
[13:41:14.372] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.9688 mA
[13:41:14.474] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.1688 mA
[13:41:14.574] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  83 Ia 24.7687 mA
[13:41:14.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  79 Ia 23.1688 mA
[13:41:14.775] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  84 Ia 24.7687 mA
[13:41:14.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  80 Ia 23.9688 mA
[13:41:14.978] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.9688 mA
[13:41:15.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.7687 mA
[13:41:15.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  74 Ia 23.9688 mA
[13:41:15.282] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.7687 mA
[13:41:15.383] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  74 Ia 23.9688 mA
[13:41:15.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.7687 mA
[13:41:15.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  74 Ia 23.9688 mA
[13:41:15.686] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.3687 mA
[13:41:15.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  88 Ia 23.9688 mA
[13:41:15.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.7687 mA
[13:41:15.990] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  74 Ia 23.1688 mA
[13:41:16.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  79 Ia 24.7687 mA
[13:41:16.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  75 Ia 23.9688 mA
[13:41:16.293] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.1688 mA
[13:41:16.393] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  83 Ia 24.7687 mA
[13:41:16.495] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  79 Ia 23.1688 mA
[13:41:16.596] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  84 Ia 24.7687 mA
[13:41:16.697] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  80 Ia 23.9688 mA
[13:41:16.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  78
[13:41:16.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  70
[13:41:16.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  70
[13:41:16.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  74
[13:41:16.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  74
[13:41:16.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  74
[13:41:16.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  75
[13:41:16.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[13:41:16.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  80
[13:41:16.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[13:41:16.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  74
[13:41:16.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  74
[13:41:16.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  74
[13:41:16.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  88
[13:41:16.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  75
[13:41:16.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[13:41:18.550] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 381 mA = 23.8125 mA/ROC
[13:41:18.550] <TB3>     INFO: i(loss) [mA/ROC]:     19.2  19.2  20.1  19.2  19.2  19.2  19.2  19.2  19.2  19.2  19.2  19.2  19.2  20.1  19.2  19.2
[13:41:18.584] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:18.584] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:41:18.584] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:18.719] <TB3>     INFO: Expecting 231680 events.
[13:41:26.917] <TB3>     INFO: 231680 events read in total (7480ms).
[13:41:27.068] <TB3>     INFO: Test took 8482ms.
[13:41:27.270] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 83 and Delta(CalDel) = 61
[13:41:27.275] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 119 and Delta(CalDel) = 62
[13:41:27.278] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 78 and Delta(CalDel) = 63
[13:41:27.282] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 74 and Delta(CalDel) = 64
[13:41:27.285] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 99 and Delta(CalDel) = 58
[13:41:27.288] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 60
[13:41:27.292] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:41:27.299] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 68 and Delta(CalDel) = 61
[13:41:27.303] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 84 and Delta(CalDel) = 61
[13:41:27.306] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:41:27.314] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 89 and Delta(CalDel) = 59
[13:41:27.317] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:41:27.321] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 57
[13:41:27.325] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:41:27.329] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 87 and Delta(CalDel) = 62
[13:41:27.332] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 100 and Delta(CalDel) = 59
[13:41:27.378] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:41:27.410] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:27.410] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:41:27.410] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:27.545] <TB3>     INFO: Expecting 231680 events.
[13:41:35.803] <TB3>     INFO: 231680 events read in total (7539ms).
[13:41:35.808] <TB3>     INFO: Test took 8396ms.
[13:41:35.831] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 30.5
[13:41:36.143] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 29.5
[13:41:36.147] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 30.5
[13:41:36.150] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 32.5
[13:41:36.154] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28.5
[13:41:36.157] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[13:41:36.161] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30
[13:41:36.164] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31
[13:41:36.168] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[13:41:36.171] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31
[13:41:36.175] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[13:41:36.179] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 31
[13:41:36.182] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 112 +/- 30
[13:41:36.186] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[13:41:36.192] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 30
[13:41:36.196] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[13:41:36.230] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:41:36.230] <TB3>     INFO: CalDel:      144   134   140   155   120   128   138   146   127   127   119   153   112   137   135   115
[13:41:36.230] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    53
[13:41:36.235] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C0.dat
[13:41:36.235] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C1.dat
[13:41:36.235] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C2.dat
[13:41:36.235] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C3.dat
[13:41:36.235] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C4.dat
[13:41:36.235] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C5.dat
[13:41:36.236] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C6.dat
[13:41:36.236] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C7.dat
[13:41:36.236] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C8.dat
[13:41:36.236] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C9.dat
[13:41:36.236] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C10.dat
[13:41:36.236] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C11.dat
[13:41:36.236] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C12.dat
[13:41:36.237] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C13.dat
[13:41:36.237] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C14.dat
[13:41:36.237] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters_C15.dat
[13:41:36.237] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:41:36.237] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:41:36.237] <TB3>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[13:41:36.237] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:41:36.323] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:41:36.323] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:41:36.323] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:41:36.323] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:41:36.327] <TB3>     INFO: ######################################################################
[13:41:36.327] <TB3>     INFO: PixTestTiming::doTest()
[13:41:36.327] <TB3>     INFO: ######################################################################
[13:41:36.327] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:36.327] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:41:36.327] <TB3>     INFO:    ----------------------------------------------------------------------
[13:41:36.327] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:41:38.224] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:41:40.497] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:41:42.770] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:41:45.045] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:41:47.318] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:41:49.591] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:41:54.990] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:41:57.263] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:41:59.536] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:42:01.809] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:42:04.082] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:42:06.356] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:42:08.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:42:10.904] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:42:17.040] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:42:19.313] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:42:20.833] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:42:22.353] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:42:23.873] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:42:25.393] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:42:26.913] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:42:28.433] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:42:34.009] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:42:35.530] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:42:37.990] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:42:41.391] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:42:44.792] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:42:48.192] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:42:51.593] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:42:54.994] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:43:00.276] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:43:03.675] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:43:05.197] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:43:06.720] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:43:08.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:43:09.761] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:43:11.282] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:43:12.803] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:43:19.586] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:43:21.106] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:43:23.379] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:43:25.653] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:43:27.926] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:43:30.199] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:43:32.472] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:43:34.745] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:43:42.280] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:43:44.553] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:43:46.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:43:49.102] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:43:51.375] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:43:53.648] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:43:55.923] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:43:58.197] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:44:05.733] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:44:08.010] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:44:10.282] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:44:12.555] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:44:14.829] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:44:17.104] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:44:19.377] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:44:21.651] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:44:28.622] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:44:30.896] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:44:33.170] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:44:35.441] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:44:37.715] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:44:39.988] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:44:42.262] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:44:44.535] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:44:46.054] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:44:48.327] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:44:50.600] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:44:52.874] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:44:55.147] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:44:57.420] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:44:59.693] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:45:01.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:45:05.554] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:45:07.834] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:45:09.731] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:45:11.251] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:45:12.771] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:45:14.291] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:45:15.809] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:45:17.329] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:45:24.590] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:45:26.110] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:45:27.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:45:29.152] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:45:30.673] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:45:32.194] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:45:33.717] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:45:35.237] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:45:42.775] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:45:44.302] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:45:45.823] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:45:47.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:45:48.864] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:45:50.385] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:45:51.906] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:45:53.426] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:46:00.964] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:46:02.487] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:46:04.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:46:07.033] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:46:09.306] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:46:11.580] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:46:13.852] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:46:16.129] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:46:23.665] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:46:25.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:46:28.216] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:46:30.490] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:46:32.763] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:46:35.036] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:46:37.311] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:46:39.584] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:46:47.123] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:46:49.397] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:46:51.670] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:46:53.943] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:46:56.218] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:46:58.492] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:47:00.766] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:47:03.039] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:47:10.574] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:47:13.232] <TB3>     INFO: TBM Phase Settings: 232
[13:47:13.232] <TB3>     INFO: 400MHz Phase: 2
[13:47:13.232] <TB3>     INFO: 160MHz Phase: 7
[13:47:13.232] <TB3>     INFO: Functional Phase Area: 5
[13:47:13.236] <TB3>     INFO: Test took 336909 ms.
[13:47:13.236] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:47:13.237] <TB3>     INFO:    ----------------------------------------------------------------------
[13:47:13.237] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:47:13.237] <TB3>     INFO:    ----------------------------------------------------------------------
[13:47:13.237] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:47:16.258] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:47:18.157] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:47:20.052] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:47:21.947] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:47:23.843] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:47:25.738] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:47:27.634] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:47:31.410] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:47:32.930] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:47:34.450] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:47:35.970] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:47:37.489] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:47:39.009] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:47:40.529] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:47:42.049] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:47:43.569] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:47:45.090] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:47:46.610] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:47:48.886] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:47:51.160] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:47:53.435] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:47:55.708] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:47:57.982] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:47:59.506] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:48:01.025] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:48:02.546] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:48:04.822] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:48:07.096] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:48:09.370] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:48:11.643] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:48:13.917] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:48:15.438] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:48:16.958] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:48:18.478] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:48:20.753] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:48:23.026] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:48:25.299] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:48:27.574] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:48:29.848] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:48:31.367] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:48:32.887] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:48:34.407] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:48:36.681] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:48:38.955] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:48:41.230] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:48:43.504] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:48:45.777] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:48:47.297] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:48:48.816] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:48:50.337] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:48:52.610] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:48:54.883] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:48:57.157] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:48:59.431] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:49:01.704] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:49:03.223] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:49:04.743] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:49:06.263] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:49:08.537] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:49:10.811] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:49:13.084] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:49:15.357] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:49:17.631] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:49:19.534] <TB3>     INFO: ROC Delay Settings: 228
[13:49:19.534] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:49:19.534] <TB3>     INFO: ROC Port 0 Delay: 4
[13:49:19.534] <TB3>     INFO: ROC Port 1 Delay: 4
[13:49:19.534] <TB3>     INFO: Functional ROC Area: 5
[13:49:19.538] <TB3>     INFO: Test took 126302 ms.
[13:49:19.538] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:49:19.538] <TB3>     INFO:    ----------------------------------------------------------------------
[13:49:19.538] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:49:19.538] <TB3>     INFO:    ----------------------------------------------------------------------
[13:49:20.677] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4049 4048 4049 4049 4049 404b 4049 4049 e062 c000 a101 8000 4049 4049 4049 4049 4049 404b 404b 4048 e062 c000 
[13:49:20.677] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 404b 4048 404b 404b 404b 4048 404b 404b e022 c000 a102 8040 404b 404b 404b 404b 404b 4049 4049 404b e022 c000 
[13:49:20.677] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4048 4048 4048 4048 4048 4049 4048 4048 e022 c000 a103 80b1 4049 4049 4049 4049 4049 4049 4049 4049 e022 c000 
[13:49:20.677] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:49:34.840] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:34.840] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:49:49.102] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:49.102] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:50:03.343] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:03.343] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:50:17.541] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:17.541] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:50:31.703] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:31.703] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:50:46.007] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:46.008] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:51:00.239] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:00.239] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:51:14.331] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:14.331] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:51:28.357] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:28.357] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:51:42.531] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:42.912] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:42.925] <TB3>     INFO: Decoding statistics:
[13:51:42.925] <TB3>     INFO:   General information:
[13:51:42.925] <TB3>     INFO: 	 16bit words read:         240000000
[13:51:42.925] <TB3>     INFO: 	 valid events total:       20000000
[13:51:42.925] <TB3>     INFO: 	 empty events:             20000000
[13:51:42.925] <TB3>     INFO: 	 valid events with pixels: 0
[13:51:42.925] <TB3>     INFO: 	 valid pixel hits:         0
[13:51:42.925] <TB3>     INFO:   Event errors: 	           0
[13:51:42.925] <TB3>     INFO: 	 start marker:             0
[13:51:42.925] <TB3>     INFO: 	 stop marker:              0
[13:51:42.925] <TB3>     INFO: 	 overflow:                 0
[13:51:42.925] <TB3>     INFO: 	 invalid 5bit words:       0
[13:51:42.925] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:51:42.925] <TB3>     INFO:   TBM errors: 		           0
[13:51:42.925] <TB3>     INFO: 	 flawed TBM headers:       0
[13:51:42.925] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:51:42.925] <TB3>     INFO: 	 event ID mismatches:      0
[13:51:42.925] <TB3>     INFO:   ROC errors: 		           0
[13:51:42.925] <TB3>     INFO: 	 missing ROC header(s):    0
[13:51:42.925] <TB3>     INFO: 	 misplaced readback start: 0
[13:51:42.925] <TB3>     INFO:   Pixel decoding errors:	   0
[13:51:42.925] <TB3>     INFO: 	 pixel data incomplete:    0
[13:51:42.925] <TB3>     INFO: 	 pixel address:            0
[13:51:42.925] <TB3>     INFO: 	 pulse height fill bit:    0
[13:51:42.925] <TB3>     INFO: 	 buffer corruption:        0
[13:51:42.925] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:42.925] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:51:42.925] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:42.925] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:42.925] <TB3>     INFO:    Read back bit status: 1
[13:51:42.925] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:42.925] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:42.925] <TB3>     INFO:    Timings are good!
[13:51:42.925] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:42.925] <TB3>     INFO: Test took 143387 ms.
[13:51:42.925] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:51:42.925] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:51:42.925] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:51:42.925] <TB3>     INFO: PixTestTiming::doTest took 606602 ms.
[13:51:42.925] <TB3>     INFO: PixTestTiming::doTest() done
[13:51:42.926] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:51:42.926] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:51:42.926] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:51:42.926] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:51:42.926] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:51:42.926] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:51:42.926] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:51:43.277] <TB3>     INFO: ######################################################################
[13:51:43.277] <TB3>     INFO: PixTestAlive::doTest()
[13:51:43.277] <TB3>     INFO: ######################################################################
[13:51:43.280] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:43.280] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:51:43.280] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:43.282] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:51:43.629] <TB3>     INFO: Expecting 41600 events.
[13:51:47.692] <TB3>     INFO: 41600 events read in total (3348ms).
[13:51:47.693] <TB3>     INFO: Test took 4411ms.
[13:51:47.701] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:47.701] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:51:47.701] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:51:48.075] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:51:48.075] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:51:48.075] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:51:48.079] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:48.079] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:51:48.079] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:48.080] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:51:48.429] <TB3>     INFO: Expecting 41600 events.
[13:51:51.400] <TB3>     INFO: 41600 events read in total (2257ms).
[13:51:51.400] <TB3>     INFO: Test took 3320ms.
[13:51:51.400] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:51.400] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:51:51.400] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:51:51.401] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:51:51.806] <TB3>     INFO: PixTestAlive::maskTest() done
[13:51:51.806] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:51:51.810] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:51.810] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:51:51.810] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:51.811] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:51:52.154] <TB3>     INFO: Expecting 41600 events.
[13:51:56.207] <TB3>     INFO: 41600 events read in total (3338ms).
[13:51:56.208] <TB3>     INFO: Test took 4397ms.
[13:51:56.217] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:56.217] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:51:56.217] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:51:56.591] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:51:56.591] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:51:56.591] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:51:56.591] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:51:56.599] <TB3>     INFO: ######################################################################
[13:51:56.599] <TB3>     INFO: PixTestTrim::doTest()
[13:51:56.599] <TB3>     INFO: ######################################################################
[13:51:56.602] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:56.602] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:51:56.602] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:56.678] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:51:56.678] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:51:56.702] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:51:56.702] <TB3>     INFO:     run 1 of 1
[13:51:56.702] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:51:57.045] <TB3>     INFO: Expecting 5025280 events.
[13:52:42.551] <TB3>     INFO: 1411600 events read in total (44791ms).
[13:53:26.974] <TB3>     INFO: 2810016 events read in total (89214ms).
[13:54:11.471] <TB3>     INFO: 4221944 events read in total (133712ms).
[13:54:36.768] <TB3>     INFO: 5025280 events read in total (159008ms).
[13:54:36.808] <TB3>     INFO: Test took 160106ms.
[13:54:36.864] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:36.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:38.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:39.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:40.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:42.233] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:43.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:44.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:46.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:47.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:48.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:50.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:51.587] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:52.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:54.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:55.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:56.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:58.193] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 193982464
[13:54:58.196] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.5635 minThrLimit = 82.5554 minThrNLimit = 103.255 -> result = 82.5635 -> 82
[13:54:58.197] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.778 minThrLimit = 101.77 minThrNLimit = 125.817 -> result = 101.778 -> 101
[13:54:58.197] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7338 minThrLimit = 85.7144 minThrNLimit = 108.131 -> result = 85.7338 -> 85
[13:54:58.198] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9134 minThrLimit = 88.8819 minThrNLimit = 108.072 -> result = 88.9134 -> 88
[13:54:58.198] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4503 minThrLimit = 89.4188 minThrNLimit = 112.639 -> result = 89.4503 -> 89
[13:54:58.198] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2191 minThrLimit = 89.1998 minThrNLimit = 110.639 -> result = 89.2191 -> 89
[13:54:58.199] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.1946 minThrLimit = 84.1785 minThrNLimit = 106.891 -> result = 84.1946 -> 84
[13:54:58.199] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.5378 minThrLimit = 83.5248 minThrNLimit = 105.543 -> result = 83.5378 -> 83
[13:54:58.199] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9175 minThrLimit = 93.9003 minThrNLimit = 119.706 -> result = 93.9175 -> 93
[13:54:58.200] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.042 minThrLimit = 101.995 minThrNLimit = 125.308 -> result = 102.042 -> 102
[13:54:58.200] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6808 minThrLimit = 96.6504 minThrNLimit = 115.813 -> result = 96.6808 -> 96
[13:54:58.201] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7708 minThrLimit = 85.7634 minThrNLimit = 108.189 -> result = 85.7708 -> 85
[13:54:58.201] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6084 minThrLimit = 87.5655 minThrNLimit = 111.376 -> result = 87.6084 -> 87
[13:54:58.201] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.9635 minThrLimit = 81.9603 minThrNLimit = 104.049 -> result = 81.9635 -> 81
[13:54:58.202] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.1788 minThrLimit = 86.1779 minThrNLimit = 111.052 -> result = 86.1788 -> 86
[13:54:58.202] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3339 minThrLimit = 99.3126 minThrNLimit = 118.249 -> result = 99.3339 -> 99
[13:54:58.202] <TB3>     INFO: ROC 0 VthrComp = 82
[13:54:58.202] <TB3>     INFO: ROC 1 VthrComp = 101
[13:54:58.202] <TB3>     INFO: ROC 2 VthrComp = 85
[13:54:58.202] <TB3>     INFO: ROC 3 VthrComp = 88
[13:54:58.202] <TB3>     INFO: ROC 4 VthrComp = 89
[13:54:58.203] <TB3>     INFO: ROC 5 VthrComp = 89
[13:54:58.203] <TB3>     INFO: ROC 6 VthrComp = 84
[13:54:58.203] <TB3>     INFO: ROC 7 VthrComp = 83
[13:54:58.203] <TB3>     INFO: ROC 8 VthrComp = 93
[13:54:58.203] <TB3>     INFO: ROC 9 VthrComp = 102
[13:54:58.203] <TB3>     INFO: ROC 10 VthrComp = 96
[13:54:58.203] <TB3>     INFO: ROC 11 VthrComp = 85
[13:54:58.203] <TB3>     INFO: ROC 12 VthrComp = 87
[13:54:58.203] <TB3>     INFO: ROC 13 VthrComp = 81
[13:54:58.204] <TB3>     INFO: ROC 14 VthrComp = 86
[13:54:58.204] <TB3>     INFO: ROC 15 VthrComp = 99
[13:54:58.204] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:54:58.204] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:54:58.222] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:58.222] <TB3>     INFO:     run 1 of 1
[13:54:58.223] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:58.567] <TB3>     INFO: Expecting 5025280 events.
[13:55:34.696] <TB3>     INFO: 886192 events read in total (35414ms).
[13:56:09.486] <TB3>     INFO: 1769656 events read in total (70204ms).
[13:56:45.020] <TB3>     INFO: 2652528 events read in total (105738ms).
[13:57:19.777] <TB3>     INFO: 3526448 events read in total (140495ms).
[13:57:54.523] <TB3>     INFO: 4394432 events read in total (175241ms).
[13:58:20.378] <TB3>     INFO: 5025280 events read in total (201096ms).
[13:58:20.453] <TB3>     INFO: Test took 202231ms.
[13:58:20.629] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:20.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:22.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:24.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:25.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:27.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:28.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:30.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:31.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:33.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:35.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:36.596] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:38.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:39.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:41.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:42.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:44.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:46.038] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278814720
[13:58:46.041] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.2145 for pixel 0/33 mean/min/max = 44.4355/32.4677/56.4033
[13:58:46.042] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.9245 for pixel 7/11 mean/min/max = 45.0023/32.0758/57.9287
[13:58:46.042] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.0515 for pixel 10/0 mean/min/max = 43.9073/32.944/54.8706
[13:58:46.042] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.8937 for pixel 22/8 mean/min/max = 46.4226/34.9366/57.9086
[13:58:46.043] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.1734 for pixel 0/51 mean/min/max = 45.0388/33.7029/56.3748
[13:58:46.043] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.1563 for pixel 24/15 mean/min/max = 45.8669/33.5519/58.1819
[13:58:46.043] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.5253 for pixel 0/12 mean/min/max = 44.4886/32.3823/56.5949
[13:58:46.044] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.3641 for pixel 6/73 mean/min/max = 43.7519/32.6482/54.8556
[13:58:46.044] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.1072 for pixel 8/18 mean/min/max = 45.383/33.6325/57.1335
[13:58:46.044] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.8745 for pixel 0/42 mean/min/max = 44.1479/31.2059/57.09
[13:58:46.045] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.9104 for pixel 11/77 mean/min/max = 44.8339/32.7383/56.9295
[13:58:46.045] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.5019 for pixel 3/2 mean/min/max = 45.7497/32.596/58.9035
[13:58:46.045] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.6875 for pixel 8/19 mean/min/max = 43.9818/32.6428/55.3208
[13:58:46.046] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.8208 for pixel 5/74 mean/min/max = 45.6262/33.4123/57.84
[13:58:46.046] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.4477 for pixel 7/25 mean/min/max = 43.5444/32.2782/54.8106
[13:58:46.046] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.9419 for pixel 2/75 mean/min/max = 44.791/31.4059/58.1762
[13:58:46.046] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:58:46.181] <TB3>     INFO: Expecting 411648 events.
[13:58:53.888] <TB3>     INFO: 411648 events read in total (6992ms).
[13:58:53.893] <TB3>     INFO: Expecting 411648 events.
[13:59:01.533] <TB3>     INFO: 411648 events read in total (6967ms).
[13:59:01.541] <TB3>     INFO: Expecting 411648 events.
[13:59:09.170] <TB3>     INFO: 411648 events read in total (6965ms).
[13:59:09.181] <TB3>     INFO: Expecting 411648 events.
[13:59:16.799] <TB3>     INFO: 411648 events read in total (6955ms).
[13:59:16.813] <TB3>     INFO: Expecting 411648 events.
[13:59:24.470] <TB3>     INFO: 411648 events read in total (6997ms).
[13:59:24.485] <TB3>     INFO: Expecting 411648 events.
[13:59:32.100] <TB3>     INFO: 411648 events read in total (6956ms).
[13:59:32.118] <TB3>     INFO: Expecting 411648 events.
[13:59:39.639] <TB3>     INFO: 411648 events read in total (6866ms).
[13:59:39.658] <TB3>     INFO: Expecting 411648 events.
[13:59:47.072] <TB3>     INFO: 411648 events read in total (6752ms).
[13:59:47.095] <TB3>     INFO: Expecting 411648 events.
[13:59:54.576] <TB3>     INFO: 411648 events read in total (6828ms).
[13:59:54.602] <TB3>     INFO: Expecting 411648 events.
[14:00:02.021] <TB3>     INFO: 411648 events read in total (6775ms).
[14:00:02.050] <TB3>     INFO: Expecting 411648 events.
[14:00:09.635] <TB3>     INFO: 411648 events read in total (6938ms).
[14:00:09.664] <TB3>     INFO: Expecting 411648 events.
[14:00:17.283] <TB3>     INFO: 411648 events read in total (6969ms).
[14:00:17.316] <TB3>     INFO: Expecting 411648 events.
[14:00:25.054] <TB3>     INFO: 411648 events read in total (7101ms).
[14:00:25.090] <TB3>     INFO: Expecting 411648 events.
[14:00:32.791] <TB3>     INFO: 411648 events read in total (7071ms).
[14:00:32.827] <TB3>     INFO: Expecting 411648 events.
[14:00:40.443] <TB3>     INFO: 411648 events read in total (6980ms).
[14:00:40.483] <TB3>     INFO: Expecting 411648 events.
[14:00:48.042] <TB3>     INFO: 411648 events read in total (6928ms).
[14:00:48.085] <TB3>     INFO: Test took 122039ms.
[14:00:48.582] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1962 < 35 for itrim = 91; old thr = 32.4832 ... break
[14:00:48.618] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6716 < 35 for itrim = 102; old thr = 33.6032 ... break
[14:00:48.654] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5636 < 35 for itrim = 92; old thr = 34.391 ... break
[14:00:48.690] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4477 < 35 for itrim = 101; old thr = 34.1648 ... break
[14:00:48.723] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1274 < 35 for itrim = 94; old thr = 34.1622 ... break
[14:00:48.763] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1862 < 35 for itrim = 110; old thr = 34.532 ... break
[14:00:48.791] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1583 < 35 for itrim = 84; old thr = 34.5151 ... break
[14:00:48.826] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5384 < 35 for itrim = 97; old thr = 34.431 ... break
[14:00:48.867] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1622 < 35 for itrim = 108; old thr = 34.7277 ... break
[14:00:48.896] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0895 < 35 for itrim = 96; old thr = 34.0744 ... break
[14:00:48.923] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.724 < 35 for itrim = 87; old thr = 34.0519 ... break
[14:00:48.957] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1385 < 35 for itrim = 103; old thr = 34.1604 ... break
[14:00:48.002] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2758 < 35 for itrim = 105; old thr = 34.1724 ... break
[14:00:49.035] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0107 < 35 for itrim = 100; old thr = 34.2494 ... break
[14:00:49.072] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2599 < 35 for itrim = 91; old thr = 34.7234 ... break
[14:00:49.102] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9143 < 35 for itrim+1 = 93; old thr = 34.6182 ... break
[14:00:49.178] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:00:49.190] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:49.190] <TB3>     INFO:     run 1 of 1
[14:00:49.190] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:49.533] <TB3>     INFO: Expecting 5025280 events.
[14:01:25.294] <TB3>     INFO: 872544 events read in total (35046ms).
[14:02:00.284] <TB3>     INFO: 1741792 events read in total (70037ms).
[14:02:35.378] <TB3>     INFO: 2610448 events read in total (105130ms).
[14:03:10.180] <TB3>     INFO: 3468656 events read in total (139932ms).
[14:03:44.164] <TB3>     INFO: 4321536 events read in total (173916ms).
[14:04:13.109] <TB3>     INFO: 5025280 events read in total (202861ms).
[14:04:13.193] <TB3>     INFO: Test took 204003ms.
[14:04:13.383] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:13.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:15.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:16.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:18.287] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:19.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:21.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:22.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:24.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:25.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:27.407] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:28.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:30.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:32.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:33.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:35.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:36.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:38.124] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272723968
[14:04:38.126] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.882968 .. 49.330544
[14:04:38.200] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:04:38.211] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:38.211] <TB3>     INFO:     run 1 of 1
[14:04:38.211] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:38.554] <TB3>     INFO: Expecting 1697280 events.
[14:05:19.298] <TB3>     INFO: 1103848 events read in total (40029ms).
[14:05:40.557] <TB3>     INFO: 1697280 events read in total (61288ms).
[14:05:40.577] <TB3>     INFO: Test took 62366ms.
[14:05:40.627] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:40.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:41.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:42.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:43.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:44.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:45.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:46.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:47.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:48.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:49.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:50.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:51.606] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:52.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:53.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:54.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:55.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:56.694] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 230412288
[14:05:56.775] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.782054 .. 44.234912
[14:05:56.849] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:05:56.859] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:56.859] <TB3>     INFO:     run 1 of 1
[14:05:56.860] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:57.202] <TB3>     INFO: Expecting 1630720 events.
[14:06:38.612] <TB3>     INFO: 1171288 events read in total (40695ms).
[14:06:54.927] <TB3>     INFO: 1630720 events read in total (57010ms).
[14:06:54.942] <TB3>     INFO: Test took 58082ms.
[14:06:54.975] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:55.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:56.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:56.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:57.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:58.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:59.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:00.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:01.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:02.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:03.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:04.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:06.213] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:07.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:08.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:09.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:10.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:11.775] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 219095040
[14:07:11.859] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.769367 .. 40.987151
[14:07:11.936] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:07:11.947] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:11.947] <TB3>     INFO:     run 1 of 1
[14:07:11.947] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:12.359] <TB3>     INFO: Expecting 1331200 events.
[14:07:54.699] <TB3>     INFO: 1182096 events read in total (41626ms).
[14:08:00.243] <TB3>     INFO: 1331200 events read in total (47170ms).
[14:08:00.253] <TB3>     INFO: Test took 48306ms.
[14:08:00.281] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:00.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:01.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:02.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:03.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:04.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:04.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:05.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:06.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:07.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:08.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:09.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:10.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:11.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:12.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:13.292] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:14.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:15.155] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 219095040
[14:08:15.237] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.154949 .. 40.288449
[14:08:15.313] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:08:15.324] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:15.324] <TB3>     INFO:     run 1 of 1
[14:08:15.324] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:15.668] <TB3>     INFO: Expecting 1231360 events.
[14:08:57.428] <TB3>     INFO: 1155560 events read in total (41045ms).
[14:09:00.482] <TB3>     INFO: 1231360 events read in total (44099ms).
[14:09:00.493] <TB3>     INFO: Test took 45169ms.
[14:09:00.520] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:00.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:01.507] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:02.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:03.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:04.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:05.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:06.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:07.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:07.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:08.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:09.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:10.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:11.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:12.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:13.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:14.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:15.334] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 219095040
[14:09:15.422] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:09:15.422] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:09:15.432] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:15.432] <TB3>     INFO:     run 1 of 1
[14:09:15.432] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:15.775] <TB3>     INFO: Expecting 1364480 events.
[14:09:55.894] <TB3>     INFO: 1074752 events read in total (39403ms).
[14:10:06.747] <TB3>     INFO: 1364480 events read in total (50256ms).
[14:10:06.761] <TB3>     INFO: Test took 51330ms.
[14:10:06.795] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:06.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:07.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:08.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:09.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:10.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:11.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:12.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:13.649] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:14.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:15.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:16.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:17.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:18.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:19.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:20.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:21.374] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:22.343] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320151552
[14:10:22.379] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C0.dat
[14:10:22.380] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C1.dat
[14:10:22.380] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C2.dat
[14:10:22.380] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C3.dat
[14:10:22.380] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C4.dat
[14:10:22.380] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C5.dat
[14:10:22.380] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C6.dat
[14:10:22.381] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C7.dat
[14:10:22.381] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C8.dat
[14:10:22.381] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C9.dat
[14:10:22.381] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C10.dat
[14:10:22.381] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C11.dat
[14:10:22.381] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C12.dat
[14:10:22.382] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C13.dat
[14:10:22.382] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C14.dat
[14:10:22.382] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C15.dat
[14:10:22.382] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C0.dat
[14:10:22.389] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C1.dat
[14:10:22.397] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C2.dat
[14:10:22.404] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C3.dat
[14:10:22.411] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C4.dat
[14:10:22.418] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C5.dat
[14:10:22.425] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C6.dat
[14:10:22.433] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C7.dat
[14:10:22.440] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C8.dat
[14:10:22.447] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C9.dat
[14:10:22.454] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C10.dat
[14:10:22.461] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C11.dat
[14:10:22.468] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C12.dat
[14:10:22.475] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C13.dat
[14:10:22.482] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C14.dat
[14:10:22.489] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//trimParameters35_C15.dat
[14:10:22.496] <TB3>     INFO: PixTestTrim::trimTest() done
[14:10:22.496] <TB3>     INFO: vtrim:      91 102  92 101  94 110  84  97 108  96  87 103 105 100  91  93 
[14:10:22.496] <TB3>     INFO: vthrcomp:   82 101  85  88  89  89  84  83  93 102  96  85  87  81  86  99 
[14:10:22.496] <TB3>     INFO: vcal mean:  34.96  35.02  34.94  34.96  34.96  34.99  34.96  34.90  34.97  34.93  34.97  34.90  34.95  34.99  34.92  34.93 
[14:10:22.496] <TB3>     INFO: vcal RMS:    0.77   0.84   0.77   0.80   0.78   0.80   0.79   0.81   0.78   0.83   0.84   0.83   0.81   0.81   0.77   0.89 
[14:10:22.496] <TB3>     INFO: bits mean:   9.43   9.59  10.04   9.03   9.21   9.23   9.39  10.44   9.36   9.92   9.73   9.48  10.08   9.28  10.07   9.41 
[14:10:22.496] <TB3>     INFO: bits RMS:    2.78   2.69   2.46   2.48   2.67   2.63   2.82   2.29   2.56   2.75   2.56   2.68   2.48   2.71   2.53   2.92 
[14:10:22.506] <TB3>     INFO:    ----------------------------------------------------------------------
[14:10:22.506] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:10:22.506] <TB3>     INFO:    ----------------------------------------------------------------------
[14:10:22.508] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:10:22.508] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:10:22.519] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:10:22.520] <TB3>     INFO:     run 1 of 1
[14:10:22.520] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:22.863] <TB3>     INFO: Expecting 4160000 events.
[14:11:08.897] <TB3>     INFO: 1119940 events read in total (45319ms).
[14:11:53.821] <TB3>     INFO: 2229685 events read in total (90244ms).
[14:12:37.770] <TB3>     INFO: 3325585 events read in total (134193ms).
[14:13:12.169] <TB3>     INFO: 4160000 events read in total (168591ms).
[14:13:12.245] <TB3>     INFO: Test took 169725ms.
[14:13:12.382] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:12.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:14.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:16.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:18.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:20.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:22.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:24.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:26.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:28.265] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:30.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:32.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:34.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:36.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:38.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:39.937] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:41.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:43.792] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 352133120
[14:13:43.793] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:13:43.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:13:43.867] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:13:43.878] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:13:43.878] <TB3>     INFO:     run 1 of 1
[14:13:43.879] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:44.221] <TB3>     INFO: Expecting 3494400 events.
[14:14:31.514] <TB3>     INFO: 1170030 events read in total (46578ms).
[14:15:16.747] <TB3>     INFO: 2322600 events read in total (91811ms).
[14:16:03.236] <TB3>     INFO: 3465205 events read in total (138300ms).
[14:16:04.802] <TB3>     INFO: 3494400 events read in total (139866ms).
[14:16:04.844] <TB3>     INFO: Test took 140965ms.
[14:16:04.944] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:05.148] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:06.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:08.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:10.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:12.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:14.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:15.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:17.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:19.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:21.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:23.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:24.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:26.685] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:28.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:30.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:32.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:33.888] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383225856
[14:16:33.889] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:16:33.962] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:16:33.962] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:16:33.975] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:33.975] <TB3>     INFO:     run 1 of 1
[14:16:33.975] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:34.319] <TB3>     INFO: Expecting 3244800 events.
[14:17:22.939] <TB3>     INFO: 1220835 events read in total (47905ms).
[14:18:10.792] <TB3>     INFO: 2417015 events read in total (95758ms).
[14:18:44.126] <TB3>     INFO: 3244800 events read in total (129093ms).
[14:18:44.170] <TB3>     INFO: Test took 130196ms.
[14:18:44.255] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:44.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:46.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:47.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:49.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:51.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:52.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:54.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:56.089] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:57.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:59.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:01.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:02.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:04.374] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:06.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:07.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:09.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:11.045] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383225856
[14:19:11.046] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:19:11.120] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:19:11.120] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:19:11.130] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:19:11.130] <TB3>     INFO:     run 1 of 1
[14:19:11.131] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:11.473] <TB3>     INFO: Expecting 3244800 events.
[14:20:00.354] <TB3>     INFO: 1220650 events read in total (48166ms).
[14:20:48.146] <TB3>     INFO: 2416110 events read in total (95958ms).
[14:21:21.702] <TB3>     INFO: 3244800 events read in total (129514ms).
[14:21:21.741] <TB3>     INFO: Test took 130610ms.
[14:21:21.822] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:21.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:23.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:25.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:26.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:28.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:30.258] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:31.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:33.582] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:35.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:36.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:38.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:40.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:41.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:43.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:45.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:46.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:48.438] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383225856
[14:21:48.439] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:21:48.512] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:21:48.512] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:21:48.522] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:21:48.522] <TB3>     INFO:     run 1 of 1
[14:21:48.522] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:48.865] <TB3>     INFO: Expecting 3224000 events.
[14:22:37.857] <TB3>     INFO: 1224840 events read in total (48276ms).
[14:23:24.876] <TB3>     INFO: 2423605 events read in total (95295ms).
[14:23:56.889] <TB3>     INFO: 3224000 events read in total (127308ms).
[14:23:56.929] <TB3>     INFO: Test took 128407ms.
[14:23:57.009] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:57.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:58.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:00.415] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:02.070] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:03.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:05.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:07.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:08.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:10.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:12.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:13.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:15.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:16.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:18.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:20.232] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:21.904] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:23.499] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 383225856
[14:24:23.500] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.57394, thr difference RMS: 1.27309
[14:24:23.500] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.5416, thr difference RMS: 1.4112
[14:24:23.500] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.21306, thr difference RMS: 1.29366
[14:24:23.500] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.64194, thr difference RMS: 1.66335
[14:24:23.500] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.13712, thr difference RMS: 1.52155
[14:24:23.501] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.17799, thr difference RMS: 1.55279
[14:24:23.501] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.39369, thr difference RMS: 1.37173
[14:24:23.501] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.27309, thr difference RMS: 1.29999
[14:24:23.501] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.47619, thr difference RMS: 1.58308
[14:24:23.502] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.689, thr difference RMS: 1.35512
[14:24:23.502] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.92423, thr difference RMS: 1.67171
[14:24:23.502] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.86358, thr difference RMS: 1.39397
[14:24:23.502] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.8573, thr difference RMS: 1.34492
[14:24:23.503] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.3918, thr difference RMS: 1.24183
[14:24:23.503] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.50588, thr difference RMS: 1.27085
[14:24:23.503] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 11.0418, thr difference RMS: 1.46005
[14:24:23.503] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.47668, thr difference RMS: 1.25456
[14:24:23.503] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.4787, thr difference RMS: 1.38733
[14:24:23.504] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.20327, thr difference RMS: 1.28305
[14:24:23.504] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.69022, thr difference RMS: 1.67172
[14:24:23.504] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.20763, thr difference RMS: 1.52018
[14:24:23.504] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.10504, thr difference RMS: 1.55308
[14:24:23.504] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.38557, thr difference RMS: 1.33306
[14:24:23.505] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.22684, thr difference RMS: 1.27819
[14:24:23.505] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.24184, thr difference RMS: 1.58426
[14:24:23.505] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.715, thr difference RMS: 1.35486
[14:24:23.505] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.0636, thr difference RMS: 1.65081
[14:24:23.505] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.89363, thr difference RMS: 1.39404
[14:24:23.506] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.84738, thr difference RMS: 1.30935
[14:24:23.506] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.43162, thr difference RMS: 1.23339
[14:24:23.506] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.43795, thr difference RMS: 1.23275
[14:24:23.506] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.9841, thr difference RMS: 1.43221
[14:24:23.506] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.50589, thr difference RMS: 1.2512
[14:24:23.507] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.4679, thr difference RMS: 1.37281
[14:24:23.507] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.31857, thr difference RMS: 1.27021
[14:24:23.507] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.71199, thr difference RMS: 1.68436
[14:24:23.507] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.31174, thr difference RMS: 1.52343
[14:24:23.507] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.05434, thr difference RMS: 1.5748
[14:24:23.508] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.57778, thr difference RMS: 1.32342
[14:24:23.508] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.36291, thr difference RMS: 1.26641
[14:24:23.508] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.23104, thr difference RMS: 1.57577
[14:24:23.508] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.8622, thr difference RMS: 1.36122
[14:24:23.508] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.3303, thr difference RMS: 1.62835
[14:24:23.509] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.0696, thr difference RMS: 1.3831
[14:24:23.509] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.87971, thr difference RMS: 1.32235
[14:24:23.509] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.56853, thr difference RMS: 1.19948
[14:24:23.509] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.46077, thr difference RMS: 1.22056
[14:24:23.509] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.0845, thr difference RMS: 1.43094
[14:24:23.509] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.55009, thr difference RMS: 1.25937
[14:24:23.510] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.5107, thr difference RMS: 1.40128
[14:24:23.510] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.40953, thr difference RMS: 1.27251
[14:24:23.510] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.73994, thr difference RMS: 1.67476
[14:24:23.510] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.42804, thr difference RMS: 1.49284
[14:24:23.510] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.13764, thr difference RMS: 1.58928
[14:24:23.511] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.64551, thr difference RMS: 1.31804
[14:24:23.511] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.48663, thr difference RMS: 1.24347
[14:24:23.511] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.22164, thr difference RMS: 1.58627
[14:24:23.511] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.0312, thr difference RMS: 1.34048
[14:24:23.511] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.5189, thr difference RMS: 1.63559
[14:24:23.512] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.1284, thr difference RMS: 1.35344
[14:24:23.512] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.96238, thr difference RMS: 1.3071
[14:24:23.512] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.59201, thr difference RMS: 1.22236
[14:24:23.512] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.48976, thr difference RMS: 1.22285
[14:24:23.512] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.1738, thr difference RMS: 1.45088
[14:24:23.616] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:24:23.619] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1947 seconds
[14:24:23.619] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:24:24.330] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:24:24.331] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:24:24.334] <TB3>     INFO: ######################################################################
[14:24:24.334] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:24:24.334] <TB3>     INFO: ######################################################################
[14:24:24.334] <TB3>     INFO:    ----------------------------------------------------------------------
[14:24:24.334] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:24:24.334] <TB3>     INFO:    ----------------------------------------------------------------------
[14:24:24.334] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:24:24.346] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:24:24.346] <TB3>     INFO:     run 1 of 1
[14:24:24.346] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:24.690] <TB3>     INFO: Expecting 59072000 events.
[14:24:53.879] <TB3>     INFO: 1072800 events read in total (28474ms).
[14:25:22.388] <TB3>     INFO: 2141200 events read in total (56983ms).
[14:25:50.649] <TB3>     INFO: 3209400 events read in total (85244ms).
[14:26:17.853] <TB3>     INFO: 4281200 events read in total (112448ms).
[14:26:45.924] <TB3>     INFO: 5350000 events read in total (140519ms).
[14:27:14.362] <TB3>     INFO: 6418400 events read in total (168957ms).
[14:27:42.758] <TB3>     INFO: 7490200 events read in total (197353ms).
[14:28:11.095] <TB3>     INFO: 8558800 events read in total (225690ms).
[14:28:39.520] <TB3>     INFO: 9627200 events read in total (254115ms).
[14:29:07.004] <TB3>     INFO: 10699800 events read in total (282599ms).
[14:29:36.301] <TB3>     INFO: 11768200 events read in total (310896ms).
[14:30:04.639] <TB3>     INFO: 12836400 events read in total (339234ms).
[14:30:33.088] <TB3>     INFO: 13907600 events read in total (367683ms).
[14:31:01.349] <TB3>     INFO: 14976800 events read in total (395944ms).
[14:31:29.537] <TB3>     INFO: 16045000 events read in total (424132ms).
[14:31:57.814] <TB3>     INFO: 17116400 events read in total (452409ms).
[14:32:26.100] <TB3>     INFO: 18185600 events read in total (480695ms).
[14:32:54.586] <TB3>     INFO: 19253600 events read in total (509181ms).
[14:33:22.986] <TB3>     INFO: 20324400 events read in total (537581ms).
[14:33:51.269] <TB3>     INFO: 21394600 events read in total (565864ms).
[14:34:19.672] <TB3>     INFO: 22462600 events read in total (594267ms).
[14:34:48.045] <TB3>     INFO: 23531600 events read in total (622640ms).
[14:35:16.489] <TB3>     INFO: 24602800 events read in total (651084ms).
[14:35:44.700] <TB3>     INFO: 25671600 events read in total (679295ms).
[14:36:13.095] <TB3>     INFO: 26742200 events read in total (707690ms).
[14:36:41.422] <TB3>     INFO: 27812600 events read in total (736017ms).
[14:37:09.756] <TB3>     INFO: 28880400 events read in total (764351ms).
[14:37:38.098] <TB3>     INFO: 29949200 events read in total (792693ms).
[14:38:06.452] <TB3>     INFO: 31020400 events read in total (821047ms).
[14:38:34.776] <TB3>     INFO: 32088800 events read in total (849371ms).
[14:39:03.051] <TB3>     INFO: 33156800 events read in total (877646ms).
[14:39:31.499] <TB3>     INFO: 34228600 events read in total (906094ms).
[14:39:59.840] <TB3>     INFO: 35296800 events read in total (934435ms).
[14:40:28.336] <TB3>     INFO: 36364400 events read in total (962931ms).
[14:40:56.668] <TB3>     INFO: 37434400 events read in total (991263ms).
[14:41:25.155] <TB3>     INFO: 38504600 events read in total (1019750ms).
[14:41:53.538] <TB3>     INFO: 39572200 events read in total (1048133ms).
[14:42:21.932] <TB3>     INFO: 40640000 events read in total (1076527ms).
[14:42:50.362] <TB3>     INFO: 41711400 events read in total (1104957ms).
[14:43:18.729] <TB3>     INFO: 42779400 events read in total (1133324ms).
[14:43:47.100] <TB3>     INFO: 43846400 events read in total (1161695ms).
[14:44:15.556] <TB3>     INFO: 44913400 events read in total (1190151ms).
[14:44:44.055] <TB3>     INFO: 45983600 events read in total (1218650ms).
[14:45:12.563] <TB3>     INFO: 47053600 events read in total (1247158ms).
[14:45:40.970] <TB3>     INFO: 48121400 events read in total (1275565ms).
[14:46:09.447] <TB3>     INFO: 49188600 events read in total (1304042ms).
[14:46:37.944] <TB3>     INFO: 50257000 events read in total (1332539ms).
[14:47:06.432] <TB3>     INFO: 51326800 events read in total (1361027ms).
[14:47:34.979] <TB3>     INFO: 52394600 events read in total (1389574ms).
[14:48:03.470] <TB3>     INFO: 53462200 events read in total (1418065ms).
[14:48:31.997] <TB3>     INFO: 54530600 events read in total (1446592ms).
[14:49:00.535] <TB3>     INFO: 55600400 events read in total (1475130ms).
[14:49:28.660] <TB3>     INFO: 56667600 events read in total (1503255ms).
[14:49:56.829] <TB3>     INFO: 57735400 events read in total (1531424ms).
[14:50:25.477] <TB3>     INFO: 58805800 events read in total (1560072ms).
[14:50:32.852] <TB3>     INFO: 59072000 events read in total (1567447ms).
[14:50:32.873] <TB3>     INFO: Test took 1568527ms.
[14:50:32.930] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:33.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:33.058] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:34.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:34.231] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:35.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:35.393] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:36.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:36.558] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:37.722] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:50:37.722] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:38.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:50:38.909] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:40.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:50:40.076] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:41.223] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:50:41.223] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:42.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:50:42.381] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:43.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:50:43.516] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:44.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:50:44.673] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:45.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:50:45.847] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:47.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:50:47.008] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:48.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:50:48.175] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:49.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:50:49.354] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:50.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:50:50.510] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:50:51.683] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 495980544
[14:50:51.712] <TB3>     INFO: PixTestScurves::scurves() done 
[14:50:51.712] <TB3>     INFO: Vcal mean:  35.07  35.02  35.04  35.09  35.02  35.05  35.07  35.08  35.09  35.00  35.01  35.06  35.04  35.07  35.00  35.06 
[14:50:51.712] <TB3>     INFO: Vcal RMS:    0.65   0.71   0.63   0.68   0.66   0.68   0.67   0.69   0.64   0.70   0.72   0.71   0.69   0.69   0.64   0.75 
[14:50:51.712] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:50:51.787] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:50:51.787] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:50:51.787] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:50:51.787] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:50:51.787] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:50:51.787] <TB3>     INFO: ######################################################################
[14:50:51.787] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:50:51.787] <TB3>     INFO: ######################################################################
[14:50:51.790] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:50:52.140] <TB3>     INFO: Expecting 41600 events.
[14:50:56.233] <TB3>     INFO: 41600 events read in total (3371ms).
[14:50:56.233] <TB3>     INFO: Test took 4443ms.
[14:50:56.241] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:56.241] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:50:56.241] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:50:56.250] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:50:56.250] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:50:56.250] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:50:56.250] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:50:56.589] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:50:56.935] <TB3>     INFO: Expecting 41600 events.
[14:51:01.090] <TB3>     INFO: 41600 events read in total (3440ms).
[14:51:01.091] <TB3>     INFO: Test took 4502ms.
[14:51:01.099] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:01.099] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:51:01.099] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:51:01.103] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 157.131
[14:51:01.103] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 157
[14:51:01.103] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.082
[14:51:01.103] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 162
[14:51:01.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.342
[14:51:01.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[14:51:01.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.454
[14:51:01.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[14:51:01.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.947
[14:51:01.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 168
[14:51:01.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.393
[14:51:01.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 163
[14:51:01.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 156.261
[14:51:01.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 156
[14:51:01.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.503
[14:51:01.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 184
[14:51:01.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.302
[14:51:01.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 168
[14:51:01.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.601
[14:51:01.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 172
[14:51:01.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.86
[14:51:01.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 178
[14:51:01.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.378
[14:51:01.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 162
[14:51:01.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.228
[14:51:01.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:51:01.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.364
[14:51:01.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[14:51:01.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.797
[14:51:01.105] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 169
[14:51:01.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.321
[14:51:01.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 163
[14:51:01.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:51:01.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:51:01.106] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:51:01.191] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:51:01.539] <TB3>     INFO: Expecting 41600 events.
[14:51:05.693] <TB3>     INFO: 41600 events read in total (3439ms).
[14:51:05.694] <TB3>     INFO: Test took 4503ms.
[14:51:05.701] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:05.702] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:51:05.702] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:51:05.705] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:51:05.706] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 46minph_roc = 1
[14:51:05.706] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 50.8914
[14:51:05.706] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 51
[14:51:05.706] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.3421
[14:51:05.706] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 50
[14:51:05.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8775
[14:51:05.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 69
[14:51:05.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7199
[14:51:05.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 74
[14:51:05.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.648
[14:51:05.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,6] phvalue 69
[14:51:05.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.051
[14:51:05.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 57
[14:51:05.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.9807
[14:51:05.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 52
[14:51:05.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7922
[14:51:05.707] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 79
[14:51:05.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.0082
[14:51:05.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 60
[14:51:05.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.0187
[14:51:05.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 65
[14:51:05.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.6111
[14:51:05.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 71
[14:51:05.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3882
[14:51:05.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 60
[14:51:05.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9195
[14:51:05.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,26] phvalue 81
[14:51:05.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.5184
[14:51:05.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 61
[14:51:05.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7915
[14:51:05.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 70
[14:51:05.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.9008
[14:51:05.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 50
[14:51:05.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 0 0
[14:51:06.115] <TB3>     INFO: Expecting 2560 events.
[14:51:07.075] <TB3>     INFO: 2560 events read in total (245ms).
[14:51:07.075] <TB3>     INFO: Test took 1365ms.
[14:51:07.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:07.075] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[14:51:07.583] <TB3>     INFO: Expecting 2560 events.
[14:51:08.542] <TB3>     INFO: 2560 events read in total (244ms).
[14:51:08.543] <TB3>     INFO: Test took 1467ms.
[14:51:08.544] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:08.545] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 2 2
[14:51:09.050] <TB3>     INFO: Expecting 2560 events.
[14:51:10.010] <TB3>     INFO: 2560 events read in total (245ms).
[14:51:10.010] <TB3>     INFO: Test took 1465ms.
[14:51:10.011] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:10.011] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 3 3
[14:51:10.518] <TB3>     INFO: Expecting 2560 events.
[14:51:11.476] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:11.476] <TB3>     INFO: Test took 1465ms.
[14:51:11.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:11.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 6, 4 4
[14:51:11.984] <TB3>     INFO: Expecting 2560 events.
[14:51:12.942] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:12.943] <TB3>     INFO: Test took 1466ms.
[14:51:12.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:12.944] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 5 5
[14:51:13.450] <TB3>     INFO: Expecting 2560 events.
[14:51:14.408] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:14.409] <TB3>     INFO: Test took 1465ms.
[14:51:14.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:14.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[14:51:14.917] <TB3>     INFO: Expecting 2560 events.
[14:51:15.874] <TB3>     INFO: 2560 events read in total (242ms).
[14:51:15.874] <TB3>     INFO: Test took 1464ms.
[14:51:15.874] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:15.874] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 7 7
[14:51:16.385] <TB3>     INFO: Expecting 2560 events.
[14:51:17.344] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:17.345] <TB3>     INFO: Test took 1471ms.
[14:51:17.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:17.345] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[14:51:17.852] <TB3>     INFO: Expecting 2560 events.
[14:51:18.812] <TB3>     INFO: 2560 events read in total (245ms).
[14:51:18.812] <TB3>     INFO: Test took 1467ms.
[14:51:18.813] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:18.813] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 9 9
[14:51:19.320] <TB3>     INFO: Expecting 2560 events.
[14:51:20.277] <TB3>     INFO: 2560 events read in total (242ms).
[14:51:20.277] <TB3>     INFO: Test took 1464ms.
[14:51:20.278] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:20.279] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 10 10
[14:51:20.785] <TB3>     INFO: Expecting 2560 events.
[14:51:21.743] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:21.743] <TB3>     INFO: Test took 1464ms.
[14:51:21.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:21.744] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 11 11
[14:51:22.252] <TB3>     INFO: Expecting 2560 events.
[14:51:23.208] <TB3>     INFO: 2560 events read in total (241ms).
[14:51:23.209] <TB3>     INFO: Test took 1465ms.
[14:51:23.209] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:23.209] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 26, 12 12
[14:51:23.716] <TB3>     INFO: Expecting 2560 events.
[14:51:24.675] <TB3>     INFO: 2560 events read in total (244ms).
[14:51:24.675] <TB3>     INFO: Test took 1466ms.
[14:51:24.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:24.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 13 13
[14:51:25.183] <TB3>     INFO: Expecting 2560 events.
[14:51:26.141] <TB3>     INFO: 2560 events read in total (243ms).
[14:51:26.141] <TB3>     INFO: Test took 1466ms.
[14:51:26.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:26.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 14 14
[14:51:26.649] <TB3>     INFO: Expecting 2560 events.
[14:51:27.605] <TB3>     INFO: 2560 events read in total (241ms).
[14:51:27.605] <TB3>     INFO: Test took 1462ms.
[14:51:27.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:27.606] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 15 15
[14:51:28.114] <TB3>     INFO: Expecting 2560 events.
[14:51:29.071] <TB3>     INFO: 2560 events read in total (241ms).
[14:51:29.072] <TB3>     INFO: Test took 1466ms.
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:51:29.072] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:51:29.077] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:51:29.581] <TB3>     INFO: Expecting 655360 events.
[14:51:41.402] <TB3>     INFO: 655360 events read in total (11106ms).
[14:51:41.413] <TB3>     INFO: Expecting 655360 events.
[14:51:53.030] <TB3>     INFO: 655360 events read in total (11057ms).
[14:51:53.046] <TB3>     INFO: Expecting 655360 events.
[14:52:04.695] <TB3>     INFO: 655360 events read in total (11092ms).
[14:52:04.715] <TB3>     INFO: Expecting 655360 events.
[14:52:16.320] <TB3>     INFO: 655360 events read in total (11055ms).
[14:52:16.344] <TB3>     INFO: Expecting 655360 events.
[14:52:27.945] <TB3>     INFO: 655360 events read in total (11051ms).
[14:52:27.973] <TB3>     INFO: Expecting 655360 events.
[14:52:39.453] <TB3>     INFO: 655360 events read in total (10936ms).
[14:52:39.487] <TB3>     INFO: Expecting 655360 events.
[14:52:50.876] <TB3>     INFO: 655360 events read in total (10848ms).
[14:52:50.912] <TB3>     INFO: Expecting 655360 events.
[14:53:02.569] <TB3>     INFO: 655360 events read in total (11117ms).
[14:53:02.611] <TB3>     INFO: Expecting 655360 events.
[14:53:14.355] <TB3>     INFO: 655360 events read in total (11215ms).
[14:53:14.401] <TB3>     INFO: Expecting 655360 events.
[14:53:26.061] <TB3>     INFO: 655360 events read in total (11134ms).
[14:53:26.110] <TB3>     INFO: Expecting 655360 events.
[14:53:37.784] <TB3>     INFO: 655360 events read in total (11147ms).
[14:53:37.838] <TB3>     INFO: Expecting 655360 events.
[14:53:49.459] <TB3>     INFO: 655360 events read in total (11094ms).
[14:53:49.518] <TB3>     INFO: Expecting 655360 events.
[14:54:01.139] <TB3>     INFO: 655360 events read in total (11095ms).
[14:54:01.201] <TB3>     INFO: Expecting 655360 events.
[14:54:12.818] <TB3>     INFO: 655360 events read in total (11091ms).
[14:54:12.885] <TB3>     INFO: Expecting 655360 events.
[14:54:24.547] <TB3>     INFO: 655360 events read in total (11135ms).
[14:54:24.621] <TB3>     INFO: Expecting 655360 events.
[14:54:36.268] <TB3>     INFO: 655360 events read in total (11121ms).
[14:54:36.343] <TB3>     INFO: Test took 187266ms.
[14:54:36.437] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:36.743] <TB3>     INFO: Expecting 655360 events.
[14:54:48.546] <TB3>     INFO: 655360 events read in total (11088ms).
[14:54:48.557] <TB3>     INFO: Expecting 655360 events.
[14:55:00.183] <TB3>     INFO: 655360 events read in total (11067ms).
[14:55:00.200] <TB3>     INFO: Expecting 655360 events.
[14:55:11.834] <TB3>     INFO: 655360 events read in total (11080ms).
[14:55:11.855] <TB3>     INFO: Expecting 655360 events.
[14:55:23.530] <TB3>     INFO: 655360 events read in total (11128ms).
[14:55:23.555] <TB3>     INFO: Expecting 655360 events.
[14:55:35.181] <TB3>     INFO: 655360 events read in total (11082ms).
[14:55:35.211] <TB3>     INFO: Expecting 655360 events.
[14:55:46.810] <TB3>     INFO: 655360 events read in total (11057ms).
[14:55:46.845] <TB3>     INFO: Expecting 655360 events.
[14:55:58.479] <TB3>     INFO: 655360 events read in total (11098ms).
[14:55:58.520] <TB3>     INFO: Expecting 655360 events.
[14:56:10.107] <TB3>     INFO: 655360 events read in total (11056ms).
[14:56:10.151] <TB3>     INFO: Expecting 655360 events.
[14:56:21.798] <TB3>     INFO: 655360 events read in total (11121ms).
[14:56:21.847] <TB3>     INFO: Expecting 655360 events.
[14:56:33.512] <TB3>     INFO: 655360 events read in total (11140ms).
[14:56:33.566] <TB3>     INFO: Expecting 655360 events.
[14:56:45.329] <TB3>     INFO: 655360 events read in total (11237ms).
[14:56:45.386] <TB3>     INFO: Expecting 655360 events.
[14:56:57.115] <TB3>     INFO: 655360 events read in total (11202ms).
[14:56:57.181] <TB3>     INFO: Expecting 655360 events.
[14:57:08.953] <TB3>     INFO: 655360 events read in total (11246ms).
[14:57:09.021] <TB3>     INFO: Expecting 655360 events.
[14:57:20.749] <TB3>     INFO: 655360 events read in total (11201ms).
[14:57:20.822] <TB3>     INFO: Expecting 655360 events.
[14:57:32.549] <TB3>     INFO: 655360 events read in total (11201ms).
[14:57:32.627] <TB3>     INFO: Expecting 655360 events.
[14:57:44.335] <TB3>     INFO: 655360 events read in total (11181ms).
[14:57:44.420] <TB3>     INFO: Test took 187983ms.
[14:57:44.594] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:57:44.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:57:44.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:57:44.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:57:44.596] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:57:44.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:57:44.597] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:57:44.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:57:44.598] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.599] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:57:44.599] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.599] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:57:44.599] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.600] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:57:44.600] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.600] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:57:44.600] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.600] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:57:44.600] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.601] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:57:44.601] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.601] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:57:44.601] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:57:44.602] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:57:44.602] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.609] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.616] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.622] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.629] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.636] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.643] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.650] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.657] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.663] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.670] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.677] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.684] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.691] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.698] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.705] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:57:44.712] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:57:44.740] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C0.dat
[14:57:44.741] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C1.dat
[14:57:44.741] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C2.dat
[14:57:44.741] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C3.dat
[14:57:44.741] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C4.dat
[14:57:44.741] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C5.dat
[14:57:44.741] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C6.dat
[14:57:44.741] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C7.dat
[14:57:44.741] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C8.dat
[14:57:44.741] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C9.dat
[14:57:44.742] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C10.dat
[14:57:44.742] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C11.dat
[14:57:44.742] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C12.dat
[14:57:44.742] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C13.dat
[14:57:44.742] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C14.dat
[14:57:44.742] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//dacParameters35_C15.dat
[14:57:45.088] <TB3>     INFO: Expecting 41600 events.
[14:57:48.939] <TB3>     INFO: 41600 events read in total (3136ms).
[14:57:48.939] <TB3>     INFO: Test took 4194ms.
[14:57:49.589] <TB3>     INFO: Expecting 41600 events.
[14:57:53.440] <TB3>     INFO: 41600 events read in total (3136ms).
[14:57:53.441] <TB3>     INFO: Test took 4200ms.
[14:57:54.087] <TB3>     INFO: Expecting 41600 events.
[14:57:57.951] <TB3>     INFO: 41600 events read in total (3149ms).
[14:57:57.951] <TB3>     INFO: Test took 4209ms.
[14:57:58.255] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:58.386] <TB3>     INFO: Expecting 2560 events.
[14:57:59.344] <TB3>     INFO: 2560 events read in total (243ms).
[14:57:59.344] <TB3>     INFO: Test took 1090ms.
[14:57:59.346] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:59.853] <TB3>     INFO: Expecting 2560 events.
[14:58:00.811] <TB3>     INFO: 2560 events read in total (244ms).
[14:58:00.811] <TB3>     INFO: Test took 1465ms.
[14:58:00.813] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:01.321] <TB3>     INFO: Expecting 2560 events.
[14:58:02.281] <TB3>     INFO: 2560 events read in total (245ms).
[14:58:02.282] <TB3>     INFO: Test took 1469ms.
[14:58:02.284] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:02.790] <TB3>     INFO: Expecting 2560 events.
[14:58:03.748] <TB3>     INFO: 2560 events read in total (243ms).
[14:58:03.749] <TB3>     INFO: Test took 1465ms.
[14:58:03.753] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:04.257] <TB3>     INFO: Expecting 2560 events.
[14:58:05.215] <TB3>     INFO: 2560 events read in total (243ms).
[14:58:05.215] <TB3>     INFO: Test took 1463ms.
[14:58:05.218] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:05.724] <TB3>     INFO: Expecting 2560 events.
[14:58:06.684] <TB3>     INFO: 2560 events read in total (245ms).
[14:58:06.685] <TB3>     INFO: Test took 1468ms.
[14:58:06.687] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:07.193] <TB3>     INFO: Expecting 2560 events.
[14:58:08.151] <TB3>     INFO: 2560 events read in total (243ms).
[14:58:08.151] <TB3>     INFO: Test took 1464ms.
[14:58:08.156] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:08.660] <TB3>     INFO: Expecting 2560 events.
[14:58:09.621] <TB3>     INFO: 2560 events read in total (246ms).
[14:58:09.621] <TB3>     INFO: Test took 1465ms.
[14:58:09.623] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:10.130] <TB3>     INFO: Expecting 2560 events.
[14:58:11.088] <TB3>     INFO: 2560 events read in total (244ms).
[14:58:11.088] <TB3>     INFO: Test took 1465ms.
[14:58:11.090] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:11.596] <TB3>     INFO: Expecting 2560 events.
[14:58:12.555] <TB3>     INFO: 2560 events read in total (244ms).
[14:58:12.556] <TB3>     INFO: Test took 1466ms.
[14:58:12.559] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:13.065] <TB3>     INFO: Expecting 2560 events.
[14:58:14.023] <TB3>     INFO: 2560 events read in total (243ms).
[14:58:14.023] <TB3>     INFO: Test took 1464ms.
[14:58:14.025] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:14.531] <TB3>     INFO: Expecting 2560 events.
[14:58:15.491] <TB3>     INFO: 2560 events read in total (245ms).
[14:58:15.491] <TB3>     INFO: Test took 1466ms.
[14:58:15.493] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:15.001] <TB3>     INFO: Expecting 2560 events.
[14:58:16.961] <TB3>     INFO: 2560 events read in total (246ms).
[14:58:16.962] <TB3>     INFO: Test took 1469ms.
[14:58:16.964] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:17.470] <TB3>     INFO: Expecting 2560 events.
[14:58:18.431] <TB3>     INFO: 2560 events read in total (246ms).
[14:58:18.431] <TB3>     INFO: Test took 1467ms.
[14:58:18.433] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:18.940] <TB3>     INFO: Expecting 2560 events.
[14:58:19.897] <TB3>     INFO: 2560 events read in total (242ms).
[14:58:19.898] <TB3>     INFO: Test took 1465ms.
[14:58:19.900] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:20.407] <TB3>     INFO: Expecting 2560 events.
[14:58:21.364] <TB3>     INFO: 2560 events read in total (242ms).
[14:58:21.364] <TB3>     INFO: Test took 1464ms.
[14:58:21.367] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:21.873] <TB3>     INFO: Expecting 2560 events.
[14:58:22.830] <TB3>     INFO: 2560 events read in total (242ms).
[14:58:22.831] <TB3>     INFO: Test took 1465ms.
[14:58:22.833] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:23.339] <TB3>     INFO: Expecting 2560 events.
[14:58:24.298] <TB3>     INFO: 2560 events read in total (243ms).
[14:58:24.299] <TB3>     INFO: Test took 1466ms.
[14:58:24.301] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:24.808] <TB3>     INFO: Expecting 2560 events.
[14:58:25.766] <TB3>     INFO: 2560 events read in total (243ms).
[14:58:25.767] <TB3>     INFO: Test took 1466ms.
[14:58:25.771] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:26.276] <TB3>     INFO: Expecting 2560 events.
[14:58:27.235] <TB3>     INFO: 2560 events read in total (244ms).
[14:58:27.235] <TB3>     INFO: Test took 1464ms.
[14:58:27.237] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:27.744] <TB3>     INFO: Expecting 2560 events.
[14:58:28.703] <TB3>     INFO: 2560 events read in total (244ms).
[14:58:28.704] <TB3>     INFO: Test took 1467ms.
[14:58:28.707] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:29.212] <TB3>     INFO: Expecting 2560 events.
[14:58:30.176] <TB3>     INFO: 2560 events read in total (245ms).
[14:58:30.177] <TB3>     INFO: Test took 1471ms.
[14:58:30.179] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:30.685] <TB3>     INFO: Expecting 2560 events.
[14:58:31.646] <TB3>     INFO: 2560 events read in total (246ms).
[14:58:31.647] <TB3>     INFO: Test took 1468ms.
[14:58:31.649] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:32.155] <TB3>     INFO: Expecting 2560 events.
[14:58:33.117] <TB3>     INFO: 2560 events read in total (247ms).
[14:58:33.118] <TB3>     INFO: Test took 1469ms.
[14:58:33.121] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:33.626] <TB3>     INFO: Expecting 2560 events.
[14:58:34.584] <TB3>     INFO: 2560 events read in total (243ms).
[14:58:34.584] <TB3>     INFO: Test took 1463ms.
[14:58:34.587] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:35.094] <TB3>     INFO: Expecting 2560 events.
[14:58:36.054] <TB3>     INFO: 2560 events read in total (246ms).
[14:58:36.054] <TB3>     INFO: Test took 1467ms.
[14:58:36.058] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:36.563] <TB3>     INFO: Expecting 2560 events.
[14:58:37.522] <TB3>     INFO: 2560 events read in total (244ms).
[14:58:37.523] <TB3>     INFO: Test took 1465ms.
[14:58:37.527] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:38.035] <TB3>     INFO: Expecting 2560 events.
[14:58:38.992] <TB3>     INFO: 2560 events read in total (242ms).
[14:58:38.993] <TB3>     INFO: Test took 1466ms.
[14:58:38.994] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:39.502] <TB3>     INFO: Expecting 2560 events.
[14:58:40.462] <TB3>     INFO: 2560 events read in total (246ms).
[14:58:40.462] <TB3>     INFO: Test took 1468ms.
[14:58:40.465] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:40.972] <TB3>     INFO: Expecting 2560 events.
[14:58:41.932] <TB3>     INFO: 2560 events read in total (245ms).
[14:58:41.932] <TB3>     INFO: Test took 1467ms.
[14:58:41.939] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:42.441] <TB3>     INFO: Expecting 2560 events.
[14:58:43.401] <TB3>     INFO: 2560 events read in total (245ms).
[14:58:43.401] <TB3>     INFO: Test took 1463ms.
[14:58:43.404] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:58:43.910] <TB3>     INFO: Expecting 2560 events.
[14:58:44.871] <TB3>     INFO: 2560 events read in total (247ms).
[14:58:44.871] <TB3>     INFO: Test took 1467ms.
[14:58:45.894] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:58:45.894] <TB3>     INFO: PH scale (per ROC):    76  75  78  79  76  75  78  86  81  77  77  76  80  85  79  73
[14:58:45.894] <TB3>     INFO: PH offset (per ROC):  194 194 176 175 178 190 193 166 181 181 176 189 169 180 176 197
[14:58:46.064] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:58:46.068] <TB3>     INFO: ######################################################################
[14:58:46.068] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:58:46.068] <TB3>     INFO: ######################################################################
[14:58:46.068] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:58:46.079] <TB3>     INFO: scanning low vcal = 10
[14:58:46.423] <TB3>     INFO: Expecting 41600 events.
[14:58:50.152] <TB3>     INFO: 41600 events read in total (3014ms).
[14:58:50.152] <TB3>     INFO: Test took 4073ms.
[14:58:50.155] <TB3>     INFO: scanning low vcal = 20
[14:58:50.662] <TB3>     INFO: Expecting 41600 events.
[14:58:54.397] <TB3>     INFO: 41600 events read in total (3020ms).
[14:58:54.398] <TB3>     INFO: Test took 4243ms.
[14:58:54.400] <TB3>     INFO: scanning low vcal = 30
[14:58:54.906] <TB3>     INFO: Expecting 41600 events.
[14:58:58.627] <TB3>     INFO: 41600 events read in total (3007ms).
[14:58:58.628] <TB3>     INFO: Test took 4228ms.
[14:58:58.630] <TB3>     INFO: scanning low vcal = 40
[14:58:59.131] <TB3>     INFO: Expecting 41600 events.
[14:59:03.382] <TB3>     INFO: 41600 events read in total (3536ms).
[14:59:03.383] <TB3>     INFO: Test took 4753ms.
[14:59:03.390] <TB3>     INFO: scanning low vcal = 50
[14:59:03.802] <TB3>     INFO: Expecting 41600 events.
[14:59:08.055] <TB3>     INFO: 41600 events read in total (3538ms).
[14:59:08.055] <TB3>     INFO: Test took 4665ms.
[14:59:08.058] <TB3>     INFO: scanning low vcal = 60
[14:59:08.475] <TB3>     INFO: Expecting 41600 events.
[14:59:12.737] <TB3>     INFO: 41600 events read in total (3547ms).
[14:59:12.738] <TB3>     INFO: Test took 4680ms.
[14:59:12.741] <TB3>     INFO: scanning low vcal = 70
[14:59:13.157] <TB3>     INFO: Expecting 41600 events.
[14:59:17.440] <TB3>     INFO: 41600 events read in total (3568ms).
[14:59:17.441] <TB3>     INFO: Test took 4700ms.
[14:59:17.444] <TB3>     INFO: scanning low vcal = 80
[14:59:17.859] <TB3>     INFO: Expecting 41600 events.
[14:59:22.133] <TB3>     INFO: 41600 events read in total (3559ms).
[14:59:22.134] <TB3>     INFO: Test took 4690ms.
[14:59:22.137] <TB3>     INFO: scanning low vcal = 90
[14:59:22.554] <TB3>     INFO: Expecting 41600 events.
[14:59:26.831] <TB3>     INFO: 41600 events read in total (3562ms).
[14:59:26.831] <TB3>     INFO: Test took 4694ms.
[14:59:26.835] <TB3>     INFO: scanning low vcal = 100
[14:59:27.254] <TB3>     INFO: Expecting 41600 events.
[14:59:31.656] <TB3>     INFO: 41600 events read in total (3688ms).
[14:59:31.657] <TB3>     INFO: Test took 4822ms.
[14:59:31.660] <TB3>     INFO: scanning low vcal = 110
[14:59:32.077] <TB3>     INFO: Expecting 41600 events.
[14:59:36.349] <TB3>     INFO: 41600 events read in total (3557ms).
[14:59:36.350] <TB3>     INFO: Test took 4690ms.
[14:59:36.353] <TB3>     INFO: scanning low vcal = 120
[14:59:36.768] <TB3>     INFO: Expecting 41600 events.
[14:59:41.052] <TB3>     INFO: 41600 events read in total (3570ms).
[14:59:41.053] <TB3>     INFO: Test took 4700ms.
[14:59:41.056] <TB3>     INFO: scanning low vcal = 130
[14:59:41.473] <TB3>     INFO: Expecting 41600 events.
[14:59:45.732] <TB3>     INFO: 41600 events read in total (3544ms).
[14:59:45.733] <TB3>     INFO: Test took 4677ms.
[14:59:45.736] <TB3>     INFO: scanning low vcal = 140
[14:59:46.155] <TB3>     INFO: Expecting 41600 events.
[14:59:50.418] <TB3>     INFO: 41600 events read in total (3548ms).
[14:59:50.419] <TB3>     INFO: Test took 4683ms.
[14:59:50.422] <TB3>     INFO: scanning low vcal = 150
[14:59:50.840] <TB3>     INFO: Expecting 41600 events.
[14:59:55.094] <TB3>     INFO: 41600 events read in total (3540ms).
[14:59:55.095] <TB3>     INFO: Test took 4673ms.
[14:59:55.099] <TB3>     INFO: scanning low vcal = 160
[14:59:55.517] <TB3>     INFO: Expecting 41600 events.
[14:59:59.767] <TB3>     INFO: 41600 events read in total (3535ms).
[14:59:59.768] <TB3>     INFO: Test took 4669ms.
[14:59:59.771] <TB3>     INFO: scanning low vcal = 170
[15:00:00.190] <TB3>     INFO: Expecting 41600 events.
[15:00:04.443] <TB3>     INFO: 41600 events read in total (3538ms).
[15:00:04.444] <TB3>     INFO: Test took 4673ms.
[15:00:04.451] <TB3>     INFO: scanning low vcal = 180
[15:00:04.864] <TB3>     INFO: Expecting 41600 events.
[15:00:09.103] <TB3>     INFO: 41600 events read in total (3524ms).
[15:00:09.104] <TB3>     INFO: Test took 4653ms.
[15:00:09.107] <TB3>     INFO: scanning low vcal = 190
[15:00:09.525] <TB3>     INFO: Expecting 41600 events.
[15:00:13.753] <TB3>     INFO: 41600 events read in total (3513ms).
[15:00:13.753] <TB3>     INFO: Test took 4646ms.
[15:00:13.756] <TB3>     INFO: scanning low vcal = 200
[15:00:14.174] <TB3>     INFO: Expecting 41600 events.
[15:00:18.414] <TB3>     INFO: 41600 events read in total (3525ms).
[15:00:18.414] <TB3>     INFO: Test took 4658ms.
[15:00:18.418] <TB3>     INFO: scanning low vcal = 210
[15:00:18.838] <TB3>     INFO: Expecting 41600 events.
[15:00:23.069] <TB3>     INFO: 41600 events read in total (3516ms).
[15:00:23.070] <TB3>     INFO: Test took 4652ms.
[15:00:23.073] <TB3>     INFO: scanning low vcal = 220
[15:00:23.493] <TB3>     INFO: Expecting 41600 events.
[15:00:27.726] <TB3>     INFO: 41600 events read in total (3518ms).
[15:00:27.727] <TB3>     INFO: Test took 4654ms.
[15:00:27.731] <TB3>     INFO: scanning low vcal = 230
[15:00:28.151] <TB3>     INFO: Expecting 41600 events.
[15:00:32.406] <TB3>     INFO: 41600 events read in total (3541ms).
[15:00:32.407] <TB3>     INFO: Test took 4676ms.
[15:00:32.410] <TB3>     INFO: scanning low vcal = 240
[15:00:32.828] <TB3>     INFO: Expecting 41600 events.
[15:00:37.136] <TB3>     INFO: 41600 events read in total (3593ms).
[15:00:37.137] <TB3>     INFO: Test took 4727ms.
[15:00:37.140] <TB3>     INFO: scanning low vcal = 250
[15:00:37.556] <TB3>     INFO: Expecting 41600 events.
[15:00:41.854] <TB3>     INFO: 41600 events read in total (3583ms).
[15:00:41.854] <TB3>     INFO: Test took 4714ms.
[15:00:41.858] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:00:42.274] <TB3>     INFO: Expecting 41600 events.
[15:00:46.579] <TB3>     INFO: 41600 events read in total (3591ms).
[15:00:46.580] <TB3>     INFO: Test took 4722ms.
[15:00:46.583] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:00:46.998] <TB3>     INFO: Expecting 41600 events.
[15:00:51.284] <TB3>     INFO: 41600 events read in total (3571ms).
[15:00:51.285] <TB3>     INFO: Test took 4702ms.
[15:00:51.288] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:00:51.703] <TB3>     INFO: Expecting 41600 events.
[15:00:55.997] <TB3>     INFO: 41600 events read in total (3580ms).
[15:00:55.997] <TB3>     INFO: Test took 4709ms.
[15:00:55.000] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:00:56.418] <TB3>     INFO: Expecting 41600 events.
[15:01:00.705] <TB3>     INFO: 41600 events read in total (3572ms).
[15:01:00.706] <TB3>     INFO: Test took 4705ms.
[15:01:00.709] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:01:01.124] <TB3>     INFO: Expecting 41600 events.
[15:01:05.412] <TB3>     INFO: 41600 events read in total (3573ms).
[15:01:05.413] <TB3>     INFO: Test took 4704ms.
[15:01:05.959] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:01:05.963] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:01:05.963] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:01:05.964] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:01:05.964] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:01:05.964] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:01:05.966] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:01:05.966] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:01:05.966] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:01:05.966] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:01:05.967] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:01:05.967] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:01:05.967] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:01:05.967] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:01:05.967] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:01:05.967] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:01:05.967] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:01:45.575] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:01:45.575] <TB3>     INFO: non-linearity mean:  0.955 0.960 0.961 0.967 0.963 0.961 0.961 0.960 0.958 0.958 0.963 0.959 0.963 0.967 0.958 0.956
[15:01:45.575] <TB3>     INFO: non-linearity RMS:   0.006 0.007 0.005 0.005 0.005 0.006 0.006 0.006 0.005 0.006 0.006 0.006 0.005 0.005 0.005 0.006
[15:01:45.575] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:01:45.597] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:01:45.620] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:01:45.642] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:01:45.664] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:01:45.687] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:01:45.709] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:01:45.731] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:01:45.754] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:01:45.776] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:01:45.798] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:01:45.821] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:01:45.843] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:01:45.865] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:01:45.887] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:01:45.910] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-01_FPIXTest-17C-Nebraska-160628-1338_2016-06-28_13h38m_1467139113//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:01:45.932] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:01:45.932] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:01:45.939] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:01:45.939] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:01:45.942] <TB3>     INFO: ######################################################################
[15:01:45.942] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:01:45.942] <TB3>     INFO: ######################################################################
[15:01:45.945] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:01:45.955] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:01:45.955] <TB3>     INFO:     run 1 of 1
[15:01:45.956] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:01:46.298] <TB3>     INFO: Expecting 3120000 events.
[15:02:36.873] <TB3>     INFO: 1296320 events read in total (49860ms).
[15:03:25.591] <TB3>     INFO: 2592445 events read in total (98578ms).
[15:03:45.315] <TB3>     INFO: 3120000 events read in total (118303ms).
[15:03:45.365] <TB3>     INFO: Test took 119410ms.
[15:03:45.439] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:45.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:03:46.913] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:03:48.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:03:49.712] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:03:51.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:03:52.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:03:53.837] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:03:55.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:03:56.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:03:58.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:03:59.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:04:00.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:04:02.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:04:03.752] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:04:05.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:04:06.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:04:07.975] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 429391872
[15:04:08.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:04:08.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6232, RMS = 1.26187
[15:04:08.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:04:08.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:04:08.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8324, RMS = 1.45062
[15:04:08.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:04:08.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:04:08.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.783, RMS = 1.55312
[15:04:08.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:04:08.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:04:08.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.5177, RMS = 1.7061
[15:04:08.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:04:08.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:04:08.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7794, RMS = 1.72739
[15:04:08.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:04:08.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:04:08.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.81, RMS = 1.69082
[15:04:08.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:04:08.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:04:08.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.8648, RMS = 1.35607
[15:04:08.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:04:08.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:04:08.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4544, RMS = 1.56699
[15:04:08.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:04:08.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:04:08.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.9615, RMS = 1.76391
[15:04:08.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:04:08.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:04:08.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.1817, RMS = 1.65562
[15:04:08.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:04:08.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:04:08.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.071, RMS = 1.15284
[15:04:08.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:04:08.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:04:08.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0305, RMS = 1.21827
[15:04:08.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:04:08.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:04:08.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9748, RMS = 1.39007
[15:04:08.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:04:08.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:04:08.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.5269, RMS = 1.51335
[15:04:08.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:04:08.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:04:08.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0871, RMS = 1.65806
[15:04:08.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:04:08.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:04:08.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2156, RMS = 1.91842
[15:04:08.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:04:08.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:04:08.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8694, RMS = 1.13908
[15:04:08.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:04:08.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:04:08.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9524, RMS = 1.4038
[15:04:08.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:04:08.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:04:08.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5568, RMS = 2.25214
[15:04:08.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:04:08.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:04:08.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.5497, RMS = 2.3276
[15:04:08.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:04:08.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:04:08.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2912, RMS = 0.937737
[15:04:08.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:04:08.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:04:08.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2359, RMS = 1.11419
[15:04:08.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:04:08.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:04:08.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.5878, RMS = 1.9445
[15:04:08.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:04:08.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:04:08.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5827, RMS = 1.9882
[15:04:08.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:04:08.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:04:08.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.3514, RMS = 1.64381
[15:04:08.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:04:08.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:04:08.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.605, RMS = 1.43394
[15:04:08.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:04:08.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:04:08.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.8827, RMS = 1.78175
[15:04:08.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[15:04:08.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:04:08.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.4252, RMS = 1.78209
[15:04:08.023] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:04:08.024] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:04:08.024] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0612, RMS = 1.52679
[15:04:08.024] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:04:08.024] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:04:08.024] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4661, RMS = 1.28219
[15:04:08.024] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:04:08.025] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:04:08.025] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.9728, RMS = 1.86647
[15:04:08.025] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:04:08.025] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:04:08.025] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.6733, RMS = 1.85431
[15:04:08.025] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:04:08.028] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[15:04:08.028] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
[15:04:08.028] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:04:08.124] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:04:08.124] <TB3>     INFO: enter test to run
[15:04:08.124] <TB3>     INFO:   test:  no parameter change
[15:04:08.124] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 382.7mA
[15:04:08.125] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[15:04:08.125] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.2 C
[15:04:08.125] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:04:08.601] <TB3>    QUIET: Connection to board 24 closed.
[15:04:08.602] <TB3>     INFO: pXar: this is the end, my friend
[15:04:08.602] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
