[2025-09-17 09:08:37] START suite=qualcomm_srv trace=srv84_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv84_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2797774 heartbeat IPC: 3.574 cumulative IPC: 3.574 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5362981 cumulative IPC: 3.729 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5362981 cumulative IPC: 3.729 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5362982 heartbeat IPC: 3.898 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 14851770 heartbeat IPC: 1.054 cumulative IPC: 1.054 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 24400188 heartbeat IPC: 1.047 cumulative IPC: 1.051 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 33881590 heartbeat IPC: 1.055 cumulative IPC: 1.052 (Simulation time: 00 hr 04 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv84_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000009 cycles: 43464734 heartbeat IPC: 1.043 cumulative IPC: 1.05 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 52758567 heartbeat IPC: 1.076 cumulative IPC: 1.055 (Simulation time: 00 hr 07 min 20 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 62129678 heartbeat IPC: 1.067 cumulative IPC: 1.057 (Simulation time: 00 hr 08 min 28 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 71459996 heartbeat IPC: 1.072 cumulative IPC: 1.059 (Simulation time: 00 hr 09 min 37 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 80842833 heartbeat IPC: 1.066 cumulative IPC: 1.06 (Simulation time: 00 hr 10 min 42 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 90233985 heartbeat IPC: 1.065 cumulative IPC: 1.06 (Simulation time: 00 hr 11 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv84_ap.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 94323506 cumulative IPC: 1.06 (Simulation time: 00 hr 13 min 05 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 94323506 cumulative IPC: 1.06 (Simulation time: 00 hr 13 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv84_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.06 instructions: 100000001 cycles: 94323506
CPU 0 Branch Prediction Accuracy: 92.42% MPKI: 13.67 Average ROB Occupancy at Mispredict: 29.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07168
BRANCH_INDIRECT: 0.3325
BRANCH_CONDITIONAL: 12.02
BRANCH_DIRECT_CALL: 0.3969
BRANCH_INDIRECT_CALL: 0.4723
BRANCH_RETURN: 0.3738


====Backend Stall Breakdown====
ROB_STALL: 263943
LQ_STALL: 0
SQ_STALL: 788853


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 127.65
REPLAY_LOAD: 70.4023
NON_REPLAY_LOAD: 15.325566

== Total ==
ADDR_TRANS: 48507
REPLAY_LOAD: 30625
NON_REPLAY_LOAD: 184811

== Counts ==
ADDR_TRANS: 380
REPLAY_LOAD: 435
NON_REPLAY_LOAD: 12059

cpu0->cpu0_STLB TOTAL        ACCESS:    2057452 HIT:    2030291 MISS:      27161 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2057452 HIT:    2030291 MISS:      27161 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 151.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9582013 HIT:    8201125 MISS:    1380888 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7762682 HIT:    6589202 MISS:    1173480 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     607305 HIT:     471780 MISS:     135525 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1150024 HIT:    1127550 MISS:      22474 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      62002 HIT:      12593 MISS:      49409 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.06 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15034346 HIT:    7656109 MISS:    7378237 MSHR_MERGE:    1793050
cpu0->cpu0_L1I LOAD         ACCESS:   15034346 HIT:    7656109 MISS:    7378237 MSHR_MERGE:    1793050
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29627024 HIT:   25033324 MISS:    4593700 MSHR_MERGE:    1746899
cpu0->cpu0_L1D LOAD         ACCESS:   16518377 HIT:   13810546 MISS:    2707831 MSHR_MERGE:     530337
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13041742 HIT:   11218007 MISS:    1823735 MSHR_MERGE:    1216430
cpu0->cpu0_L1D TRANSLATION  ACCESS:      66905 HIT:       4771 MISS:      62134 MSHR_MERGE:        132
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12336161 HIT:   10281275 MISS:    2054886 MSHR_MERGE:    1030962
cpu0->cpu0_ITLB LOAD         ACCESS:   12336161 HIT:   10281275 MISS:    2054886 MSHR_MERGE:    1030962
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.362 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28198854 HIT:   26788215 MISS:    1410639 MSHR_MERGE:     377111
cpu0->cpu0_DTLB LOAD         ACCESS:   28198854 HIT:   26788215 MISS:    1410639 MSHR_MERGE:     377111
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.583 cycles
cpu0->LLC TOTAL        ACCESS:    1587669 HIT:    1491401 MISS:      96268 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1173480 HIT:    1108953 MISS:      64527 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     135525 HIT:     121846 MISS:      13679 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     229255 HIT:     228568 MISS:        687 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      49409 HIT:      32034 MISS:      17375 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3370
  ROW_BUFFER_MISS:      92203
  AVG DBUS CONGESTED CYCLE: 4.669
Channel 0 WQ ROW_BUFFER_HIT:       1439
  ROW_BUFFER_MISS:      10480
  FULL:          0
Channel 0 REFRESHES ISSUED:       7861

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       481844       551823       113492        10310
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5         1254         3264         1802
  STLB miss resolved @ L2C                0          365         3288         6024         4347
  STLB miss resolved @ LLC                0          116         5727        16145        11078
  STLB miss resolved @ MEM                0            2         2452         9258        13169

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             192042        46179      1316121       188298          879
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          882          836           77
  STLB miss resolved @ L2C                0          289         2061         1656           32
  STLB miss resolved @ LLC                0          281         2627         2766          177
  STLB miss resolved @ MEM                0            0          589          673          290
[2025-09-17 09:21:42] END   suite=qualcomm_srv trace=srv84_ap (rc=0)
