                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module PL_TOP
PL_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries and RTL files to the search_path variable
set PROJECT_PATH /home/IC/RX_PCIE
/home/IC/RX_PCIE
set LIB_PATH     /home/IC/tsmc_fb_cl013g_sc/aci/sc-m
/home/IC/tsmc_fb_cl013g_sc/aci/sc-m
lappend search_path $LIB_PATH/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
lappend search_path $PROJECT_PATH/RTL 
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys /home/IC/RX_PCIE/RTL
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format sverilog
sverilog
analyze -format $file_format BA_counters.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/BA_counters.sv
Presto compilation completed successfully.
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
analyze -format $file_format BA_flag_genarator.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/BA_flag_genarator.sv
Presto compilation completed successfully.
1
analyze -format $file_format BA_FSM.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/BA_FSM.sv
Presto compilation completed successfully.
1
analyze -format $file_format BA_TOP.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/BA_TOP.sv
Presto compilation completed successfully.
1
analyze -format $file_format Block_Type_Logic.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Block_Type_Logic.sv
Presto compilation completed successfully.
1
analyze -format $file_format Byte_unstripping.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Byte_unstripping.sv
Presto compilation completed successfully.
1
analyze -format $file_format Counter.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Counter.sv
Presto compilation completed successfully.
1
analyze -format $file_format Descrambler.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Descrambler.sv
Presto compilation completed successfully.
1
analyze -format $file_format elstc_buff_TOP.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/elstc_buff_TOP.sv
Presto compilation completed successfully.
1
analyze -format $file_format Filtering_Buffer.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Filtering_Buffer.sv
Presto compilation completed successfully.
1
analyze -format $file_format Frame_Checker.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Frame_Checker.sv
Presto compilation completed successfully.
1
analyze -format $file_format lane_control.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/lane_control.sv
Presto compilation completed successfully.
1
analyze -format $file_format lane_deskew.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/lane_deskew.sv
Presto compilation completed successfully.
1
analyze -format $file_format Descrambler_Controler.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Descrambler_Controler.sv
Presto compilation completed successfully.
1
analyze -format $file_format Packet_Filter_fsm.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Packet_Filter_fsm.sv
Presto compilation completed successfully.
1
analyze -format $file_format Packet_Filter_TOP.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Packet_Filter_TOP.sv
Presto compilation completed successfully.
1
analyze -format $file_format PHY_RX.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/PHY_RX.sv
Presto compilation completed successfully.
1
analyze -format $file_format PIPE_Counter.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/PIPE_Counter.sv
Presto compilation completed successfully.
1
analyze -format $file_format PIPE_Counter_pipe.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/PIPE_Counter_pipe.sv
Presto compilation completed successfully.
1
analyze -format $file_format read_proc_and_ptr_genr.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/read_proc_and_ptr_genr.sv
Presto compilation completed successfully.
1
analyze -format $file_format Rx_Buffer.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Rx_Buffer.sv
Presto compilation completed successfully.
1
analyze -format $file_format RX_TOP.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/RX_TOP.sv
Presto compilation completed successfully.
1
analyze -format $file_format storage_unit.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/storage_unit.sv
Presto compilation completed successfully.
1
analyze -format $file_format dff_sync2.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/dff_sync2.sv
Presto compilation completed successfully.
1
analyze -format $file_format top_RX.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/top_RX.sv
Presto compilation completed successfully.
1
analyze -format $file_format wptr_generation.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/wptr_generation.sv
Presto compilation completed successfully.
1
analyze -format $file_format write_processor.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/write_processor.sv
Presto compilation completed successfully.
1
analyze -format $file_format LFSR_8_gen3.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/LFSR_8_gen3.sv
Presto compilation completed successfully.
1
analyze -format $file_format LFSR_8.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/LFSR_8.sv
Presto compilation completed successfully.
1
analyze -format $file_format decoder.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/decoder.sv
Presto compilation completed successfully.
1
analyze -format $file_format LTSSM.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/LTSSM.sv
Presto compilation completed successfully.
1
analyze -format $file_format LTSSM_TOP.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/LTSSM_TOP.sv
Presto compilation completed successfully.
1
analyze -format $file_format OS_CREATOR.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/OS_CREATOR.sv
Presto compilation completed successfully.
1
analyze -format $file_format Timer.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Timer.sv
Presto compilation completed successfully.
1
analyze -format $file_format Counter.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Counter.sv
Presto compilation completed successfully.
1
analyze -format $file_format DC_Balance.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/DC_Balance.sv
Presto compilation completed successfully.
1
analyze -format $file_format Framing_Buffer.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Framing_Buffer.sv
Presto compilation completed successfully.
1
analyze -format $file_format Framing_fsm_one_lane.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv
Presto compilation completed successfully.
1
analyze -format $file_format Framing_fsm.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Framing_fsm.sv
Presto compilation completed successfully.
1
analyze -format $file_format Gen3_Top.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Gen3_Top.sv
Presto compilation completed successfully.
1
analyze -format $file_format OR_Gate.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/OR_Gate.sv
Presto compilation completed successfully.
1
analyze -format $file_format PHY_TX.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/PHY_TX.sv
Presto compilation completed successfully.
1
analyze -format $file_format scrambler_and_sync.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/scrambler_and_sync.sv
Presto compilation completed successfully.
1
analyze -format $file_format Scrambler_Controler.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Scrambler_Controler.sv
Presto compilation completed successfully.
1
analyze -format $file_format Scrambler.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Scrambler.sv
Presto compilation completed successfully.
1
analyze -format $file_format Sync_Logic.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Sync_Logic.sv
Presto compilation completed successfully.
1
analyze -format $file_format tokens.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/tokens.sv
Presto compilation completed successfully.
1
analyze -format $file_format Interface_Buffer.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Interface_Buffer.sv
Presto compilation completed successfully.
1
analyze -format $file_format Tx_Framing.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/Tx_Framing.sv
Presto compilation completed successfully.
1
analyze -format $file_format TX_TOP.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/TX_TOP.sv
Presto compilation completed successfully.
1
analyze -format $file_format PL_TOP.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/PL_TOP.sv
Presto compilation completed successfully.
1
analyze -format $file_format phy_top.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/phy_top.sv
Presto compilation completed successfully.
1
analyze -format $file_format IDLE_Counter.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/IDLE_Counter.sv
Presto compilation completed successfully.
1
analyze -format $file_format SKP_Counter.sv
Running PRESTO HDLC
Compiling source file /home/IC/RX_PCIE/RTL/SKP_Counter.sv
Presto compilation completed successfully.
1
elaborate -lib WORK PL_TOP
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'PL_TOP'.
Information: Building the design 'phy_top' instantiated from design 'PL_TOP' with
	the parameters "serdes=0,DATA_WIDTH=256,BUFFER_DEPTH=8,ADDR_WIDTH=3,PACKET_LENGTH=32'h0000000b,SYMBOL_PTR_WIDTH=32'h00000005,SYMBOL_NUM_WIDTH=32'h00000004,SYMBOL_WIDTH=32'h00000008,MAX_LANES=32,FILTERED_Buff_DATA_In_WIDTH=30,FILTERED_Buff_DATA_Out_WIDTH=31,FRAME_DEPTH=4,SYNC_WIDTH=2,BUFFER_WIDTH_ELSTC_BUFF=13,PTR_WIDTH=4,DEPTH_ELSTC_BUFF=8,THRESHOLD_PTR_ELSTC_BUFF=2,BITS_COUNT_WIDTH=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'LTSSM_TOP' instantiated from design 'PL_TOP' with
	the parameters "state_width=5,DATA_WIDTH=256,MAX_LANES=32,CONFIG_WIDTH=3,SYMBOL_NUM_WIDTH=32'h00000004,SYMBOL_WIDTH=32'h00000008". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PHY_TX' instantiated from design 'phy_top_0_256_8_3_0000000b_00000005_00000004_00000008_32_30_31_4_2_13_4_8_2_3' with
	the parameters "BUFFER_DEPTH=8,ADDR_WIDTH=3,serdes=0,SYNC_WIDTH=2,SYMBOL_NUM_WIDTH=32'h00000004,SYMBOL_WIDTH=32'h00000008". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PHY_RX' instantiated from design 'phy_top_0_256_8_3_0000000b_00000005_00000004_00000008_32_30_31_4_2_13_4_8_2_3' with
	the parameters "SYMBOL_WIDTH=32'h00000008,PACKET_LENGTH=32'h0000000b,SYMBOL_NUM_WIDTH=32'h00000004,SYMBOL_PTR_WIDTH=32'h00000005,MAX_LANES=32,FILTERED_Buff_DATA_In_WIDTH=30,FILTERED_Buff_DATA_Out_WIDTH=31,FRAME_DEPTH=4,DATA_WIDTH=256,BUFFER_DEPTH=8,ADDR_WIDTH=3,serdes=0,SYNC_WIDTH=2,BUFFER_WIDTH=13,PTR_WIDTH=4,DEPTH=8,THRESHOLD=2,BITS_COUNT_WIDTH=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'LTSSM' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,state_width=5,LANES_NUM=32". (HDL-193)

Statistics for case statements in always block at line 363 in file
	'/home/IC/RX_PCIE/RTL/LTSSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           422            |     no/auto      |
===============================================

Statistics for case statements in always block at line 1638 in file
	'/home/IC/RX_PCIE/RTL/LTSSM.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1648           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine LTSSM_00000008_5_32 line 230 in file
		'/home/IC/RX_PCIE/RTL/LTSSM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      PF_EN_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  O_Pwr_States_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   TxElecIdle_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     O_rate_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      BA_EN_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LTSSM_00000008_5_32 line 266 in file
		'/home/IC/RX_PCIE/RTL/LTSSM.sv'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| physical_recovery_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| directed_speed_change_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       O_Link_Up_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   timeout_complete_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    detection_lanes_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rcv_link_num_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  non_pad_link_lanes_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine LTSSM_00000008_5_32 line 306 in file
		'/home/IC/RX_PCIE/RTL/LTSSM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   one_TS_rec_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine LTSSM_00000008_5_32 line 322 in file
		'/home/IC/RX_PCIE/RTL/LTSSM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'OS_CREATOR' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "DATA_WIDTH=256,MAX_LANES=32,LINK_NUM_WIDTH=32'h00000008,CONFIG_WIDTH=3,SYMBOL_NUM_WIDTH=32'h00000004". (HDL-193)
Warning:  /home/IC/RX_PCIE/RTL/OS_CREATOR.sv:245: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/OS_CREATOR.sv:376: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 84 in file
	'/home/IC/RX_PCIE/RTL/OS_CREATOR.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            85            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 152 in file
	'/home/IC/RX_PCIE/RTL/OS_CREATOR.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           167            |    auto/auto     |
|           213            |    auto/auto     |
|           216            |    auto/auto     |
|           277            |    auto/auto     |
|           295            |    auto/auto     |
|           315            |    auto/auto     |
|           336            |    auto/auto     |
|           423            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine OS_CREATOR_256_32_00000008_3_00000004 line 98 in file
		'/home/IC/RX_PCIE/RTL/OS_CREATOR.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ack_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine OS_CREATOR_256_32_00000008_3_00000004 line 111 in file
		'/home/IC/RX_PCIE/RTL/OS_CREATOR.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sent_OS_reg     | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine OS_CREATOR_256_32_00000008_3_00000004 line 124 in file
		'/home/IC/RX_PCIE/RTL/OS_CREATOR.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_CNT_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine OS_CREATOR_256_32_00000008_3_00000004 line 137 in file
		'/home/IC/RX_PCIE/RTL/OS_CREATOR.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    skp_flag_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=0". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_0 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_0 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_0 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=1". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_1 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_1 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_1 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=2". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_2 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_2 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_2 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=3". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_3 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_3 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_3 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=4". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_4 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_4 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_4 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=5". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_5 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_5 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_5 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=6". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_6 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_6 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_6 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=7". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_7 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_7 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_7 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=8". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_8 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_8 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_8 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=9". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_9 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_9 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_9 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=10". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_10 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_10 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_10 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=11". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_11 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_11 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_11 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=12". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_12 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_12 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_12 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=13". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_13 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_13 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_13 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=14". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_14 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_14 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_14 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=15". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_15 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_15 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_15 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=16". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_16 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_16 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_16 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=17". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_17 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_17 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_17 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=18". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_18 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_18 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_18 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=19". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_19 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_19 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_19 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=20". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_20 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_20 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_20 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=21". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_21 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_21 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_21 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=22". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_22 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_22 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_22 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=23". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_23 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_23 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_23 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=24". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_24 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_24 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_24 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=25". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_25 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_25 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_25 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=26". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_26 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_26 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_26 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=27". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_27 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_27 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_27 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=28". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_28 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_28 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_28 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=29". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_29 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_29 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_29 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=30". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_30 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_30 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_30 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'decoder' instantiated from design 'LTSSM_TOP_5_256_32_3_00000004_00000008' with
	the parameters "SYMBOL_WIDTH=32'h00000008,SYMBOL_NUM_WIDTH=32'h00000004,state_width=5,lane_num=31". (HDL-193)

Statistics for case statements in always block at line 200 in file
	'/home/IC/RX_PCIE/RTL/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           242            |     no/auto      |
|           251            |    auto/auto     |
|           253            |     no/auto      |
|           372            |     no/auto      |
|           523            |     no/auto      |
|           647            |     no/auto      |
|           689            |     no/auto      |
|           783            |     no/auto      |
|           786            |    auto/auto     |
|           827            |    auto/auto     |
|           890            |     no/auto      |
|           895            |    auto/auto     |
|           967            |     no/auto      |
|           1016           |     no/auto      |
|           1066           |     no/auto      |
|           1152           |     no/auto      |
|           1248           |     no/auto      |
|           1277           |    auto/auto     |
|           1349           |     no/auto      |
|           1407           |     no/auto      |
|           1434           |    auto/auto     |
|           1506           |     no/auto      |
|           1565           |     no/auto      |
|           1596           |    auto/auto     |
|           1671           |    auto/auto     |
|           1731           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_31 line 104 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    link_num_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       FTS_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| UpConfig_DataR_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    Symbol_6_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_31 line 126 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|   recovr_recvrconfg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        OS_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       complience_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        loopback_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       TS1_match_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pad_link_flag_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        type_OS_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        done_cnt_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| recovr_speedequ_config_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine decoder_00000008_00000004_5_31 line 184 in file
		'/home/IC/RX_PCIE/RTL/decoder.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cons_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Timer'. (HDL-193)
Warning:  /home/IC/RX_PCIE/RTL/Timer.sv:49: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Timer.sv:53: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Timer.sv:57: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Timer.sv:61: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Timer.sv:65: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Timer.sv:70: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Timer.sv:71: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 45 in file
	'/home/IC/RX_PCIE/RTL/Timer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            46            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Timer line 74 in file
		'/home/IC/RX_PCIE/RTL/Timer.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|    timeout2_reg_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     count_reg_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
| timeout_value1_reg_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| timeout_value2_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine Timer line 97 in file
		'/home/IC/RX_PCIE/RTL/Timer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| count_reg_speed_reg | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'SKP_Counter'. (HDL-193)

Inferred memory devices in process
	in routine SKP_Counter line 23 in file
		'/home/IC/RX_PCIE/RTL/SKP_Counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   skp_enable_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     CNT_Out_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'TX_TOP'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'scrambler_and_sync' instantiated from design 'PHY_TX_8_3_00000004_00000008_0_2' with
	the parameters "serdes=0,SYMBOL_WIDTH=32'h00000008,CNT_WIDTH=32'h00000004,SYNC_WIDTH=2". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'IDLE_Counter'. (HDL-193)

Inferred memory devices in process
	in routine IDLE_Counter line 18 in file
		'/home/IC/RX_PCIE/RTL/IDLE_Counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_cnt_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RX_TOP' instantiated from design 'PHY_RX_00000008_0000000b_00000004_00000005_32_30_31_4_256_8_3_0_2_13_4_8_2_3' with
	the parameters "BUFFER_DEPTH=8,ADDR_WIDTH=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'top_RX' instantiated from design 'PHY_RX_00000008_0000000b_00000004_00000005_32_30_31_4_256_8_3_0_2_13_4_8_2_3' with
	the parameters "serdes=0,CNT_WIDTH=32'h00000004,DATA_WIDTH=256,MAX_LANES=32,SYNC_WIDTH=2,BUFFER_WIDTH=13,PTR_WIDTH=4,ADDR_WIDTH=3,DEPTH=8,THRESHOLD=2,SYMBOL_WIDTH=32'h00000008,BITS_COUNT_WIDTH=3". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Interface_Buffer' instantiated from design 'TX_TOP' with
	the parameters "BUFFER_DEPTH=8,ADDR_WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine Interface_Buffer_BUFFER_DEPTH8_ADDR_WIDTH3 line 41 in file
		'/home/IC/RX_PCIE/RTL/Interface_Buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop | 2200  |  Y  | N  | Y  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Interface_Buffer_BUFFER_DEPTH8_ADDR_WIDTH3 line 61 in file
		'/home/IC/RX_PCIE/RTL/Interface_Buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
========================================================================================
|               block name/line                 | Inputs | Outputs | # sel inputs | MB |
========================================================================================
| Interface_Buffer_BUFFER_DEPTH8_ADDR_WIDTH3/74 |   8    |   275   |      3       | N  |
========================================================================================
Presto compilation completed successfully.
Information: Building the design 'Tx_Framing'. (HDL-193)

Statistics for case statements in always block at line 103 in file
	'/home/IC/RX_PCIE/RTL/Tx_Framing.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           105            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 118 in file
	'/home/IC/RX_PCIE/RTL/Tx_Framing.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           120            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Sync_Logic' instantiated from design 'scrambler_and_sync_0_00000008_00000004_2' with
	the parameters "serdes=0,SYMBOL_WIDTH=32'h00000008,CNT_WIDTH=32'h00000004,SYNC_WIDTH=2". (HDL-193)
Warning:  /home/IC/RX_PCIE/RTL/Sync_Logic.sv:25: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Sync_Logic.sv:94: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/IC/RX_PCIE/RTL/Sync_Logic.sv:120: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/IC/RX_PCIE/RTL/Sync_Logic.sv:149: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 29 in file
	'/home/IC/RX_PCIE/RTL/Sync_Logic.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            55            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine Sync_Logic_0_00000008_00000004_2 line 183 in file
		'/home/IC/RX_PCIE/RTL/Sync_Logic.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_ptr_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Sync_Logic_0_00000008_00000004_2 line 193 in file
		'/home/IC/RX_PCIE/RTL/Sync_Logic.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   symbol_cnt_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'LFSR_8_gen3'. (HDL-193)

Inferred memory devices in process
	in routine LFSR_8_gen3 line 67 in file
		'/home/IC/RX_PCIE/RTL/LFSR_8_gen3.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     LFSR_q_reg      | Flip-flop |  23   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'LFSR_8'. (HDL-193)

Inferred memory devices in process
	in routine LFSR_8 line 56 in file
		'/home/IC/RX_PCIE/RTL/LFSR_8.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     LFSR_q_reg      | Flip-flop |  16   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'DC_Balance'. (HDL-193)
Warning:  /home/IC/RX_PCIE/RTL/DC_Balance.sv:75: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine DC_Balance line 39 in file
		'/home/IC/RX_PCIE/RTL/DC_Balance.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ones_flag_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dc_balance_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
|   zeros_flag_reg    | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Scrambler_Controler'. (HDL-193)

Statistics for case statements in always block at line 47 in file
	'/home/IC/RX_PCIE/RTL/Scrambler_Controler.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            84            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Scrambler_Controler line 129 in file
		'/home/IC/RX_PCIE/RTL/Scrambler_Controler.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| TS_flag_Stored_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Scrambler'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Packet_Filter_TOP'. (HDL-193)

Statistics for case statements in always block at line 69 in file
	'/home/IC/RX_PCIE/RTL/Packet_Filter_TOP.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            70            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Rx_Buffer' instantiated from design 'RX_TOP_BUFFER_DEPTH8_ADDR_WIDTH3' with
	the parameters "BUFFER_DEPTH=8,ADDR_WIDTH=3". (HDL-193)

Inferred memory devices in process
	in routine Rx_Buffer_BUFFER_DEPTH8_ADDR_WIDTH3 line 47 in file
		'/home/IC/RX_PCIE/RTL/Rx_Buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop | 2200  |  Y  | N  | Y  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Rx_Buffer_BUFFER_DEPTH8_ADDR_WIDTH3 line 74 in file
		'/home/IC/RX_PCIE/RTL/Rx_Buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rd_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=================================================================================
|            block name/line             | Inputs | Outputs | # sel inputs | MB |
=================================================================================
| Rx_Buffer_BUFFER_DEPTH8_ADDR_WIDTH3/87 |   8    |   275   |      3       | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'Descrambler_Controler'. (HDL-193)

Statistics for case statements in always block at line 47 in file
	'/home/IC/RX_PCIE/RTL/Descrambler_Controler.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Descrambler_Controler line 154 in file
		'/home/IC/RX_PCIE/RTL/Descrambler_Controler.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| TS_flag_Stored_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Descrambler'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PIPE_Counter_pipe' instantiated from design 'top_RX_0_00000004_256_32_2_13_4_3_8_2_00000008_3' with
	the parameters "CNT_WIDTH=32'h00000004". (HDL-193)

Inferred memory devices in process
	in routine PIPE_Counter_pipe_00000004 line 17 in file
		'/home/IC/RX_PCIE/RTL/PIPE_Counter_pipe.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       CNT_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Block_Type_Logic'. (HDL-193)

Inferred memory devices in process
	in routine Block_Type_Logic line 9 in file
		'/home/IC/RX_PCIE/RTL/Block_Type_Logic.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| Block_Type_Reg_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Gen3_Top' instantiated from design 'Tx_Framing' with
	the parameters "SYMBOL_WIDTH=32'h00000008,PACKET_LENGTH=32'h0000000b,SYMBOL_NUM_WIDTH=32'h00000004,SYMBOL_PTR_WIDTH=32'h00000005,MAX_LANES=32,EDS_DIPTH=32'h00000004,STP_DIPTH=32'h00000004,SDP_DIPTH=32'h00000002,FRAMING_DATA_WIDTH=32'h00000010". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Filtering_Buffer'. (HDL-193)
Warning:  /home/IC/RX_PCIE/RTL/Filtering_Buffer.sv:53: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Filtering_Buffer.sv:55: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 40 in file
	'/home/IC/RX_PCIE/RTL/Filtering_Buffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            50            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine Filtering_Buffer line 40 in file
		'/home/IC/RX_PCIE/RTL/Filtering_Buffer.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|      o_Type_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| Filter_Buff_Data_reg | Flip-flop |  248  |  Y  | N  | Y  | N  | N  | N  | N  |
|      o_SOP_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     o_Length_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'Packet_Filter_fsm'. (HDL-193)
Warning:  /home/IC/RX_PCIE/RTL/Packet_Filter_fsm.sv:153: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Packet_Filter_fsm.sv:161: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Packet_Filter_fsm.sv:359: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Packet_Filter_fsm.sv:357: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Packet_Filter_fsm.sv:342: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Packet_Filter_fsm.sv:472: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Packet_Filter_fsm.sv:477: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 192 in file
	'/home/IC/RX_PCIE/RTL/Packet_Filter_fsm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           232            |     no/auto      |
|           256            |    auto/auto     |
|           407            |    auto/auto     |
|           522            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Packet_Filter_fsm line 172 in file
		'/home/IC/RX_PCIE/RTL/Packet_Filter_fsm.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| current_TLP_Length_reg | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|   current_state_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Information: Building the design 'Counter'. (HDL-193)

Inferred memory devices in process
	in routine Counter line 17 in file
		'/home/IC/RX_PCIE/RTL/Counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      o_CNT_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Frame_Checker'. (HDL-193)

Statistics for case statements in always block at line 98 in file
	'/home/IC/RX_PCIE/RTL/Frame_Checker.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            99            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Framing_fsm'. (HDL-193)

Statistics for case statements in always block at line 88 in file
	'/home/IC/RX_PCIE/RTL/Framing_fsm.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           101            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine Framing_fsm line 76 in file
		'/home/IC/RX_PCIE/RTL/Framing_fsm.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Framing_fsm_one_lane'. (HDL-193)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:140: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:142: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:149: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:151: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:164: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:166: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:171: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:173: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:146: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:187: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:189: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:191: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:205: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:207: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:209: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:223: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:225: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:227: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:246: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:249: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv:253: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 90 in file
	'/home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine Framing_fsm_one_lane line 77 in file
		'/home/IC/RX_PCIE/RTL/Framing_fsm_one_lane.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================
|     block name/line      | Inputs | Outputs | # sel inputs | MB |
===================================================================
| Framing_fsm_one_lane/140 |   32   |    2    |      5       | N  |
| Framing_fsm_one_lane/140 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/140 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/140 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/140 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/140 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/140 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/140 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/149 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/149 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/149 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/149 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/149 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/149 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/149 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/149 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/164 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/164 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/164 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/164 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/164 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/164 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/164 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/171 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/171 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/171 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/171 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/171 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/171 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/171 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/189 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/189 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/189 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/189 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/189 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/189 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/189 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/207 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/207 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/207 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/207 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/207 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/207 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/207 |   32   |    1    |      5       | N  |
| Framing_fsm_one_lane/225 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/225 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/225 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/225 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/225 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/225 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/225 |   16   |    1    |      4       | N  |
| Framing_fsm_one_lane/246 |  256   |    1    |      8       | N  |
| Framing_fsm_one_lane/246 |  256   |    1    |      8       | N  |
| Framing_fsm_one_lane/246 |  256   |    1    |      8       | N  |
| Framing_fsm_one_lane/246 |  256   |    1    |      8       | N  |
| Framing_fsm_one_lane/246 |  256   |    1    |      8       | N  |
| Framing_fsm_one_lane/246 |  256   |    1    |      8       | N  |
| Framing_fsm_one_lane/246 |  256   |    1    |      8       | N  |
| Framing_fsm_one_lane/246 |  256   |    1    |      8       | N  |
===================================================================
Presto compilation completed successfully.
Information: Building the design 'tokens'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Framing_Buffer'. (HDL-193)

Inferred memory devices in process
	in routine Framing_Buffer line 15 in file
		'/home/IC/RX_PCIE/RTL/Framing_Buffer.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| o_Fram_Buff_Data_reg | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Information: Building the design 'OR_Gate'. (HDL-193)
Presto compilation completed successfully.
1
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'PL_TOP'.
{PL_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'PL_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (70 designs)              /home/IC/RX_PCIE/Syn/PL_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design >> reports/check_design.rpt
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
# Constraints
# ----------------------------------------------------------------------------
# 1. Master Clock Definitions
# 2. Generated Clock Definitions
# 3. Clock Uncertainties
# 4. Clock Latencies 
# 5. Clock Relationships
# 6. set input/output delay on ports
# 7. Driving cells
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
####################################################################################
#### Section 1 : Clock Definition ####
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 5. Clock Transitions
####################################################################################
set CLK_NAME clk
set CLK_PER 7
set CLK_SETUP_SKEW 0.2
set CLK_HOLD_SKEW 0.1
set CLK_LAT 0
set CLK_RISE 0.05
set CLK_FALL 0.05
create_clock -name $CLK_NAME -period $CLK_PER -waveform "0 [expr $CLK_PER/2]" [get_ports clk]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK_NAME]
set_clock_transition -rise $CLK_RISE  [get_clocks $CLK_NAME]
set_clock_transition -fall $CLK_FALL  [get_clocks $CLK_NAME]
set_clock_latency $CLK_LAT [get_clocks $CLK_NAME]		   
set_dont_touch_network {clk rst}
####################################################################################
#### Section 2 : set input/output delay on ports ####
####################################################################################
set in_delay  [expr 0.2*$CLK_PER]
set out_delay [expr 0.2*$CLK_PER]
#Constrain Input Paths
set_input_delay $in_delay -clock $CLK_NAME [get_port rst]
## -------- INPUTS from PIPE --------
set_input_delay $in_delay -clock $CLK_NAME [get_port valid_lower_gen]
set_input_delay $in_delay -clock $CLK_NAME [get_port PIPE_d_K]
set_input_delay $in_delay -clock $CLK_NAME [get_port RX_Data_Valid]
set_input_delay $in_delay -clock $CLK_NAME [get_port RX_Start_Block]
set_input_delay $in_delay -clock $CLK_NAME [get_port RX_SYNC_Header]
set_input_delay $in_delay -clock $CLK_NAME [get_port I_Rcv_Deteted]
set_input_delay $in_delay -clock $CLK_NAME [get_port I_RX_EIdle]
set_input_delay $in_delay -clock $CLK_NAME [get_port I_PhyStatus]
## ------ Outputs to PIPE ----------
set_output_delay $out_delay -clock $CLK_NAME [get_port O_St_Detect]
set_output_delay $out_delay -clock $CLK_NAME [get_port TxStartBlock]
set_output_delay $out_delay -clock $CLK_NAME [get_port TxSyncHeader]
set_output_delay $out_delay -clock $CLK_NAME [get_port powerDown_PIPE]
set_output_delay $out_delay -clock $CLK_NAME [get_port O_rate]
set_output_delay $out_delay -clock $CLK_NAME [get_port TxElecIdle_PIPE]
set_output_delay $out_delay  -clock $CLK_NAME [get_port o_PIPE_rst]
set_output_delay $out_delay  -clock $CLK_NAME [get_port o_K_PIPE]
#############################################################
#### Section 3 : Driving cells ####
#############################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port valid_lower_gen]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port PIPE_d_K]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port RX_Data_Valid]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port RX_Start_Block]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port RX_SYNC_Header]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port I_Rcv_Deteted]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port I_RX_EIdle]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port I_PhyStatus]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#### Section 4 : Output load ####
####################################################################################
set REG_LOAD 0.5
set_load $REG_LOAD [get_port TxStartBlock]
set_load $REG_LOAD [get_port TxSyncHeader]
set_load $REG_LOAD [get_port O_St_Detect]
set_load $REG_LOAD [get_port powerDown_PIPE]
set_load $REG_LOAD [get_port O_rate]
set_load $REG_LOAD [get_port TxElecIdle_PIPE]
set_load $REG_LOAD [get_port o_PIPE_rst]
set_load $REG_LOAD [get_port o_K_PIPE]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
#set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 3172 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design PL_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'SKP_Counter'
  Processing 'Timer'
  Processing 'decoder_00000008_00000004_5_31'
  Processing 'decoder_00000008_00000004_5_30'
  Processing 'decoder_00000008_00000004_5_29'
  Processing 'decoder_00000008_00000004_5_28'
  Processing 'decoder_00000008_00000004_5_27'
  Processing 'decoder_00000008_00000004_5_26'
  Processing 'decoder_00000008_00000004_5_25'
  Processing 'decoder_00000008_00000004_5_24'
  Processing 'decoder_00000008_00000004_5_23'
  Processing 'decoder_00000008_00000004_5_22'
  Processing 'decoder_00000008_00000004_5_21'
  Processing 'decoder_00000008_00000004_5_20'
  Processing 'decoder_00000008_00000004_5_19'
  Processing 'decoder_00000008_00000004_5_18'
  Processing 'decoder_00000008_00000004_5_17'
  Processing 'decoder_00000008_00000004_5_16'
  Processing 'decoder_00000008_00000004_5_15'
  Processing 'decoder_00000008_00000004_5_14'
  Processing 'decoder_00000008_00000004_5_13'
  Processing 'decoder_00000008_00000004_5_12'
  Processing 'decoder_00000008_00000004_5_11'
  Processing 'decoder_00000008_00000004_5_10'
  Processing 'decoder_00000008_00000004_5_9'
  Processing 'decoder_00000008_00000004_5_8'
  Processing 'decoder_00000008_00000004_5_7'
  Processing 'decoder_00000008_00000004_5_6'
  Processing 'decoder_00000008_00000004_5_5'
  Processing 'decoder_00000008_00000004_5_4'
  Processing 'decoder_00000008_00000004_5_3'
  Processing 'decoder_00000008_00000004_5_2'
  Processing 'decoder_00000008_00000004_5_1'
  Processing 'decoder_00000008_00000004_5_0'
  Processing 'OS_CREATOR_256_32_00000008_3_00000004'
  Processing 'LTSSM_00000008_5_32'
Information: The register 'O_rate_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_rate_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[8][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[9][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[10][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[11][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[12][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[13][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[14][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[15][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[16][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[17][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[18][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[19][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[20][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[21][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[22][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[23][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[24][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[25][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[26][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[27][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[28][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[29][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[30][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'O_Pwr_States_reg[31][1]' is a constant and will be removed. (OPT-1206)
  Processing 'LTSSM_TOP_5_256_32_3_00000004_00000008'
  Processing 'Block_Type_Logic_0'
  Processing 'PIPE_Counter_pipe_00000004_0'
  Processing 'Descrambler_0'
  Processing 'Descrambler_Controler_0'
  Processing 'LFSR_8_0'
  Processing 'LFSR_8_gen3_0'
  Processing 'top_RX_0_00000004_256_32_2_13_4_3_8_2_00000008_3'
  Processing 'Rx_Buffer_BUFFER_DEPTH8_ADDR_WIDTH3'
  Processing 'Frame_Checker'
  Processing 'Counter_0'
  Processing 'Packet_Filter_fsm'
  Processing 'Filtering_Buffer'
  Processing 'Packet_Filter_TOP'
  Processing 'RX_TOP_BUFFER_DEPTH8_ADDR_WIDTH3'
  Processing 'PHY_RX_00000008_0000000b_00000004_00000005_32_30_31_4_256_8_3_0_2_13_4_8_2_3'
  Processing 'IDLE_Counter'
  Processing 'Scrambler_0'
  Processing 'Scrambler_Controler_0'
  Processing 'DC_Balance_0'
  Processing 'Sync_Logic_0_00000008_00000004_2_0'
  Processing 'scrambler_and_sync_0_00000008_00000004_2_0'
  Processing 'OR_Gate_0'
  Processing 'Framing_Buffer'
  Processing 'tokens'
  Processing 'Framing_fsm_one_lane'
  Processing 'Framing_fsm'
  Processing 'Gen3_Top_00000008_0000000b_00000004_00000005_32_00000004_00000004_00000002_00000010'
  Processing 'Tx_Framing'
  Processing 'Interface_Buffer_BUFFER_DEPTH8_ADDR_WIDTH3'
  Processing 'TX_TOP'
  Processing 'PHY_TX_8_3_00000004_00000008_0_2'
  Processing 'phy_top_0_256_8_3_0000000b_00000005_00000004_00000008_32_30_31_4_2_13_4_8_2_3'
  Processing 'PL_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'SKP_Counter_DW01_inc_0'
  Processing 'Timer_DW01_inc_0'
  Processing 'Timer_DW01_inc_1'
  Processing 'Timer_DW01_cmp6_0'
  Processing 'Timer_DW01_cmp6_1'
  Processing 'Timer_DW01_dec_0'
  Processing 'decoder_00000008_00000004_5_31_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_31_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_31_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_30_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_30_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_30_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_29_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_29_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_29_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_28_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_28_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_28_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_27_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_27_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_27_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_26_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_26_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_26_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_25_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_25_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_25_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_24_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_24_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_24_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_23_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_23_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_23_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_22_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_22_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_22_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_21_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_21_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_21_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_20_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_20_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_20_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_19_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_19_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_19_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_18_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_18_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_18_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_17_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_17_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_17_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_16_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_16_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_16_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_15_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_15_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_15_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_14_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_14_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_14_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_13_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_13_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_13_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_12_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_12_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_12_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_11_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_11_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_11_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_10_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_10_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_10_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_9_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_9_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_9_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_8_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_8_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_8_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_7_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_7_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_7_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_6_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_6_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_6_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_5_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_5_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_5_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_4_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_4_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_4_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_3_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_3_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_3_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_2_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_2_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_2_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_1_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_1_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_1_DW01_cmp6_2'
  Processing 'decoder_00000008_00000004_5_0_DW01_cmp6_0'
  Processing 'decoder_00000008_00000004_5_0_DW01_cmp6_1'
  Processing 'decoder_00000008_00000004_5_0_DW01_cmp6_2'
  Processing 'OS_CREATOR_256_32_00000008_3_00000004_DW01_inc_0'
  Processing 'OS_CREATOR_256_32_00000008_3_00000004_DW01_cmp6_0'
  Processing 'LTSSM_00000008_5_32_DW01_cmp6_0'
  Processing 'LTSSM_00000008_5_32_DW01_cmp6_1'
  Processing 'LTSSM_00000008_5_32_DW01_cmp6_2'
  Processing 'LTSSM_00000008_5_32_DW01_cmp6_3'
  Processing 'LTSSM_00000008_5_32_DW01_cmp6_4'
  Processing 'LTSSM_00000008_5_32_DW01_cmp6_5'
  Processing 'LTSSM_00000008_5_32_DW01_cmp6_6'
  Processing 'Frame_Checker_DW01_cmp2_0'
  Processing 'Counter_0_DW01_cmp6_0'
  Processing 'Counter_0_DW01_inc_0'
  Processing 'Packet_Filter_fsm_DW01_add_0'
  Processing 'Packet_Filter_fsm_DW01_add_1'
  Processing 'Packet_Filter_fsm_DW01_add_2'
  Processing 'Packet_Filter_fsm_DW01_add_3'
  Processing 'Packet_Filter_fsm_DW01_add_4'
  Processing 'Packet_Filter_fsm_DW01_add_5'
  Processing 'Packet_Filter_fsm_DW01_inc_0'
  Processing 'Packet_Filter_fsm_DW01_sub_0'
  Processing 'Packet_Filter_fsm_DW01_cmp2_0'
  Processing 'Packet_Filter_fsm_DW01_sub_1'
  Processing 'Packet_Filter_fsm_DW01_sub_2'
  Processing 'Packet_Filter_fsm_DW01_cmp6_0'
  Processing 'Packet_Filter_fsm_DW01_ash_0'
  Processing 'Packet_Filter_fsm_DW01_sub_3'
  Processing 'Packet_Filter_fsm_DW01_sub_4'
  Processing 'Packet_Filter_fsm_DW01_cmp6_1'
  Processing 'Packet_Filter_fsm_DW01_ash_1'
  Processing 'Packet_Filter_fsm_DW01_cmp2_1'
  Processing 'Packet_Filter_fsm_DW01_sub_5'
  Processing 'Filtering_Buffer_DW01_add_0'
  Processing 'Filtering_Buffer_DW01_add_1'
  Processing 'Filtering_Buffer_DW01_add_2'
  Processing 'Filtering_Buffer_DW01_add_3'
  Processing 'Filtering_Buffer_DW01_add_4'
  Processing 'Filtering_Buffer_DW01_add_5'
  Processing 'Filtering_Buffer_DW01_inc_0'
  Processing 'DC_Balance_1_DW01_add_0'
  Processing 'DC_Balance_1_DW01_add_1'
  Processing 'DC_Balance_1_DW01_sub_0'
  Processing 'DC_Balance_1_DW01_cmp2_0'
  Processing 'DC_Balance_1_DW01_cmp2_1'
  Processing 'DC_Balance_1_DW01_cmp6_0'
  Processing 'DC_Balance_1_DW01_cmp2_2'
  Processing 'DC_Balance_2_DW01_add_0'
  Processing 'DC_Balance_2_DW01_add_1'
  Processing 'DC_Balance_2_DW01_sub_0'
  Processing 'DC_Balance_2_DW01_cmp2_0'
  Processing 'DC_Balance_2_DW01_cmp2_1'
  Processing 'DC_Balance_2_DW01_cmp6_0'
  Processing 'DC_Balance_2_DW01_cmp2_2'
  Processing 'DC_Balance_3_DW01_add_0'
  Processing 'DC_Balance_3_DW01_add_1'
  Processing 'DC_Balance_3_DW01_sub_0'
  Processing 'DC_Balance_3_DW01_cmp2_0'
  Processing 'DC_Balance_3_DW01_cmp2_1'
  Processing 'DC_Balance_3_DW01_cmp6_0'
  Processing 'DC_Balance_3_DW01_cmp2_2'
  Processing 'DC_Balance_4_DW01_add_0'
  Processing 'DC_Balance_4_DW01_add_1'
  Processing 'DC_Balance_4_DW01_sub_0'
  Processing 'DC_Balance_4_DW01_cmp2_0'
  Processing 'DC_Balance_4_DW01_cmp2_1'
  Processing 'DC_Balance_4_DW01_cmp6_0'
  Processing 'DC_Balance_4_DW01_cmp2_2'
  Processing 'DC_Balance_5_DW01_add_0'
  Processing 'DC_Balance_5_DW01_add_1'
  Processing 'DC_Balance_5_DW01_sub_0'
  Processing 'DC_Balance_5_DW01_cmp2_0'
  Processing 'DC_Balance_5_DW01_cmp2_1'
  Processing 'DC_Balance_5_DW01_cmp6_0'
  Processing 'DC_Balance_5_DW01_cmp2_2'
  Processing 'DC_Balance_6_DW01_add_0'
  Processing 'DC_Balance_6_DW01_add_1'
  Processing 'DC_Balance_6_DW01_sub_0'
  Processing 'DC_Balance_6_DW01_cmp2_0'
  Processing 'DC_Balance_6_DW01_cmp2_1'
  Processing 'DC_Balance_6_DW01_cmp6_0'
  Processing 'DC_Balance_6_DW01_cmp2_2'
  Processing 'DC_Balance_7_DW01_add_0'
  Processing 'DC_Balance_7_DW01_add_1'
  Processing 'DC_Balance_7_DW01_sub_0'
  Processing 'DC_Balance_7_DW01_cmp2_0'
  Processing 'DC_Balance_7_DW01_cmp2_1'
  Processing 'DC_Balance_7_DW01_cmp6_0'
  Processing 'DC_Balance_7_DW01_cmp2_2'
  Processing 'DC_Balance_8_DW01_add_0'
  Processing 'DC_Balance_8_DW01_add_1'
  Processing 'DC_Balance_8_DW01_sub_0'
  Processing 'DC_Balance_8_DW01_cmp2_0'
  Processing 'DC_Balance_8_DW01_cmp2_1'
  Processing 'DC_Balance_8_DW01_cmp6_0'
  Processing 'DC_Balance_8_DW01_cmp2_2'
  Processing 'DC_Balance_9_DW01_add_0'
  Processing 'DC_Balance_9_DW01_add_1'
  Processing 'DC_Balance_9_DW01_sub_0'
  Processing 'DC_Balance_9_DW01_cmp2_0'
  Processing 'DC_Balance_9_DW01_cmp2_1'
  Processing 'DC_Balance_9_DW01_cmp6_0'
  Processing 'DC_Balance_9_DW01_cmp2_2'
  Processing 'DC_Balance_10_DW01_add_0'
  Processing 'DC_Balance_10_DW01_add_1'
  Processing 'DC_Balance_10_DW01_sub_0'
  Processing 'DC_Balance_10_DW01_cmp2_0'
  Processing 'DC_Balance_10_DW01_cmp2_1'
  Processing 'DC_Balance_10_DW01_cmp6_0'
  Processing 'DC_Balance_10_DW01_cmp2_2'
  Processing 'DC_Balance_11_DW01_add_0'
  Processing 'DC_Balance_11_DW01_add_1'
  Processing 'DC_Balance_11_DW01_sub_0'
  Processing 'DC_Balance_11_DW01_cmp2_0'
  Processing 'DC_Balance_11_DW01_cmp2_1'
  Processing 'DC_Balance_11_DW01_cmp6_0'
  Processing 'DC_Balance_11_DW01_cmp2_2'
  Processing 'DC_Balance_12_DW01_add_0'
  Processing 'DC_Balance_12_DW01_add_1'
  Processing 'DC_Balance_12_DW01_sub_0'
  Processing 'DC_Balance_12_DW01_cmp2_0'
  Processing 'DC_Balance_12_DW01_cmp2_1'
  Processing 'DC_Balance_12_DW01_cmp6_0'
  Processing 'DC_Balance_12_DW01_cmp2_2'
  Processing 'DC_Balance_13_DW01_add_0'
  Processing 'DC_Balance_13_DW01_add_1'
  Processing 'DC_Balance_13_DW01_sub_0'
  Processing 'DC_Balance_13_DW01_cmp2_0'
  Processing 'DC_Balance_13_DW01_cmp2_1'
  Processing 'DC_Balance_13_DW01_cmp6_0'
  Processing 'DC_Balance_13_DW01_cmp2_2'
  Processing 'DC_Balance_14_DW01_add_0'
  Processing 'DC_Balance_14_DW01_add_1'
  Processing 'DC_Balance_14_DW01_sub_0'
  Processing 'DC_Balance_14_DW01_cmp2_0'
  Processing 'DC_Balance_14_DW01_cmp2_1'
  Processing 'DC_Balance_14_DW01_cmp6_0'
  Processing 'DC_Balance_14_DW01_cmp2_2'
  Processing 'DC_Balance_15_DW01_add_0'
  Processing 'DC_Balance_15_DW01_add_1'
  Processing 'DC_Balance_15_DW01_sub_0'
  Processing 'DC_Balance_15_DW01_cmp2_0'
  Processing 'DC_Balance_15_DW01_cmp2_1'
  Processing 'DC_Balance_15_DW01_cmp6_0'
  Processing 'DC_Balance_15_DW01_cmp2_2'
  Processing 'DC_Balance_16_DW01_add_0'
  Processing 'DC_Balance_16_DW01_add_1'
  Processing 'DC_Balance_16_DW01_sub_0'
  Processing 'DC_Balance_16_DW01_cmp2_0'
  Processing 'DC_Balance_16_DW01_cmp2_1'
  Processing 'DC_Balance_16_DW01_cmp6_0'
  Processing 'DC_Balance_16_DW01_cmp2_2'
  Processing 'DC_Balance_17_DW01_add_0'
  Processing 'DC_Balance_17_DW01_add_1'
  Processing 'DC_Balance_17_DW01_sub_0'
  Processing 'DC_Balance_17_DW01_cmp2_0'
  Processing 'DC_Balance_17_DW01_cmp2_1'
  Processing 'DC_Balance_17_DW01_cmp6_0'
  Processing 'DC_Balance_17_DW01_cmp2_2'
  Processing 'DC_Balance_18_DW01_add_0'
  Processing 'DC_Balance_18_DW01_add_1'
  Processing 'DC_Balance_18_DW01_sub_0'
  Processing 'DC_Balance_18_DW01_cmp2_0'
  Processing 'DC_Balance_18_DW01_cmp2_1'
  Processing 'DC_Balance_18_DW01_cmp6_0'
  Processing 'DC_Balance_18_DW01_cmp2_2'
  Processing 'DC_Balance_19_DW01_add_0'
  Processing 'DC_Balance_19_DW01_add_1'
  Processing 'DC_Balance_19_DW01_sub_0'
  Processing 'DC_Balance_19_DW01_cmp2_0'
  Processing 'DC_Balance_19_DW01_cmp2_1'
  Processing 'DC_Balance_19_DW01_cmp6_0'
  Processing 'DC_Balance_19_DW01_cmp2_2'
  Processing 'DC_Balance_20_DW01_add_0'
  Processing 'DC_Balance_20_DW01_add_1'
  Processing 'DC_Balance_20_DW01_sub_0'
  Processing 'DC_Balance_20_DW01_cmp2_0'
  Processing 'DC_Balance_20_DW01_cmp2_1'
  Processing 'DC_Balance_20_DW01_cmp6_0'
  Processing 'DC_Balance_20_DW01_cmp2_2'
  Processing 'DC_Balance_21_DW01_add_0'
  Processing 'DC_Balance_21_DW01_add_1'
  Processing 'DC_Balance_21_DW01_sub_0'
  Processing 'DC_Balance_21_DW01_cmp2_0'
  Processing 'DC_Balance_21_DW01_cmp2_1'
  Processing 'DC_Balance_21_DW01_cmp6_0'
  Processing 'DC_Balance_21_DW01_cmp2_2'
  Processing 'DC_Balance_22_DW01_add_0'
  Processing 'DC_Balance_22_DW01_add_1'
  Processing 'DC_Balance_22_DW01_sub_0'
  Processing 'DC_Balance_22_DW01_cmp2_0'
  Processing 'DC_Balance_22_DW01_cmp2_1'
  Processing 'DC_Balance_22_DW01_cmp6_0'
  Processing 'DC_Balance_22_DW01_cmp2_2'
  Processing 'DC_Balance_23_DW01_add_0'
  Processing 'DC_Balance_23_DW01_add_1'
  Processing 'DC_Balance_23_DW01_sub_0'
  Processing 'DC_Balance_23_DW01_cmp2_0'
  Processing 'DC_Balance_23_DW01_cmp2_1'
  Processing 'DC_Balance_23_DW01_cmp6_0'
  Processing 'DC_Balance_23_DW01_cmp2_2'
  Processing 'DC_Balance_24_DW01_add_0'
  Processing 'DC_Balance_24_DW01_add_1'
  Processing 'DC_Balance_24_DW01_sub_0'
  Processing 'DC_Balance_24_DW01_cmp2_0'
  Processing 'DC_Balance_24_DW01_cmp2_1'
  Processing 'DC_Balance_24_DW01_cmp6_0'
  Processing 'DC_Balance_24_DW01_cmp2_2'
  Processing 'DC_Balance_25_DW01_add_0'
  Processing 'DC_Balance_25_DW01_add_1'
  Processing 'DC_Balance_25_DW01_sub_0'
  Processing 'DC_Balance_25_DW01_cmp2_0'
  Processing 'DC_Balance_25_DW01_cmp2_1'
  Processing 'DC_Balance_25_DW01_cmp6_0'
  Processing 'DC_Balance_25_DW01_cmp2_2'
  Processing 'DC_Balance_26_DW01_add_0'
  Processing 'DC_Balance_26_DW01_add_1'
  Processing 'DC_Balance_26_DW01_sub_0'
  Processing 'DC_Balance_26_DW01_cmp2_0'
  Processing 'DC_Balance_26_DW01_cmp2_1'
  Processing 'DC_Balance_26_DW01_cmp6_0'
  Processing 'DC_Balance_26_DW01_cmp2_2'
  Processing 'DC_Balance_27_DW01_add_0'
  Processing 'DC_Balance_27_DW01_add_1'
  Processing 'DC_Balance_27_DW01_sub_0'
  Processing 'DC_Balance_27_DW01_cmp2_0'
  Processing 'DC_Balance_27_DW01_cmp2_1'
  Processing 'DC_Balance_27_DW01_cmp6_0'
  Processing 'DC_Balance_27_DW01_cmp2_2'
  Processing 'DC_Balance_28_DW01_add_0'
  Processing 'DC_Balance_28_DW01_add_1'
  Processing 'DC_Balance_28_DW01_sub_0'
  Processing 'DC_Balance_28_DW01_cmp2_0'
  Processing 'DC_Balance_28_DW01_cmp2_1'
  Processing 'DC_Balance_28_DW01_cmp6_0'
  Processing 'DC_Balance_28_DW01_cmp2_2'
  Processing 'DC_Balance_29_DW01_add_0'
  Processing 'DC_Balance_29_DW01_add_1'
  Processing 'DC_Balance_29_DW01_sub_0'
  Processing 'DC_Balance_29_DW01_cmp2_0'
  Processing 'DC_Balance_29_DW01_cmp2_1'
  Processing 'DC_Balance_29_DW01_cmp6_0'
  Processing 'DC_Balance_29_DW01_cmp2_2'
  Processing 'DC_Balance_30_DW01_add_0'
  Processing 'DC_Balance_30_DW01_add_1'
  Processing 'DC_Balance_30_DW01_sub_0'
  Processing 'DC_Balance_30_DW01_cmp2_0'
  Processing 'DC_Balance_30_DW01_cmp2_1'
  Processing 'DC_Balance_30_DW01_cmp6_0'
  Processing 'DC_Balance_30_DW01_cmp2_2'
  Processing 'DC_Balance_31_DW01_add_0'
  Processing 'DC_Balance_31_DW01_add_1'
  Processing 'DC_Balance_31_DW01_sub_0'
  Processing 'DC_Balance_31_DW01_cmp2_0'
  Processing 'DC_Balance_31_DW01_cmp2_1'
  Processing 'DC_Balance_31_DW01_cmp6_0'
  Processing 'DC_Balance_31_DW01_cmp2_2'
  Processing 'DC_Balance_0_DW01_add_0'
  Processing 'DC_Balance_0_DW01_add_1'
  Processing 'DC_Balance_0_DW01_sub_0'
  Processing 'DC_Balance_0_DW01_cmp2_0'
  Processing 'DC_Balance_0_DW01_cmp2_1'
  Processing 'DC_Balance_0_DW01_cmp6_0'
  Processing 'DC_Balance_0_DW01_cmp2_2'
  Processing 'Counter_1_DW01_cmp6_0'
  Processing 'Counter_1_DW01_inc_0'
  Processing 'tokens_DW01_add_0'
  Processing 'Framing_fsm_one_lane_DW01_add_0'
  Processing 'Framing_fsm_one_lane_DW01_add_1'
  Processing 'Framing_fsm_one_lane_DW01_add_2'
  Processing 'Framing_fsm_one_lane_DW01_add_3'
  Processing 'Framing_fsm_one_lane_DW01_add_4'
  Processing 'Framing_fsm_one_lane_DW01_add_5'
  Processing 'Framing_fsm_one_lane_DW01_inc_0'
  Processing 'Framing_fsm_one_lane_DW01_cmp2_0'
  Processing 'Framing_fsm_one_lane_DW01_sub_0'
  Processing 'Framing_fsm_one_lane_DW01_add_6'
  Processing 'Framing_fsm_one_lane_DW01_add_7'
  Processing 'Framing_fsm_one_lane_DW01_add_8'
  Processing 'Framing_fsm_one_lane_DW01_add_9'
  Processing 'Framing_fsm_one_lane_DW01_add_10'
  Processing 'Framing_fsm_one_lane_DW01_add_11'
  Processing 'Framing_fsm_one_lane_DW01_inc_1'
  Processing 'Framing_fsm_DW01_cmp2_0'
  Processing 'Framing_fsm_DW01_cmp2_1'
  Processing 'Framing_fsm_DW01_cmp2_2'
  Processing 'Framing_fsm_DW01_sub_0'
  Processing 'DC_Balance_1_DW01_sub_1'
  Processing 'DC_Balance_1_DW01_add_2'
  Processing 'DC_Balance_2_DW01_sub_1'
  Processing 'DC_Balance_2_DW01_add_2'
  Processing 'DC_Balance_3_DW01_sub_1'
  Processing 'DC_Balance_3_DW01_add_2'
  Processing 'DC_Balance_4_DW01_sub_1'
  Processing 'DC_Balance_4_DW01_add_2'
  Processing 'DC_Balance_5_DW01_sub_1'
  Processing 'DC_Balance_5_DW01_add_2'
  Processing 'DC_Balance_6_DW01_sub_1'
  Processing 'DC_Balance_6_DW01_add_2'
  Processing 'DC_Balance_7_DW01_sub_1'
  Processing 'DC_Balance_7_DW01_add_2'
  Processing 'DC_Balance_8_DW01_sub_1'
  Processing 'DC_Balance_8_DW01_add_2'
  Processing 'DC_Balance_9_DW01_sub_1'
  Processing 'DC_Balance_9_DW01_add_2'
  Processing 'DC_Balance_10_DW01_sub_1'
  Processing 'DC_Balance_10_DW01_add_2'
  Processing 'DC_Balance_11_DW01_sub_1'
  Processing 'DC_Balance_11_DW01_add_2'
  Processing 'DC_Balance_12_DW01_sub_1'
  Processing 'DC_Balance_12_DW01_add_2'
  Processing 'DC_Balance_13_DW01_sub_1'
  Processing 'DC_Balance_13_DW01_add_2'
  Processing 'DC_Balance_14_DW01_sub_1'
  Processing 'DC_Balance_14_DW01_add_2'
  Processing 'DC_Balance_15_DW01_sub_1'
  Processing 'DC_Balance_15_DW01_add_2'
  Processing 'DC_Balance_16_DW01_sub_1'
  Processing 'DC_Balance_16_DW01_add_2'
  Processing 'DC_Balance_17_DW01_sub_1'
  Processing 'DC_Balance_17_DW01_add_2'
  Processing 'DC_Balance_18_DW01_sub_1'
  Processing 'DC_Balance_18_DW01_add_2'
  Processing 'DC_Balance_19_DW01_sub_1'
  Processing 'DC_Balance_19_DW01_add_2'
  Processing 'DC_Balance_20_DW01_sub_1'
  Processing 'DC_Balance_20_DW01_add_2'
  Processing 'DC_Balance_21_DW01_sub_1'
  Processing 'DC_Balance_21_DW01_add_2'
  Processing 'DC_Balance_22_DW01_sub_1'
  Processing 'DC_Balance_22_DW01_add_2'
  Processing 'DC_Balance_23_DW01_sub_1'
  Processing 'DC_Balance_23_DW01_add_2'
  Processing 'DC_Balance_24_DW01_sub_1'
  Processing 'DC_Balance_24_DW01_add_2'
  Processing 'DC_Balance_25_DW01_sub_1'
  Processing 'DC_Balance_25_DW01_add_2'
  Processing 'DC_Balance_26_DW01_sub_1'
  Processing 'DC_Balance_26_DW01_add_2'
  Processing 'DC_Balance_27_DW01_sub_1'
  Processing 'DC_Balance_27_DW01_add_2'
  Processing 'DC_Balance_28_DW01_sub_1'
  Processing 'DC_Balance_28_DW01_add_2'
  Processing 'DC_Balance_29_DW01_sub_1'
  Processing 'DC_Balance_29_DW01_add_2'
  Processing 'DC_Balance_30_DW01_sub_1'
  Processing 'DC_Balance_30_DW01_add_2'
  Processing 'DC_Balance_31_DW01_sub_1'
  Processing 'DC_Balance_31_DW01_add_2'
  Processing 'DC_Balance_0_DW01_sub_1'
  Processing 'DC_Balance_0_DW01_add_2'
  Processing 'Framing_fsm_DW01_add_0'
  Processing 'Framing_fsm_DW01_add_1'
  Processing 'Framing_fsm_DW01_inc_0'
  Processing 'DC_Balance_19_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_18_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_17_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_16_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_15_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_14_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_13_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_12_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_11_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_10_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_9_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_8_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_7_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_6_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_5_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_4_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_3_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_30_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_2_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_1_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_29_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_28_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_27_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_26_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_25_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_24_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_23_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_0_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_22_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_21_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_20_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_31_DW01_add_3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DC_Balance_19_DW01_sub_2'
  Processing 'DC_Balance_19_DW01_add_4'
  Processing 'DC_Balance_18_DW01_sub_2'
  Processing 'DC_Balance_18_DW01_add_4'
  Processing 'DC_Balance_17_DW01_sub_2'
  Processing 'DC_Balance_17_DW01_add_4'
  Processing 'DC_Balance_16_DW01_sub_2'
  Processing 'DC_Balance_16_DW01_add_4'
  Processing 'DC_Balance_15_DW01_sub_2'
  Processing 'DC_Balance_15_DW01_add_4'
  Processing 'DC_Balance_14_DW01_sub_2'
  Processing 'DC_Balance_14_DW01_add_4'
  Processing 'DC_Balance_13_DW01_sub_2'
  Processing 'DC_Balance_13_DW01_add_4'
  Processing 'DC_Balance_12_DW01_sub_2'
  Processing 'DC_Balance_12_DW01_add_4'
  Processing 'DC_Balance_11_DW01_sub_2'
  Processing 'DC_Balance_11_DW01_add_4'
  Processing 'DC_Balance_10_DW01_sub_2'
  Processing 'DC_Balance_10_DW01_add_4'
  Processing 'DC_Balance_9_DW01_sub_2'
  Processing 'DC_Balance_9_DW01_add_4'
  Processing 'DC_Balance_8_DW01_sub_2'
  Processing 'DC_Balance_8_DW01_add_4'
  Processing 'DC_Balance_7_DW01_sub_2'
  Processing 'DC_Balance_7_DW01_add_4'
  Processing 'DC_Balance_6_DW01_sub_2'
  Processing 'DC_Balance_6_DW01_add_4'
  Processing 'DC_Balance_5_DW01_sub_2'
  Processing 'DC_Balance_5_DW01_add_4'
  Processing 'DC_Balance_4_DW01_sub_2'
  Processing 'DC_Balance_4_DW01_add_4'
  Processing 'DC_Balance_3_DW01_sub_2'
  Processing 'DC_Balance_3_DW01_add_4'
  Processing 'DC_Balance_30_DW01_sub_2'
  Processing 'DC_Balance_30_DW01_add_4'
  Processing 'DC_Balance_2_DW01_sub_2'
  Processing 'DC_Balance_2_DW01_add_4'
  Processing 'DC_Balance_1_DW01_sub_2'
  Processing 'DC_Balance_1_DW01_add_4'
  Processing 'DC_Balance_29_DW01_sub_2'
  Processing 'DC_Balance_29_DW01_add_4'
  Processing 'DC_Balance_28_DW01_sub_2'
  Processing 'DC_Balance_28_DW01_add_4'
  Processing 'DC_Balance_27_DW01_sub_2'
  Processing 'DC_Balance_27_DW01_add_4'
  Processing 'DC_Balance_26_DW01_sub_2'
  Processing 'DC_Balance_26_DW01_add_4'
  Processing 'DC_Balance_25_DW01_sub_2'
  Processing 'DC_Balance_25_DW01_add_4'
  Processing 'DC_Balance_24_DW01_sub_2'
  Processing 'DC_Balance_24_DW01_add_4'
  Processing 'DC_Balance_23_DW01_sub_2'
  Processing 'DC_Balance_23_DW01_add_4'
  Processing 'DC_Balance_0_DW01_sub_2'
  Processing 'DC_Balance_0_DW01_add_4'
  Processing 'DC_Balance_22_DW01_sub_2'
  Processing 'DC_Balance_22_DW01_add_4'
  Processing 'DC_Balance_21_DW01_sub_2'
  Processing 'DC_Balance_21_DW01_add_4'
  Processing 'DC_Balance_20_DW01_sub_2'
  Processing 'DC_Balance_20_DW01_add_4'
  Processing 'DC_Balance_31_DW01_sub_2'
  Processing 'DC_Balance_31_DW01_add_4'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:54 1656337.0     54.01  279897.8    9725.4                          
    0:05:54 1656337.0     54.01  279897.8    9725.4                          
    0:05:55 1662808.9     54.01  279897.5    9720.9                          

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:10:25 1334550.8    151.21  124793.2    3316.7                          
    0:10:25 1334550.8    151.21  124793.2    3316.7                          
    0:10:26 1341700.4    151.21  108940.1    2781.2                          
    0:10:27 1346193.0     30.72  102634.7    2469.4                          
    0:10:28 1349357.2     30.72  101890.3    2464.5                          
    0:10:32 1360335.8     30.72  101269.9    2451.8                          
    0:10:35 1375672.9     30.72   91722.4    2400.8                          
    0:10:35 1375672.9     30.72   91722.4    2400.8                          
    0:10:38 1397573.6     21.34   72384.5     753.7                          
    0:11:22 1438499.3      2.43   10553.2      39.2                          
    0:11:23 1438499.3      2.43   10553.2      39.2                          
    0:11:23 1438499.3      2.43   10553.2      39.2                          
    0:11:24 1438481.6      2.42   10543.6      39.2                          
    0:11:25 1438481.6      2.42   10543.6      39.2                          
    0:12:42  782003.1      3.88   17571.2      17.1                          
    0:13:16  780395.7      3.72   17282.5      17.1                          
    0:13:30  779173.1      3.40   15674.3       0.0                          
    0:13:36  778977.8      3.20   13576.6       0.0                          
    0:13:48  779182.5      2.87   12508.1       0.0                          
    0:13:53  778876.6      2.91   13156.4       0.0                          
    0:13:57  779084.8      2.72   11981.2       0.0                          
    0:14:03  779029.5      2.71   12987.2       0.0                          
    0:14:08  779088.4      2.50   11319.0       0.0                          
    0:14:12  779060.1      2.51   11500.4       0.0                          
    0:14:14  779171.9      2.53   11521.3       0.0                          
    0:14:16  779243.7      2.41   11419.5       0.0                          
    0:14:17  779249.6      2.40   11108.1       0.0                          
    0:14:19  779282.5      2.37   11032.3       0.0                          
    0:14:21  779324.9      2.33   10916.5       0.0                          
    0:14:23  779377.8      2.32   10876.1       0.0                          
    0:14:25  779396.7      2.30   10712.3       0.0                          
    0:14:27  779397.8      2.29   10695.8       0.0                          
    0:14:28  779416.7      2.28   10679.9       0.0                          
    0:14:30  779416.7      2.28   10679.9       0.0                          
    0:14:30  779416.7      2.28   10679.9       0.0                          
    0:14:30  779416.7      2.28   10679.9       0.0                          
    0:14:30  779416.7      2.28   10679.9       0.0                          
    0:14:30  779416.7      2.28   10679.9       0.0                          
    0:14:35  779559.0      2.08    9932.9       0.0 pt/u_PHY_TX/sc_Gen3[15].DUT/dc_balance/dc_balance_reg[8]/D
    0:14:35  779572.0      2.07    9931.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:14:35  779572.0      2.07    9931.9       0.0                          
    0:14:44  779919.1      1.90    9030.6       0.0 pt/u_PHY_TX/sc_Gen3[22].DUT/dc_balance/dc_balance_reg[8]/D
    0:14:45  780010.9      1.89    9047.6       0.0 pt/u_PHY_TX/sc_Gen3[12].DUT/dc_balance/dc_balance_reg[8]/D
    0:14:53  780606.3      1.77    8611.5       0.0 pt/u_PHY_TX/sc_Gen3[28].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:00  781014.6      1.70    8203.5       0.0 pt/u_PHY_TX/sc_Gen3[17].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:04  781353.5      1.67    8071.2       0.0 pt/u_PHY_TX/sc_Gen3[26].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:08  781540.6      1.64    7929.3       0.0 pt/u_PHY_TX/sc_Gen3[25].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:11  781856.0      1.62    7824.0       0.0 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:12  781988.9      1.60    7769.1       0.0 pt/u_PHY_TX/sc_Gen3[24].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:16  782164.3      1.57    7651.7       0.0 pt/u_PHY_TX/sc_Gen3[23].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:18  782139.6      1.55    7545.8       0.0 LT/dec[0].D_DUT/cons_count_reg[1]/D
    0:15:20  782225.4      1.54    7490.9       0.0 pt/u_PHY_TX/sc_Gen3[23].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:23  782506.7      1.51    7427.9       0.0 pt/u_PHY_TX/sc_Gen3[12].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:24  782629.1      1.51    7403.2       0.0 pt/u_PHY_TX/sc_Gen3[26].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:26  782732.6      1.50    7387.7       0.0 pt/u_PHY_TX/DUT0/dc_balance/dc_balance_reg[8]/D
    0:15:27  782760.8      1.49    7314.5       0.0 pt/u_PHY_TX/sc_Gen3[27].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:30  782955.0      1.47    7248.2       0.0 pt/u_PHY_TX/sc_Gen3[28].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:32  783164.5      1.45    7205.8       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][94]/D
    0:15:36  783324.5      1.43    7146.7       0.0 pt/u_PHY_TX/sc_Gen3[17].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:40  783521.0      1.42    7093.9       0.0 pt/u_PHY_TX/sc_Gen3[25].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:41  783612.8      1.42    7071.2       0.0 pt/u_PHY_TX/sc_Gen3[21].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:43  783718.7      1.41    7026.9       0.0 pt/u_PHY_TX/sc_Gen3[25].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:47  783862.2      1.39    6941.0       0.0 pt/u_PHY_TX/sc_Gen3[16].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:49  783888.1      1.38    6894.3       0.0 pt/u_PHY_TX/sc_Gen3[6].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:50  783998.7      1.38    6877.9       0.0 pt/u_PHY_TX/DUT0/dc_balance/dc_balance_reg[8]/D
    0:15:54  784084.6      1.37    6825.2       0.0 pt/u_PHY_TX/sc_Gen3[15].DUT/dc_balance/dc_balance_reg[8]/D
    0:15:58  784161.1      1.35    6744.5       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][94]/D
    0:16:08  784383.5      1.30    6205.9       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][177]/D
    0:16:18  784741.2      1.27    6092.8       0.0 pt/u_PHY_TX/sc_Gen3[5].DUT/dc_balance/dc_balance_reg[8]/D
    0:16:28  785157.8      1.25    5947.8       0.0 LT/dec[1].D_DUT/cons_count_reg[0]/D
    0:16:34  785275.5      1.23    5871.1       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][11]/D
    0:16:39  785421.4      1.22    5797.4       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][11]/D
    0:16:43  785603.8      1.21    5741.0       0.0 LT/dec[28].D_DUT/cons_count_reg[0]/D
    0:16:45  785610.8      1.20    5700.5       0.0 TxElecIdle_PIPE[6]       
    0:16:46  785695.5      1.19    5698.3       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][221]/D
    0:16:48  785903.8      1.19    5647.6       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][130]/D
    0:16:50  785914.4      1.18    5637.4       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][166]/D
    0:16:51  786053.3      1.18    5634.2       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][271]/D
    0:16:53  786222.7      1.18    5614.2       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][93]/D
    0:16:54  786318.0      1.17    5612.5       0.0 pt/u_PHY_TX/sc_Gen3[2].DUT/dc_balance/dc_balance_reg[8]/D
    0:16:56  786133.3      1.17    5598.4       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][201]/D
    0:16:57  786249.8      1.17    5595.6       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][146]/D
    0:16:58  785822.6      1.17    5585.6       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][13]/D
    0:16:59  785699.1      1.16    5571.2       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][200]/D
    0:17:00  785773.2      1.16    5569.6       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][63]/D
    0:17:02  785729.7      1.16    5551.3       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][11]/D
    0:17:03  785795.6      1.16    5549.6       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][251]/D
    0:17:04  785987.4      1.15    5545.5       0.0 pt/u_PHY_TX/sc_Gen3[6].DUT/dc_balance/dc_balance_reg[8]/D
    0:17:05  785865.0      1.15    5525.5       0.0 pt/u_PHY_TX/sc_Gen3[15].DUT/dc_balance/dc_balance_reg[8]/D
    0:17:06  785647.3      1.14    5472.0       0.0 LT/dec[1].D_DUT/cons_count_reg[0]/D
    0:17:08  785823.8      1.14    5447.5       0.0 pt/u_PHY_TX/TT/IB/mem_reg[3][77]/D
    0:17:08  785869.7      1.14    5440.8       0.0 pt/u_PHY_TX/TT/IB/mem_reg[3][129]/D
    0:17:08  785915.6      1.14    5434.1       0.0 pt/u_PHY_TX/TT/IB/mem_reg[3][181]/D
    0:17:10  785979.1      1.14    5401.5       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][268]/D
    0:17:11  786075.6      1.13    5343.0       0.0 pt/u_PHY_TX/sc_Gen3[5].DUT/dc_balance/dc_balance_reg[8]/D
    0:17:12  786142.7      1.12    5343.2       0.0 LT/dec[1].D_DUT/cons_count_reg[0]/D
    0:17:13  786230.9      1.12    5340.3       0.0 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:17:13  786287.4      1.12    5339.5       0.0 LT/dec[21].D_DUT/cons_count_reg[0]/D
    0:17:15  786267.4      1.11    5329.7       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][268]/D
    0:17:16  786312.1      1.11    5331.3       0.0 pt/u_PHY_TX/sc_Gen3[21].DUT/dc_balance/dc_balance_reg[8]/D
    0:17:17  786380.4      1.11    5329.3       0.0 pt/u_PHY_TX/sc_Gen3[8].DUT/dc_balance/dc_balance_reg[8]/D
    0:17:17  786480.4      1.10    5327.0       0.1 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:17:19  786468.6      1.10    5322.7       0.1 LT/dec[26].D_DUT/cons_count_reg[0]/D
    0:17:20  786606.3      1.09    5320.1       0.1 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:17:21  786822.8      1.09    5318.2       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][207]/D
    0:17:22  787039.3      1.09    5316.4       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][169]/D
    0:17:24  787105.2      1.09    5156.6       0.1 LT/dec[19].D_DUT/cons_count_reg[0]/D
    0:17:30  787315.9      1.05    5082.5       0.1 pt/u_PHY_TX/sc_Gen3[16].DUT/dc_balance/dc_balance_reg[8]/D
    0:17:31  787374.7      1.05    5079.1       0.1 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:17:34  787471.2      1.03    5034.7       0.1 LT/dec[8].D_DUT/cons_count_reg[1]/D
    0:17:39  787510.0      1.02    4928.4       0.1 pt/u_PHY_TX/sc_Gen3[18].DUT/dc_balance/dc_balance_reg[8]/D
    0:17:44  787603.0      1.01    4872.7       0.1 LT/dec[17].D_DUT/cons_count_reg[0]/D
    0:17:48  787745.3      1.00    4839.5       0.1 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:17:52  787787.7      0.98    4794.6       0.1 LT/dec[22].D_DUT/cons_count_reg[0]/D
    0:17:55  787818.3      0.98    4780.6       0.1 pt/u_PHY_TX/sc_Gen3[18].DUT/dc_balance/dc_balance_reg[8]/D
    0:17:58  787851.3      0.98    4763.6       0.1 pt/u_PHY_TX/sc_Gen3[18].DUT/dc_balance/dc_balance_reg[8]/D
    0:18:02  787956.0      0.97    4719.4       0.1 pt/u_PHY_TX/sc_Gen3[6].DUT/dc_balance/dc_balance_reg[8]/D
    0:18:07  788088.9      0.96    4670.2       0.1 pt/u_PHY_TX/sc_Gen3[6].DUT/dc_balance/dc_balance_reg[8]/D
    0:18:09  788152.5      0.96    4661.0       0.1 LT/dec[10].D_DUT/cons_count_reg[0]/D
    0:18:13  788241.9      0.95    4646.1       0.1 LT/dec[18].D_DUT/cons_count_reg[0]/D
    0:18:16  788357.2      0.95    4636.8       0.1 LT/dec[18].D_DUT/cons_count_reg[0]/D
    0:18:19  788431.4      0.94    4618.6       0.1 pt/u_PHY_TX/sc_Gen3[1].DUT/dc_balance/dc_balance_reg[8]/D
    0:18:21  788562.0      0.94    4610.4       0.1 LT/dec[18].D_DUT/cons_count_reg[0]/D
    0:18:23  788691.4      0.94    4594.2       0.1 LT/dec[18].D_DUT/cons_count_reg[0]/D
    0:18:25  788717.3      0.94    4583.9       0.1 LT/dec[18].D_DUT/cons_count_reg[0]/D
    0:18:28  788792.6      0.94    4574.8       0.1 LT/dec[19].D_DUT/cons_count_reg[0]/D
    0:18:30  788844.4      0.93    4567.4       0.1 LT/dec[2].D_DUT/cons_count_reg[0]/D
    0:18:31  788860.9      0.93    4562.4       0.1 pt/u_PHY_TX/sc_Gen3[18].DUT/dc_balance/dc_balance_reg[8]/D
    0:18:33  788993.8      0.93    4556.6       0.1 LT/dec[23].D_DUT/cons_count_reg[1]/D
    0:18:34  789025.6      0.93    4552.0       0.1 LT/dec[9].D_DUT/cons_count_reg[0]/D
    0:18:36  789064.4      0.93    4547.2       0.1 LT/dec[18].D_DUT/cons_count_reg[0]/D
    0:18:38  789049.1      0.93    4542.6       0.1 LT/dec[30].D_DUT/cons_count_reg[0]/D
    0:18:38  789103.3      0.92    4537.1       0.1 pt/u_PHY_TX/sc_Gen3[27].DUT/dc_balance/dc_balance_reg[8]/D
    0:18:41  789162.1      0.92    4517.2       0.1 LT/dec[18].D_DUT/cons_count_reg[0]/D
    0:18:42  789264.5      0.92    4507.1       0.1 pt/u_PHY_TX/sc_Gen3[9].DUT/dc_balance/dc_balance_reg[8]/D
    0:18:43  789302.1      0.91    4503.5       0.1 LT/dec[21].D_DUT/cons_count_reg[0]/D
    0:18:51  789361.0      0.90    4427.4       0.1 pt/u_PHY_TX/sc_Gen3[21].DUT/dc_balance/dc_balance_reg[8]/D
    0:18:56  789559.8      0.90    4396.5       0.1 pt/u_PHY_TX/sc_Gen3[3].DUT/dc_balance/dc_balance_reg[8]/D
    0:19:02  789750.4      0.89    4355.3       0.1 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:19:05  789885.8      0.88    4327.8       0.1 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:19:09  789970.5      0.88    4303.3       0.1 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:19:12  789976.4      0.87    4280.7       0.1 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:19:15  789990.5      0.87    4271.0       0.1 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:19:18  790047.0      0.87    4258.5       0.1 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:19:21  790114.0      0.87    4240.1       0.1 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:19:24  790240.0      0.86    4212.2       0.1 pt/u_PHY_TX/sc_Gen3[28].DUT/dc_balance/dc_balance_reg[8]/D
    0:19:29  790334.1      0.86    4196.4       0.1 pt/u_PHY_TX/sc_Gen3[23].DUT/dc_balance/dc_balance_reg[8]/D
    0:19:31  790368.2      0.85    4174.6       0.1 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:19:35  790420.0      0.85    4093.8       0.1 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:19:37  790521.2      0.85    4077.1       0.1 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:19:40  790540.0      0.84    4056.0       0.1 pt/u_PHY_TX/sc_Gen3[9].DUT/dc_balance/dc_balance_reg[8]/D
    0:19:43  790628.3      0.84    4036.5       0.1 pt/u_PHY_TX/sc_Gen3[9].DUT/dc_balance/dc_balance_reg[8]/D
    0:19:45  790698.9      0.83    4006.5       0.1 pt/u_PHY_TX/sc_Gen3[16].DUT/dc_balance/dc_balance_reg[8]/D
    0:19:47  790725.9      0.83    3976.5       0.1 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:19:49  790588.3      0.83    3957.9       0.1 LT/dec[26].D_DUT/cons_count_reg[0]/D
    0:19:51  790601.2      0.83    3937.8       0.1 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:19:55  790685.9      0.82    3925.5       0.1 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:19:56  790767.1      0.82    3923.8       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][136]/D
    0:19:57  790848.3      0.82    3922.1       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][15]/D
    0:19:58  790929.5      0.82    3920.3       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][85]/D
    0:20:00  791023.6      0.82    3917.9       0.1 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:20:02  791064.8      0.81    3901.2       0.1 LT/dec[21].D_DUT/cons_count_reg[3]/D
    0:20:05  791102.5      0.80    3867.7       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][271]/D
    0:20:07  791024.8      0.80    3858.4       0.1 LT/dec[27].D_DUT/cons_count_reg[0]/D
    0:20:08  791050.7      0.80    3854.0       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][198]/D
    0:20:09  791131.9      0.80    3852.3       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][112]/D
    0:20:10  791213.1      0.80    3850.5       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][225]/D
    0:20:11  791294.3      0.80    3848.8       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][39]/D
    0:20:12  791416.7      0.80    3846.4       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][196]/D
    0:20:13  791557.9      0.80    3843.5       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][96]/D
    0:20:14  791699.1      0.80    3840.6       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][14]/D
    0:20:15  791840.3      0.80    3837.7       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][215]/D
    0:20:16  791981.5      0.80    3834.8       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][134]/D
    0:20:17  792122.7      0.80    3832.0       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][27]/D
    0:20:19  792268.6      0.79    3826.0       0.1 LT/dec[5].D_DUT/cons_count_reg[0]/D
    0:20:20  792314.5      0.79    3813.5       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][268]/D
    0:20:21  792395.7      0.79    3812.2       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][197]/D
    0:20:22  792476.9      0.79    3810.9       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][163]/D
    0:20:23  792558.1      0.79    3809.6       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][127]/D
    0:20:24  792639.2      0.79    3808.2       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][93]/D
    0:20:25  792720.4      0.79    3806.9       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][53]/D
    0:20:26  792801.6      0.79    3805.6       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][261]/D
    0:20:27  792882.8      0.79    3804.3       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][202]/D
    0:20:28  792964.0      0.79    3803.0       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][135]/D
    0:20:29  793045.2      0.79    3801.6       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][70]/D
    0:20:30  793126.4      0.79    3800.3       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][24]/D
    0:20:31  793200.5      0.79    3798.3       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][271]/D
    0:20:32  793221.7      0.79    3791.4       0.1 LT/dec[18].D_DUT/cons_count_reg[0]/D
    0:20:33  793298.2      0.79    3776.4       0.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][221]/D
    0:20:34  793362.9      0.78    3743.4       0.1 LT/dec[28].D_DUT/cons_count_reg[0]/D
    0:20:36  793381.7      0.78    3734.6       0.1 LT/dec[15].D_DUT/cons_count_reg[0]/D
    0:20:40  793398.2      0.78    3725.3       0.1 LT/dec[15].D_DUT/cons_count_reg[0]/D
    0:20:44  793442.9      0.78    3717.8       0.1 LT/dec[9].D_DUT/cons_count_reg[1]/D
    0:20:46  793492.4      0.77    3709.1       0.1 pt/u_PHY_TX/sc_Gen3[29].DUT/dc_balance/dc_balance_reg[8]/D
    0:20:51  793605.3      0.77    3707.0       0.1 LT/dec[22].D_DUT/cons_count_reg[0]/D
    0:20:53  793641.8      0.77    3704.1       0.1 LT/dec[22].D_DUT/cons_count_reg[0]/D
    0:20:55  793648.9      0.77    3696.7       0.1 LT/dec[9].D_DUT/cons_count_reg[1]/D
    0:20:57  793692.4      0.76    3692.9       0.1 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:21:01  793725.3      0.76    3673.9       0.1 LT/dec[25].D_DUT/cons_count_reg[0]/D
    0:21:03  793778.3      0.76    3664.7       0.1 pt/u_PHY_TX/sc_Gen3[31].DUT/dc_balance/dc_balance_reg[8]/D
    0:21:05  793871.2      0.75    3653.0       0.1 LT/dec[9].D_DUT/cons_count_reg[1]/D
    0:21:10  793983.0      0.75    3632.8       1.0 LT/dec[9].D_DUT/cons_count_reg[1]/D
    0:21:12  794032.5      0.75    3604.7       1.0 LT/dec[25].D_DUT/cons_count_reg[0]/D
    0:21:14  794045.4      0.74    3596.4       1.0 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:21:20  794098.4      0.74    3550.6       1.0 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:21:20  794100.7      0.73    3548.2       1.0 LT/dec[25].D_DUT/cons_count_reg[0]/D
    0:21:23  794156.0      0.73    3494.9       1.0 powerDown_PIPE[17][1]    
    0:21:27  794236.0      0.72    3425.8       1.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][3]/D
    0:21:32  794332.5      0.71    3348.5       1.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][176]/D
    0:21:34  794432.5      0.70    3312.3       1.0 powerDown_PIPE[7][1]     
    0:21:36  794525.5      0.69    3262.3       1.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][103]/D
    0:21:38  794592.6      0.68    3246.8       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][252]/D
    0:21:39  794696.1      0.68    3237.4       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][103]/D
    0:21:41  794629.0      0.67    3218.9       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][103]/D
    0:21:43  794651.4      0.66    3176.1       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][53]/D
    0:21:45  794700.8      0.66    3154.7       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][32]/D
    0:21:46  794836.1      0.66    3152.0       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][88]/D
    0:21:47  794971.5      0.66    3149.2       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][187]/D
    0:21:48  795106.8      0.66    3146.5       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][146]/D
    0:21:49  795242.1      0.66    3143.7       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][103]/D
    0:21:50  795372.7      0.66    3140.8       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][64]/D
    0:21:51  795506.9      0.66    3138.3       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][204]/D
    0:21:52  795639.8      0.66    3136.1       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][140]/D
    0:21:54  795736.3      0.65    3122.3       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][219]/D
    0:21:56  795781.0      0.65    3089.5       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][235]/D
    0:21:57  795919.9      0.64    3070.5       0.9 pt/u_PHY_TX/TT/IB/mem_reg[4][24]/D
    0:21:59  796021.1      0.64    3061.8       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][247]/D
    0:22:00  796107.0      0.64    3045.1       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][268]/D
    0:22:01  796144.6      0.64    3054.4       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][52]/D
    0:22:02  796280.0      0.64    3051.6       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][0]/D
    0:22:02  796415.3      0.64    3048.8       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][258]/D
    0:22:03  796501.2      0.64    3044.4       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][265]/D
    0:22:05  796512.9      0.64    3011.0       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][92]/D
    0:22:06  796549.4      0.63    3009.5       0.9 pt/u_PHY_TX/sc_Gen3[19].DUT/dc_balance/dc_balance_reg[8]/D
    0:22:08  796544.7      0.63    3004.4       0.9 pt/u_PHY_TX/sc_Gen3[29].DUT/dc_balance/dc_balance_reg[8]/D
    0:22:10  796667.1      0.63    2980.6       0.9 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:22:12  796749.5      0.62    2947.3       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][235]/D
    0:22:13  796808.3      0.62    2940.1       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][234]/D
    0:22:13  796814.2      0.62    2938.9       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][233]/D
    0:22:15  796775.3      0.61    2918.6       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][3]/D
    0:22:17  796864.8      0.61    2914.4       0.9 LT/dec[25].D_DUT/cons_count_reg[0]/D
    0:22:18  796923.6      0.61    2891.3       0.9 LT/dec[11].D_DUT/cons_count_reg[0]/D
    0:22:19  796991.9      0.60    2888.2       0.9 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[8]/D
    0:22:20  797061.3      0.60    2858.9       0.9 pt/u_PHY_TX/sc_Gen3[12].DUT/dc_balance/dc_balance_reg[8]/D
    0:22:22  797089.5      0.60    2855.6       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][3]/D
    0:22:23  797202.5      0.60    2853.3       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][207]/D
    0:22:24  797308.4      0.60    2851.1       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][167]/D
    0:22:25  797411.9      0.60    2849.0       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][127]/D
    0:22:25  797520.2      0.60    2846.8       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][91]/D
    0:22:26  797635.5      0.60    2844.4       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][51]/D
    0:22:27  797739.1      0.60    2842.3       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][237]/D
    0:22:28  797840.3      0.60    2840.2       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][196]/D
    0:22:29  797957.9      0.60    2837.8       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][139]/D
    0:22:30  798059.1      0.60    2835.7       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][85]/D
    0:22:31  798167.4      0.60    2833.5       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][40]/D
    0:22:32  798275.6      0.60    2831.2       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][1]/D
    0:22:33  798307.4      0.60    2828.7       0.9 LT/dec[30].D_DUT/cons_count_reg[0]/D
    0:22:34  798335.6      0.60    2817.9       0.9 pt/u_PHY_TX/TT/IB/mem_reg[7][84]/D
    0:22:35  798347.4      0.59    2816.6       0.9 pt/u_PHY_TX/sc_Gen3[18].DUT/dc_balance/dc_balance_reg[8]/D
    0:22:36  798400.4      0.59    2810.6       0.9 pt/u_PHY_TX/TT/IB/mem_reg[7][84]/D
    0:22:37  798425.1      0.59    2810.1       0.9 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:22:38  798462.7      0.59    2808.7       0.9 pt/u_PHY_TX/sc_Gen3[22].DUT/dc_balance/dc_balance_reg[7]/D
    0:22:39  798534.5      0.59    2808.0       0.9 LT/dec[11].D_DUT/cons_count_reg[1]/D
    0:22:40  798532.2      0.59    2806.8       0.9 LT/dec[13].D_DUT/cons_count_reg[0]/D
    0:22:41  798536.9      0.59    2818.3       0.9 LT/dec[29].D_DUT/cons_count_reg[1]/D
    0:22:41  798654.5      0.59    2816.1       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][31]/D
    0:22:43  798753.4      0.59    2756.0       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][3]/D
    0:22:46  798771.0      0.58    2750.7       0.9 powerDown_PIPE[1][1]     
    0:22:47  798821.6      0.57    2749.8       0.9 pt/u_PHY_TX/TT/IB/mem_reg[7][49]/D
    0:22:49  798856.9      0.57    2740.4       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][3]/D
    0:22:50  798841.6      0.57    2738.1       0.9 LT/dec[30].D_DUT/cons_count_reg[0]/D
    0:22:54  798908.7      0.57    2728.8       0.9 LT/dec[26].D_DUT/cons_count_reg[0]/D
    0:22:59  798985.2      0.57    2727.4       0.9 LT/dec[27].D_DUT/cons_count_reg[0]/D
    0:23:01  799028.7      0.57    2721.4       0.9 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:23:03  799048.7      0.56    2718.7       0.9 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[8]/D
    0:23:04  799108.7      0.56    2714.7       0.9 pt/u_PHY_TX/TT/IB/mem_reg[7][25]/D
    0:23:06  799178.2      0.56    2712.0       0.9 LT/dec[28].D_DUT/cons_count_reg[0]/D
    0:23:08  799179.3      0.56    2710.6       0.9 LT/dec[30].D_DUT/cons_count_reg[0]/D
    0:23:08  799192.3      0.56    2710.5       0.9 LT/dec[19].D_DUT/cons_count_reg[0]/D
    0:23:10  799286.4      0.56    2707.7       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][3]/D
    0:23:11  799370.0      0.56    2689.0       0.9 LT/dec[25].D_DUT/cons_count_reg[0]/D
    0:23:13  799366.4      0.56    2686.4       0.9 LT/dec[6].D_DUT/cons_count_reg[0]/D
    0:23:13  799360.6      0.55    2686.0       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:23:15  799398.2      0.55    2684.0       0.9 pt/u_PHY_TX/TT/IB/mem_reg[3][51]/D
    0:23:15  799395.9      0.55    2682.8       0.9 LT/dec[13].D_DUT/cons_count_reg[2]/D
    0:23:17  799439.4      0.55    2675.6       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:23:18  799492.3      0.55    2672.7       0.9 LT/dec[3].D_DUT/cons_count_reg[0]/D
    0:23:19  799492.3      0.55    2671.3       0.9 pt/u_PHY_TX/TT/IB/mem_reg[7][129]/D
    0:23:20  799542.9      0.55    2601.8       0.9 pt/u_PHY_TX/sc_Gen3[27].DUT/dc_balance/dc_balance_reg[8]/D
    0:23:21  799621.8      0.55    2592.9       0.9 pt/u_PHY_TX/sc_Gen3[18].DUT/dc_balance/dc_balance_reg[8]/D
    0:23:23  799677.1      0.54    2590.1       0.9 LT/dec[23].D_DUT/cons_count_reg[0]/D
    0:23:24  799705.3      0.54    2580.7       0.9 powerDown_PIPE[20][1]    
    0:23:25  799833.6      0.54    2576.2       0.9 pt/u_PHY_TX/sc_Gen3[21].DUT/dc_balance/dc_balance_reg[8]/D
    0:23:26  799927.7      0.54    2570.3       0.9 LT/dec[15].D_DUT/cons_count_reg[0]/D
    0:23:27  799948.9      0.54    2567.9       0.9 pt/u_PHY_TX/sc_Gen3[18].DUT/dc_balance/dc_balance_reg[8]/D
    0:23:28  800050.1      0.53    2557.6       0.9 pt/u_PHY_TX/sc_Gen3[3].DUT/dc_balance/dc_balance_reg[8]/D
    0:23:30  800126.6      0.53    2542.5       0.9 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[8]/D
    0:23:31  800152.5      0.53    2538.3       0.9 pt/u_PHY_TX/sc_Gen3[16].DUT/dc_balance/dc_balance_reg[8]/D
    0:23:32  800203.1      0.53    2537.7       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][95]/D
    0:23:33  800252.5      0.53    2537.1       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][215]/D
    0:23:34  800301.9      0.53    2536.5       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][169]/D
    0:23:34  800351.3      0.53    2536.0       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][3]/D
    0:23:36  800407.8      0.53    2556.0       0.9 pt/u_PHY_TX/sc_Gen3[9].DUT/dc_balance/dc_balance_reg[8]/D
    0:23:38  800436.1      0.53    2549.6       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:23:39  800424.3      0.53    2541.8       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:23:42  800452.5      0.53    2540.7       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:23:43  800465.5      0.53    2516.1       0.9 powerDown_PIPE[26][1]    
    0:23:45  800498.4      0.52    2486.4       0.9 pt/u_PHY_TX/sc_Gen3[25].DUT/dc_balance/dc_balance_reg[8]/D
    0:23:47  800529.0      0.52    2484.4       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:23:49  800585.5      0.52    2464.0       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:23:52  800605.5      0.52    2443.4       0.9 pt/u_PHY_TX/sc_Gen3[15].DUT/dc_balance/dc_balance_reg[8]/D
    0:23:54  800653.7      0.51    2428.1       0.9 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/zeros_flag_reg[8]/D
    0:23:56  800759.7      0.51    2414.8       0.9 pt/u_PHY_TX/sc_Gen3[15].DUT/dc_balance/dc_balance_reg[8]/D
    0:23:59  800838.5      0.51    2411.7       0.9 pt/u_PHY_TX/sc_Gen3[23].DUT/dc_balance/dc_balance_reg[8]/D
    0:24:01  800827.9      0.51    2396.1       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:24:04  800903.2      0.50    2389.2       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:24:06  800915.0      0.50    2380.9       0.9 LT/dec[15].D_DUT/cons_count_reg[0]/D
    0:24:09  800946.7      0.50    2379.0       0.9 pt/u_PHY_TX/sc_Gen3[2].DUT/dc_balance/dc_balance_reg[8]/D
    0:24:11  800926.7      0.50    2362.1       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:24:15  801016.2      0.50    2340.2       0.9 pt/u_PHY_TX/sc_Gen3[1].DUT/dc_balance/dc_balance_reg[8]/D
    0:24:17  800998.5      0.49    2335.6       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:24:19  801099.7      0.49    2330.5       0.9 pt/u_PHY_TX/sc_Gen3[7].DUT/dc_balance/dc_balance_reg[8]/D
    0:24:21  801166.8      0.49    2320.9       0.9 pt/u_PHY_TX/sc_Gen3[3].DUT/dc_balance/dc_balance_reg[8]/D
    0:24:23  801210.3      0.49    2312.3       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:24:24  801244.5      0.49    2309.2       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:24:28  801322.1      0.49    2302.8       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:24:30  801371.5      0.49    2296.0       0.9 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[8]/D
    0:24:32  801412.7      0.48    2285.9       0.9 pt/u_PHY_TX/sc_Gen3[12].DUT/dc_balance/dc_balance_reg[8]/D
    0:24:35  801478.6      0.48    2271.4       0.9 pt/u_PHY_TX/sc_Gen3[15].DUT/dc_balance/dc_balance_reg[7]/D
    0:24:38  801499.8      0.48    2263.4       0.9 pt/u_PHY_TX/sc_Gen3[30].DUT/dc_balance/dc_balance_reg[8]/D
    0:24:40  801513.9      0.48    2261.5       0.9 LT/dec[15].D_DUT/cons_count_reg[0]/D
    0:24:42  801521.0      0.48    2259.5       0.9 pt/u_PHY_TX/sc_Gen3[7].DUT/dc_balance/dc_balance_reg[8]/D
    0:24:45  801610.4      0.48    2253.8       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:24:48  801619.8      0.48    2245.7       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:24:52  801649.2      0.48    2242.3       0.9 pt/u_PHY_TX/sc_Gen3[9].DUT/dc_balance/dc_balance_reg[8]/D
    0:24:54  801662.2      0.48    2237.1       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:24:55  801665.7      0.47    2236.5       0.9 pt/u_PHY_TX/sc_Gen3[15].DUT/dc_balance/dc_balance_reg[8]/D
    0:24:56  801685.7      0.47    2233.2       0.9 pt/u_PHY_TX/sc_Gen3[20].DUT/dc_balance/dc_balance_reg[8]/D
    0:24:58  801711.6      0.47    2227.6       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:24:59  801714.0      0.47    2227.4       0.9 pt/u_PHY_TX/sc_Gen3[16].DUT/dc_balance/dc_balance_reg[8]/D
    0:25:01  801806.9      0.47    2218.1       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:25:02  801864.6      0.47    2206.0       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:25:04  801878.7      0.47    2200.7       0.9 LT/dec[15].D_DUT/cons_count_reg[0]/D
    0:25:05  801944.6      0.47    2192.1       0.9 LT/dec[15].D_DUT/cons_count_reg[0]/D
    0:25:07  802049.3      0.46    2181.9       0.9 pt/u_PHY_TX/sc_Gen3[14].DUT/dc_balance/dc_balance_reg[7]/D
    0:25:10  802142.3      0.46    2180.3       0.9 pt/u_PHY_TX/sc_Gen3[28].DUT/dc_balance/dc_balance_reg[7]/D
    0:25:11  802202.3      0.46    2157.4       0.9 powerDown_PIPE[27][1]    
    0:25:14  802222.3      0.46    2146.3       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:25:18  802295.2      0.45    2134.3       0.9 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[7]/D
    0:25:20  802387.0      0.45    2126.5       0.9 pt/u_PHY_TX/sc_Gen3[29].DUT/dc_balance/dc_balance_reg[8]/D
    0:25:21  802472.9      0.45    2116.8       0.9 pt/u_PHY_TX/sc_Gen3[30].DUT/dc_balance/dc_balance_reg[8]/D
    0:25:24  802580.0      0.45    2107.4       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:25:28  802688.3      0.45    2098.9       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:25:30  802723.6      0.45    2095.0       0.9 LT/dec[15].D_DUT/cons_count_reg[0]/D
    0:25:32  802717.7      0.45    2092.2       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:25:33  802731.8      0.44    2090.4       0.9 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[7]/D
    0:25:35  802780.0      0.44    2082.3       0.9 pt/u_PHY_TX/sc_Gen3[8].DUT/dc_balance/dc_balance_reg[7]/D
    0:25:38  802930.7      0.44    2065.7       0.9 pt/u_PHY_TX/sc_Gen3[8].DUT/dc_balance/dc_balance_reg[8]/D
    0:25:41  802980.1      0.44    2051.7       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:25:43  803031.9      0.44    2047.6       0.9 pt/u_PHY_TX/sc_Gen3[28].DUT/dc_balance/dc_balance_reg[8]/D
    0:25:45  803060.1      0.44    2046.7       0.9 pt/u_PHY_TX/sc_Gen3[7].DUT/dc_balance/zeros_flag_reg[8]/D
    0:25:48  803106.0      0.44    2045.4       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:25:50  803127.2      0.44    2037.5       0.9 pt/u_PHY_TX/sc_Gen3[8].DUT/dc_balance/dc_balance_reg[7]/D
    0:25:52  803282.5      0.43    2028.9       0.9 LT/dec[29].D_DUT/cons_count_reg[1]/D
    0:25:56  803354.3      0.43    2022.9       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:25:57  803401.3      0.43    2021.5       0.9 LT/dec[27].D_DUT/cons_count_reg[0]/D
    0:25:58  803447.2      0.43    2014.0       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:26:02  803460.2      0.43    2011.5       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:26:06  803521.4      0.43    2006.6       1.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:26:10  803589.6      0.43    1998.2       1.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:26:10  803633.2      0.43    1997.3       1.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][65]/D
    0:26:13  803859.1      0.43    1988.3       1.1 pt/u_PHY_TX/sc_Gen3[26].DUT/dc_balance/dc_balance_reg[8]/D
    0:26:16  803928.5      0.42    1977.2       0.9 pt/u_PHY_TX/sc_Gen3[3].DUT/dc_balance/zeros_flag_reg[8]/D
    0:26:19  803989.7      0.42    1967.8       0.9 LT/dec[17].D_DUT/cons_count_reg[1]/D
    0:26:20  804002.6      0.42    1953.6       0.9 TxElecIdle_PIPE[2]       
    0:26:24  804049.7      0.42    1946.1       0.9 LT/dec[17].D_DUT/cons_count_reg[1]/D
    0:26:26  804112.1      0.42    1939.8       0.9 TxElecIdle_PIPE[8]       
    0:26:27  804120.3      0.42    1937.8       0.9 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][136]/D
    0:26:29  804175.6      0.41    1926.4       0.9 pt/u_PHY_TX/sc_Gen3[8].DUT/dc_balance/dc_balance_reg[8]/D
    0:26:31  804210.9      0.41    1921.4       2.0 LT/dec[12].D_DUT/cons_count_reg[1]/D
    0:26:32  804245.0      0.41    1918.9       2.0 LT/dec[2].D_DUT/cons_count_reg[1]/D
    0:26:35  804362.7      0.41    1914.4       2.0 LT/dec[17].D_DUT/cons_count_reg[2]/D
    0:26:36  804420.4      0.41    1912.0       2.0 LT/dec[26].D_DUT/cons_count_reg[0]/D
    0:26:37  804419.2      0.41    1910.8       2.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][220]/D
    0:26:38  804446.3      0.41    1910.3       2.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][220]/D
    0:26:40  804460.4      0.41    1907.3       2.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][220]/D
    0:26:41  804523.9      0.40    1905.0       2.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][220]/D
    0:26:42  804585.1      0.40    1896.1       2.0 pt/u_PHY_TX/TT/IB/mem_reg[5][187]/D
    0:26:42  804631.0      0.40    1889.4       2.0 pt/u_PHY_TX/TT/IB/mem_reg[5][181]/D
    0:26:43  804672.2      0.40    1883.1       2.0 pt/u_PHY_TX/TT/IB/mem_reg[5][96]/D
    0:26:46  804687.5      0.40    1879.1       2.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][220]/D
    0:26:47  804713.4      0.40    1878.1       2.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][203]/D
    0:26:48  804920.5      0.40    1876.4       2.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][140]/D
    0:26:49  805007.5      0.40    1861.8       2.0 pt/u_PHY_TX/sc_Gen3[28].DUT/dc_balance/dc_balance_reg[8]/D
    0:26:50  805035.8      0.40    1849.5       2.0 pt/u_PHY_TX/TT/IB/mem_reg[0][272]/D
    0:26:51  805057.0      0.40    1847.4       2.1 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:26:53  805120.5      0.40    1798.2       2.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][272]/D
    0:26:55  805146.4      0.40    1754.2       2.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][138]/D
    0:26:57  805160.5      0.40    1749.5       2.1 pt/u_PHY_TX/sc_Gen3[2].DUT/dc_balance/zeros_flag_reg[8]/D
    0:26:59  805202.9      0.39    1743.3       2.1 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[8]/D
    0:27:01  805359.4      0.39    1736.3       2.1 LT/dec[14].D_DUT/cons_count_reg[1]/D
    0:27:03  805453.5      0.39    1730.9       2.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][175]/D
    0:27:04  805512.3      0.39    1721.8       2.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][209]/D
    0:27:05  805619.4      0.39    1719.9       2.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][137]/D
    0:27:06  805724.1      0.39    1718.0       2.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][43]/D
    0:27:07  805826.5      0.39    1716.1       2.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][201]/D
    0:27:07  805936.0      0.39    1714.1       2.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][120]/D
    0:27:08  806033.6      0.39    1712.2       2.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][29]/D
    0:27:10  806106.6      0.39    1705.7       2.2 LT/dec[14].D_DUT/cons_count_reg[1]/D
    0:27:11  805986.6      0.39    1703.8       2.2 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][59]/D
    0:27:12  806126.6      0.38    1698.1       2.2 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][146]/D
    0:27:13  806261.9      0.38    1695.4       2.2 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][96]/D
    0:27:14  806397.2      0.38    1692.6       2.2 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][43]/D
    0:27:15  806532.5      0.38    1689.9       2.2 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][88]/D
    0:27:16  806667.9      0.38    1687.1       2.2 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][211]/D
    0:27:17  806803.2      0.38    1684.3       2.2 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][139]/D
    0:27:18  806938.5      0.38    1681.6       2.2 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][94]/D
    0:27:19  807073.8      0.38    1678.8       2.2 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][40]/D
    0:27:20  807209.1      0.38    1676.1       2.2 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][3]/D
    0:27:21  807283.3      0.38    1668.2       2.2 LT/dec[12].D_DUT/cons_count_reg[1]/D
    0:27:22  807335.1      0.38    1665.6       2.2 pt/u_PHY_TX/TT/IB/mem_reg[2][24]/D
    0:27:22  807372.7      0.38    1659.3       2.2 pt/u_PHY_TX/TT/IB/mem_reg[2][144]/D
    0:27:23  807418.6      0.38    1652.2       2.2 pt/u_PHY_TX/TT/IB/mem_reg[2][104]/D
    0:27:24  807501.0      0.38    1645.3       2.2 pt/u_PHY_TX/sc_Gen3[23].DUT/dc_balance/dc_balance_reg[8]/D
    0:27:25  807518.6      0.38    1638.2       2.2 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:27:27  807584.5      0.38    1634.9       2.2 pt/u_PHY_TX/sc_Gen3[21].DUT/dc_balance/dc_balance_reg[8]/D
    0:27:28  807635.1      0.38    1624.6       2.2 pt/u_PHY_TX/TT/IB/mem_reg[7][25]/D
    0:27:29  807669.2      0.37    1623.5       2.2 pt/u_PHY_TX/sc_Gen3[19].DUT/dc_balance/dc_balance_reg[8]/D
    0:27:30  807710.4      0.37    1611.3       2.2 pt/u_PHY_TX/sc_Gen3[21].DUT/dc_balance/dc_balance_reg[8]/D
    0:27:31  807752.8      0.37    1607.3       2.2 LT/dec[19].D_DUT/cons_count_reg[0]/D
    0:27:32  807863.4      0.37    1605.0       2.2 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:27:33  807890.5      0.37    1602.8       2.2 LT/dec[15].D_DUT/cons_count_reg[3]/D
    0:27:34  807961.1      0.37    1598.8       2.2 LT/dec[12].D_DUT/cons_count_reg[1]/D
    0:27:35  808051.7      0.37    1597.1       2.2 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][16]/D
    0:27:36  808145.8      0.37    1595.1       2.2 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][230]/D
    0:27:37  808230.5      0.37    1591.6       2.2 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][11]/D
    0:27:38  808330.5      0.37    1589.5       2.2 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][41]/D
    0:27:39  808360.0      0.37    1588.7       2.2 LT/dec[28].D_DUT/cons_count_reg[0]/D
    0:27:40  808468.2      0.37    1602.6       2.2 LT/dec[6].D_DUT/cons_count_reg[0]/D
    0:27:42  808563.5      0.37    1590.1       2.2 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:27:45  808570.6      0.37    1584.1       2.2 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:27:48  808602.4      0.36    1576.7       2.2 pt/u_PHY_TX/TT/IB/mem_reg[6][258]/D
    0:27:51  808587.1      0.36    1551.7       2.2 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:27:53  808594.1      0.36    1547.2       2.2 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:27:54  808612.9      0.36    1535.6       2.2 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:27:55  808616.5      0.36    1521.3       2.2 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:27:58  808700.0      0.35    1505.3       2.3 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:28:00  808748.3      0.35    1498.7       2.3 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:28:04  808751.8      0.35    1479.3       2.3 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:28:08  808760.0      0.35    1464.0       2.3 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:28:11  808780.0      0.34    1453.9       2.3 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:28:12  808827.1      0.34    1452.5       2.3 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:28:14  808845.9      0.34    1445.6       2.3 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:28:18  808843.6      0.34    1430.8       2.3 TxElecIdle_PIPE[21]      
    0:28:20  808930.7      0.34    1422.0       2.4 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:28:21  808937.7      0.34    1421.9       2.4 TxElecIdle_PIPE[12]      
    0:28:26  808960.1      0.34    1410.6       2.4 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:28:28  808982.4      0.33    1405.1       2.4 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:28:30  809014.2      0.33    1396.2       2.4 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:28:37  809090.7      0.33    1374.7       2.4 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:28:38  809093.0      0.33    1372.5       2.4 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:28:40  809094.2      0.33    1371.2       2.4 LT/dec[26].D_DUT/cons_count_reg[0]/D
    0:28:41  809101.3      0.33    1371.1       2.4 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:28:42  809063.6      0.33    1346.1       2.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][269]/D
    0:28:44  809064.8      0.33    1335.9       2.4 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:28:45  809106.0      0.33    1335.6       2.4 LT/dec[17].D_DUT/cons_count_reg[0]/D
    0:28:47  809101.3      0.32    1337.0       2.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][239]/D
    0:28:49  809126.0      0.32    1331.9       2.4 TxElecIdle_PIPE[23]      
    0:28:50  809131.9      0.32    1328.2       2.4 LT/dec[28].D_DUT/cons_count_reg[0]/D
    0:28:51  809133.0      0.32    1303.0       2.4 LT/dec[0].D_DUT/cons_count_reg[0]/D
    0:28:52  809221.3      0.32    1301.2       2.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][96]/D
    0:28:53  809344.9      0.32    1298.6       2.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[3][49]/D
    0:28:54  809375.4      0.32    1303.8       2.4 LT/dec[0].D_DUT/cons_count_reg[0]/D
    0:28:56  809384.9      0.32    1294.5       2.4 LT/dec[3].D_DUT/cons_count_reg[1]/D
    0:28:59  809467.2      0.31    1285.4       2.4 pt/u_PHY_TX/TT/IB/mem_reg[6][263]/D
    0:29:01  809554.3      0.31    1277.4       2.4 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:29:02  809595.5      0.31    1266.5       2.4 powerDown_PIPE[18][1]    
    0:29:03  809639.0      0.31    1265.6       2.4 LT/dec[19].D_DUT/cons_count_reg[0]/D
    0:29:03  809650.8      0.31    1262.7       2.4 LT/dec[12].D_DUT/cons_count_reg[1]/D
    0:29:05  809687.3      0.31    1256.4       2.4 LT/dec[26].D_DUT/cons_count_reg[1]/D
    0:29:06  809703.7      0.31    1256.1       2.5 LT/dec[13].D_DUT/cons_count_reg[0]/D
    0:29:08  809682.6      0.31    1254.2       2.5 pt/u_PHY_TX/TT/IB/mem_reg[4][160]/D
    0:29:09  809681.4      0.31    1252.4       2.5 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:29:10  809777.9      0.31    1237.4       3.4 pt/u_PHY_TX/TT/IB/mem_reg[4][160]/D
    0:29:12  809763.8      0.31    1219.8       3.4 LT/dec[21].D_DUT/cons_count_reg[0]/D
    0:29:15  809755.5      0.30    1214.7       3.4 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:29:19  809809.7      0.30    1196.6       3.4 LT/dec[8].D_DUT/OS_match_reg/D
    0:29:21  809840.2      0.30    1187.3       3.4 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:29:23  809834.4      0.30    1185.6       3.4 LT/dec[8].D_DUT/OS_match_reg/D
    0:29:26  809840.2      0.29    1171.0       3.4 LT/dec[8].D_DUT/OS_match_reg/D
    0:29:28  809832.0      0.29    1160.8       3.4 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:29:29  809869.7      0.29    1157.3       3.4 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:29:34  809955.6      0.29    1137.7       3.4 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:29:37  809970.9      0.29    1130.0       3.4 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:29:39  810006.2      0.28    1040.2       3.4 LT/dec[8].D_DUT/OS_match_reg/D
    0:29:41  810039.1      0.27    1022.0       3.4 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:29:43  810080.3      0.27    1008.2       3.4 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:29:49  810093.2      0.26     975.7       3.4 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:29:52  810123.8      0.25     963.7       3.4 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:29:56  810174.4      0.25     939.3       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][2]/D
    0:29:57  810190.9      0.25     936.6       3.4 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:30:00  810023.8      0.24     936.1       3.4 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:30:01  810017.9      0.24     930.3       3.4 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:30:02  810027.3      0.24     929.5       3.4 pt/u_PHY_TX/TT/IB/mem_reg[2][120]/D
    0:30:02  810027.3      0.24     924.5       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][3]/D
    0:30:04  810019.1      0.24     904.9       3.4 LT/dec[14].D_DUT/cons_count_reg[0]/D
    0:30:04  810020.3      0.24     904.0       3.4 LT/dec[1].D_DUT/cons_count_reg[0]/D
    0:30:05  810068.5      0.24     915.9       3.4 pt/u_PHY_TX/TT/IB/mem_reg[1][248]/D
    0:30:05  810114.4      0.24     908.2       3.4 pt/u_PHY_TX/TT/IB/mem_reg[1][176]/D
    0:30:06  810160.3      0.24     900.4       3.4 pt/u_PHY_TX/TT/IB/mem_reg[1][96]/D
    0:30:06  810167.4      0.24     900.4       3.4 pt/u_PHY_TX/TT/IB/mem_reg[4][160]/D
    0:30:08  810233.3      0.24     869.1       3.4 LT/dec[27].D_DUT/cons_count_reg[0]/D
    0:30:09  810273.3      0.23     862.7       3.4 LT/dec[27].D_DUT/cons_count_reg[0]/D
    0:30:11  810288.6      0.23     854.1       3.4 LT/dec[22].D_DUT/cons_count_reg[1]/D
    0:30:12  810276.8      0.23     852.8       3.4 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:30:12  810280.3      0.23     852.8       3.4 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:30:13  810292.1      0.23     852.2       3.4 LT/dec[9].D_DUT/cons_count_reg[0]/D
    0:30:14  810263.9      0.23     849.3       3.4 pt/u_PHY_TX/TT/IB/mem_reg[1][72]/D
    0:30:16  810267.4      0.22     843.7       3.4 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:30:17  810281.5      0.22     842.0       3.4 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:30:18  810270.9      0.22     835.9       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][151]/D
    0:30:19  810370.9      0.22     833.9       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][247]/D
    0:30:21  810367.4      0.22     826.6       3.4 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:30:21  810378.0      0.22     826.3       3.4 LT/dec[26].D_DUT/cons_count_reg[0]/D
    0:30:22  810388.6      0.22     825.1       3.4 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:30:23  810394.5      0.22     824.1       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][3]/D
    0:30:24  810400.4      0.21     823.1       3.4 LT/dec[30].D_DUT/cons_count_reg[1]/D
    0:30:25  810421.5      0.21     821.5       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][68]/D
    0:30:27  810436.8      0.21     816.2       3.4 LT/dec[13].D_DUT/cons_count_reg[0]/D
    0:30:29  810453.3      0.21     801.2       3.4 LT/dec[15].D_DUT/cons_count_reg[0]/D
    0:30:34  810516.8      0.21     755.4       3.4 pt/u_PHY_RX/genblk1.RT/PF/FB/Filter_Buff_Data_reg[64]/D
    0:30:38  810526.3      0.21     746.3       3.4 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:30:40  810526.3      0.20     744.9       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][68]/D
    0:30:42  810567.4      0.20     741.4       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][206]/D
    0:30:42  810614.5      0.20     740.5       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][43]/D
    0:30:43  810661.6      0.20     739.6       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][36]/D
    0:30:44  810708.7      0.20     738.7       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][155]/D
    0:30:46  810752.2      0.19     723.2       3.4 LT/dec[29].D_DUT/cons_count_reg[0]/D
    0:30:48  810751.0      0.19     702.7       3.4 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:30:49  810789.8      0.19     695.0       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][179]/D
    0:30:50  810796.9      0.19     694.3       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][211]/D
    0:30:51  810729.8      0.19     694.1       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][37]/D
    0:30:52  810701.6      0.19     694.1       3.4 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:30:54  810714.5      0.19     673.2       3.4 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:30:55  810718.1      0.19     674.5       3.4 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:30:58  810747.5      0.18     645.4       3.4 LT/dec[18].D_DUT/cons_count_reg[2]/D
    0:31:01  810754.5      0.18     642.2       3.4 LT/dec[18].D_DUT/cons_count_reg[2]/D
    0:31:02  810813.4      0.18     638.3       3.4 LT/dec[18].D_DUT/cons_count_reg[2]/D
    0:31:06  810836.9      0.18     633.3       3.4 LT/dec[18].D_DUT/cons_count_reg[2]/D
    0:31:08  810875.7      0.18     629.4       3.4 pt/u_PHY_TX/sc_Gen3[29].DUT/dc_balance/dc_balance_reg[8]/D
    0:31:10  810884.0      0.18     625.8       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][250]/D
    0:31:10  810892.2      0.17     624.6       3.4 LT/dec[11].D_DUT/cons_count_reg[0]/D
    0:31:12  810900.5      0.17     614.8       3.4 pt/u_PHY_TX/TT/IB/mem_reg[6][40]/D
    0:31:12  810895.7      0.17     614.5       3.4 pt/u_PHY_TX/sc_Gen3[28].DUT/dc_balance/dc_balance_reg[8]/D
    0:31:14  810968.7      0.17     614.0       3.4 pt/u_PHY_TX/sc_Gen3[28].DUT/dc_balance/dc_balance_reg[8]/D
    0:31:16  810965.2      0.17     581.1       3.4 pt/u_PHY_TX/sc_Gen3[28].DUT/dc_balance/dc_balance_reg[8]/D
    0:31:18  811005.2      0.17     577.8       3.4 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:31:18  811040.5      0.17     577.3       3.4 LT/dec[15].D_DUT/cons_count_reg[1]/D
    0:31:21  811078.1      0.17     576.6       3.4 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[7]/D
    0:31:23  811102.8      0.17     565.8       3.4 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:31:24  811102.8      0.17     543.0       3.4 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:31:26  811082.8      0.16     537.7       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[4][250]/D
    0:31:29  811102.8      0.16     521.2       3.4 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:31:31  811097.0      0.16     519.0       3.4 LT/dec[25].D_DUT/cons_count_reg[0]/D
    0:31:36  811100.5      0.16     510.7       3.4 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:31:37  811140.5      0.15     507.6       3.4 pt/u_PHY_TX/sc_Gen3[28].DUT/dc_balance/dc_balance_reg[8]/D
    0:31:39  811142.9      0.15     505.7       3.4 pt/u_PHY_TX/sc_Gen3[28].DUT/dc_balance/dc_balance_reg[8]/D
    0:31:41  811139.3      0.15     495.8       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][254]/D
    0:31:44  811133.4      0.15     482.2       3.4 pt/u_PHY_TX/sc_Gen3[11].DUT/dc_balance/dc_balance_reg[8]/D
    0:31:47  811151.1      0.15     478.2       3.4 LT/dec[27].D_DUT/cons_count_reg[0]/D
    0:31:48  811174.6      0.15     473.9       3.4 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:31:49  811204.0      0.14     464.1       3.4 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][254]/D
    0:31:50  811192.3      0.14     461.2       3.4 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:31:52  811233.5      0.14     459.7       3.4 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:31:56  811225.2      0.14     445.3       3.4 LT/dec[1].D_DUT/cons_count_reg[0]/D
    0:31:57  811321.7      0.14     442.2       3.4 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:31:58  811324.1      0.14     436.0       3.4 pt/u_PHY_TX/sc_Gen3[28].DUT/dc_balance/dc_balance_reg[8]/D
    0:32:01  811371.1      0.14     425.9       3.4 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:32:04  811427.6      0.13     412.3       3.0 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:32:06  811495.9      0.13     407.2       3.0 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:32:08  811475.9      0.13     397.6       3.0 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:32:10  811498.2      0.13     394.1       3.0 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:32:10  811506.5      0.13     394.0       3.0 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:32:12  811534.7      0.13     391.8       3.0 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:32:14  811557.1      0.13     373.7       3.0 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:32:16  811578.2      0.13     372.6       3.0 LT/dec[1].D_DUT/cons_count_reg[0]/D
    0:32:18  811597.1      0.13     369.8       3.0 TxElecIdle_PIPE[11]      
    0:32:19  811610.0      0.13     369.7       3.0 powerDown_PIPE[5][1]     
    0:32:20  811650.0      0.13     368.4       3.0 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:32:23  811664.1      0.12     366.2       3.0 powerDown_PIPE[1][1]     
    0:32:26  811719.4      0.12     361.7       3.0 powerDown_PIPE[2][1]     
    0:32:27  811718.3      0.12     360.8       3.0 TxElecIdle_PIPE[18]      
    0:32:29  811737.1      0.12     359.2       3.1 powerDown_PIPE[19][1]    
    0:32:30  811774.7      0.12     354.3       3.5 LT/dec[11].D_DUT/cons_count_reg[0]/D
    0:32:31  811794.7      0.12     353.3       3.5 LT/dec[1].D_DUT/cons_count_reg[0]/D
    0:32:33  811831.2      0.12     350.8       3.5 LT/dec[27].D_DUT/cons_count_reg[1]/D
    0:32:35  811843.0      0.12     300.7       3.5 LT/dec[7].D_DUT/cons_count_reg[1]/D
    0:32:40  811840.6      0.11     299.4       3.5 LT/dec[27].D_DUT/cons_count_reg[1]/D
    0:32:42  811913.6      0.11     294.9       3.5 LT/dec[1].D_DUT/cons_count_reg[0]/D
    0:32:42  811921.8      0.11     292.9       3.5 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:32:43  811927.7      0.11     291.4       3.5 LT/dec[12].D_DUT/cons_count_reg[1]/D
    0:32:44  811974.8      0.11     289.4       3.5 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:32:46  811968.9      0.11     280.1       3.5 LT/dec[4].D_DUT/cons_count_reg[1]/D
    0:32:47  811980.7      0.11     279.5       3.6 LT/dec[24].D_DUT/cons_count_reg[0]/D
    0:32:48  812020.7      0.11     277.7       3.6 LT/dec[15].D_DUT/cons_count_reg[0]/D
    0:32:50  812044.2      0.11     277.2       3.6 LT/dec[27].D_DUT/cons_count_reg[0]/D
    0:32:53  812026.6      0.11     275.1       3.6 LT/dec[27].D_DUT/cons_count_reg[0]/D
    0:32:56  812047.7      0.10     270.8       3.6 LT/dec[6].D_DUT/cons_count_reg[0]/D
    0:32:58  812067.7      0.10     268.3       3.6 LT/dec[1].D_DUT/cons_count_reg[0]/D
    0:32:59  812106.6      0.10     248.0       3.6 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][18]/D
    0:33:02  812160.7      0.10     246.8       3.6 LT/dec[19].D_DUT/cons_count_reg[1]/D
    0:33:04  812200.7      0.10     244.7       3.6 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[0][68]/D
    0:33:06  812213.7      0.10     244.2       3.6 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][24]/D
    0:33:07  812260.7      0.10     243.3       3.6 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][214]/D
    0:33:08  812307.8      0.10     242.4       3.6 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][54]/D
    0:33:08  812354.9      0.10     241.6       3.6 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[6][162]/D
    0:33:10  812393.7      0.10     234.5       3.6 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[5][274]/D
    0:33:14  812443.1      0.10     234.1       3.6 LT/dec[15].D_DUT/cons_count_reg[0]/D
    0:33:16  812434.9      0.10     233.7       3.6 LT/dec[15].D_DUT/cons_count_reg[1]/D
    0:33:17  812441.9      0.10     233.1       3.6 LT/dec[2].D_DUT/cons_count_reg[0]/D
    0:33:18  812458.4      0.10     232.6       3.6 LT/dec[27].D_DUT/cons_count_reg[0]/D
    0:33:19  812505.5      0.09     231.4       3.6 LT/dec[10].D_DUT/cons_count_reg[0]/D
    0:33:20  812512.5      0.09     231.1       3.6 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:33:22  812552.5      0.09     229.7       3.6 LT/dec[15].D_DUT/cons_count_reg[1]/D
    0:33:23  812569.0      0.09     228.9       3.6 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:33:24  812585.5      0.09     228.1       3.6 LT/dec[27].D_DUT/cons_count_reg[0]/D
    0:33:26  812583.1      0.09     227.8       3.6 LT/dec[27].D_DUT/cons_count_reg[0]/D
    0:33:26  812574.9      0.09     225.9       3.6 LT/dec[14].D_DUT/cons_count_reg[0]/D
    0:33:28  812594.9      0.09     223.7       3.6 LT/dec[2].D_DUT/cons_count_reg[0]/D
    0:33:29  812654.9      0.09     227.1       3.6 TxElecIdle_PIPE[15]      
    0:33:30  812666.7      0.09     225.2       3.5 TxElecIdle_PIPE[5]       
    0:33:32  812651.4      0.09     217.5       3.5 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][183]/D
    0:33:34  812656.1      0.09     215.1       3.5 LT/dec[17].D_DUT/cons_count_reg[1]/D
    0:33:35  812484.3      0.09     211.9       3.5 LT/dec[17].D_DUT/cons_count_reg[1]/D
    0:33:36  812510.2      0.09     203.2       3.5 LT/dec[13].D_DUT/cons_count_reg[1]/D
    0:33:37  812562.0      0.09     203.1       3.5 LT/dec[17].D_DUT/cons_count_reg[1]/D
    0:33:39  812569.0      0.09     198.0       3.5 pt/u_PHY_TX/sc_Gen3[21].DUT/dc_balance/dc_balance_reg[8]/D
    0:33:41  812571.4      0.08     196.8       3.6 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:33:42  812573.7      0.08     211.9       3.6 LT/dec[27].D_DUT/cons_count_reg[0]/D
    0:33:43  812551.4      0.08     196.1       3.6 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:33:44  812558.4      0.08     195.6       3.6 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:33:45  812558.4      0.08     194.8       3.6 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:33:48  812591.4      0.08     175.7       3.6 LT/dec[19].D_DUT/cons_count_reg[0]/D
    0:33:49  812598.4      0.08     175.5       3.6 LT/dec[27].D_DUT/cons_count_reg[0]/D
    0:33:50  812634.9      0.08     170.3       3.6 powerDown_PIPE[13][1]    
    0:33:52  812673.7      0.08     169.7       3.6 LT/dec[27].D_DUT/cons_count_reg[0]/D
    0:33:53  812702.0      0.08     168.8       3.6 TxElecIdle_PIPE[15]      
    0:33:53  812712.6      0.08     168.5       3.6 powerDown_PIPE[0][1]     
    0:33:55  812753.8      0.08     168.1       3.6 pt/u_PHY_TX/sc_Gen3[21].DUT/dc_balance/ones_flag_reg[8]/D
    0:33:55  812791.4      0.08     165.2       3.6 pt/u_PHY_TX/TT/IB/mem_reg[4][184]/D
    0:33:56  812812.6      0.08     160.0       3.6 pt/u_PHY_TX/TT/IB/mem_reg[4][224]/D
    0:33:57  812864.4      0.08     160.2       3.6 pt/u_PHY_TX/sc_Gen3[24].DUT/dc_balance/dc_balance_reg[8]/D
    0:33:58  812910.3      0.08     159.3       3.6 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:33:58  812953.8      0.08     161.6       3.6 LT/dec[24].D_DUT/cons_count_reg[0]/D
    0:33:59  812987.9      0.07     161.3       3.6 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:33:59  813012.6      0.07     161.1       3.6 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:34:00  813030.3      0.07     160.9       3.6 LT/dec[30].D_DUT/cons_count_reg[0]/D
    0:34:00  813082.1      0.07     160.7       3.6 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:34:01  813089.1      0.07     158.3       3.6 pt/u_PHY_TX/sc_Gen3[27].DUT/dc_balance/zeros_flag_reg[8]/D
    0:34:02  813091.5      0.07     154.9       3.6 pt/u_PHY_TX/sc_Gen3[28].DUT/dc_balance/dc_balance_reg[8]/D
    0:34:02  813186.8      0.07     154.6       3.6 powerDown_PIPE[22][1]    
    0:34:02  813195.0      0.07     154.5       3.6 LT/dec[17].D_DUT/cons_count_reg[1]/D
    0:34:03  813243.3      0.07     150.4       3.6 LT/dec[13].D_DUT/cons_count_reg[3]/D
    0:34:04  813268.0      0.07     132.2       3.6 LT/dec[11].D_DUT/cons_count_reg[0]/D
    0:34:05  813272.7      0.07     132.1       3.6 LT/dec[24].D_DUT/cons_count_reg[0]/D
    0:34:06  813304.5      0.07     131.8       3.6 powerDown_PIPE[14][1]    
    0:34:07  813313.9      0.07     127.6       3.6 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[7]/D
    0:34:09  813352.7      0.07     126.3       3.6 LT/dec[21].D_DUT/cons_count_reg[1]/D
    0:34:10  813365.6      0.07     111.3       3.6 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][183]/D
    0:34:10  813380.9      0.07     111.2       3.6 pt/u_PHY_TX/sc_Gen3[23].DUT/dc_balance/zeros_flag_reg[8]/D
    0:34:11  813425.7      0.07     109.4       3.6 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:34:13  813450.4      0.07     109.0       3.6 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:34:16  813456.2      0.06     107.5       3.6 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:34:16  813452.7      0.06     107.3       3.6 powerDown_PIPE[8][1]     
    0:34:17  813445.7      0.06     106.2       3.6 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:34:20  813442.1      0.06     105.7       3.6 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:34:21  813444.5      0.06     105.6       3.6 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:34:21  813411.5      0.06     105.3       3.6 LT/dec[19].D_DUT/cons_count_reg[3]/D
    0:34:23  813423.3      0.06     103.9       3.6 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:34:24  813432.7      0.06     103.1       3.5 TxElecIdle_PIPE[8]       
    0:34:26  813446.8      0.06      97.1       3.5 powerDown_PIPE[7][1]     
    0:34:27  813448.0      0.06      96.9       3.5 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:34:30  813432.7      0.06      96.0       3.5 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:34:31  813462.1      0.06      95.7       3.5 TxElecIdle_PIPE[15]      
    0:34:32  813435.1      0.06      95.3       3.5 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:34:33  813433.9      0.06      95.4       3.5 LT/dec[18].D_DUT/pad_link_flag_reg/D
    0:34:34  813491.5      0.06      95.1       3.5 powerDown_PIPE[5][1]     
    0:34:35  813515.1      0.06      94.9       3.5 LT/dec[18].D_DUT/pad_link_flag_reg/D
    0:34:37  813516.3      0.06      94.7       3.5 LT/dec[18].D_DUT/pad_link_flag_reg/D
    0:34:37  813522.1      0.06      94.5       3.5 LT/dec[12].D_DUT/cons_count_reg[3]/D
    0:34:38  813570.4      0.06      95.4       3.5 LT/dec[26].D_DUT/cons_count_reg[1]/D
    0:34:40  813603.3      0.06      89.1       3.5 LT/dec[18].D_DUT/pad_link_flag_reg/D
    0:34:42  813670.4      0.06      88.2       3.5 powerDown_PIPE[14][1]    
    0:34:43  813759.8      0.06      87.0       3.5 LT/dec[12].D_DUT/cons_count_reg[3]/D
    0:34:45  813809.3      0.05      84.7       3.5 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:34:45  813834.0      0.05      84.5       4.5 LT/dec[12].D_DUT/cons_count_reg[3]/D
    0:34:45  813842.2      0.05      84.5       4.5 LT/dec[2].D_DUT/cons_count_reg[0]/D
    0:34:46  813844.6      0.05      84.3       4.5 LT/dec[17].D_DUT/cons_count_reg[1]/D
    0:34:47  813855.1      0.05      83.3       4.5 pt/u_PHY_TX/sc_Gen3[30].DUT/dc_balance/zeros_flag_reg[8]/D
    0:34:48  813825.7      0.05      82.9       4.5 powerDown_PIPE[26][1]    
    0:34:50  813818.7      0.05      80.7       4.5 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:34:53  813841.0      0.05      78.4       4.5 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:34:54  813841.0      0.05      78.3       4.5 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:34:55  813846.9      0.05      76.8       4.5 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:34:57  813855.1      0.05      75.6       4.5 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:00  813866.9      0.05      71.2       4.5 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:01  813875.2      0.05      71.2       4.5 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:35:05  813891.6      0.05      67.4       4.5 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:09  813958.7      0.05      64.8       4.5 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:11  813978.7      0.04      61.7       4.5 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:35:14  814035.2      0.04      57.7       4.5 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:17  814068.1      0.04      57.2       4.5 pt/u_PHY_TX/sc_Gen3[26].DUT/dc_balance/zeros_flag_reg[7]/D
    0:35:19  814081.1      0.04      54.9       4.5 pt/u_PHY_TX/sc_Gen3[22].DUT/dc_balance/dc_balance_reg[8]/D
    0:35:21  814083.4      0.04      51.8       4.5 pt/u_PHY_TX/sc_Gen3[6].DUT/dc_balance/dc_balance_reg[8]/D
    0:35:24  814098.7      0.04      49.9       4.5 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:25  814097.5      0.04      49.4       4.5 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:28  814099.9      0.04      47.0       4.5 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:29  814121.1      0.04      45.6       5.0 LT/dec[20].D_DUT/cons_count_reg[1]/D
    0:35:32  814171.7      0.04      43.1       5.0 pt/u_PHY_TX/sc_Gen3[7].DUT/dc_balance/dc_balance_reg[8]/D
    0:35:34  814181.1      0.04      41.8       5.0 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:35  814185.8      0.04      36.4       5.0 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:36  814198.7      0.03      35.8       5.0 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[7]/D
    0:35:39  814195.2      0.03      33.6       5.0 pt/u_PHY_TX/sc_Gen3[25].DUT/dc_balance/zeros_flag_reg[8]/D
    0:35:40  814227.0      0.03      31.3       5.0 TxElecIdle_PIPE[12]      
    0:35:42  814218.7      0.03      26.7       5.0 LT/dec[26].D_DUT/cons_count_reg[1]/D
    0:35:43  814210.5      0.03      22.7       5.0 LT/dec[29].D_DUT/cons_count_reg[0]/D
    0:35:44  814238.8      0.03      21.0       5.0 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:46  814217.6      0.02      19.6       5.0 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[7]/D
    0:35:47  814224.6      0.02      19.5       5.0 powerDown_PIPE[25][1]    
    0:35:48  814252.9      0.02      19.2       5.0 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:48  814258.8      0.02      19.0       5.0 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:50  814224.6      0.02      17.7       5.0 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:51  814242.3      0.02      16.5       5.0 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:35:54  814282.3      0.02      15.6       4.9 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:35:55  814292.9      0.02      15.5       4.9 TxElecIdle_PIPE[13]      
    0:35:56  814282.3      0.02      15.0       4.9 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:35:58  814342.3      0.02      13.7       5.4 TxElecIdle_PIPE[15]      
    0:35:59  814364.7      0.02      12.6       5.4 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[7]/D
    0:36:02  814411.7      0.02      10.4       5.8 powerDown_PIPE[22][1]    
    0:36:03  814443.5      0.02      10.3       5.8 powerDown_PIPE[21][1]    
    0:36:06  814469.4      0.02       9.5       5.8 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:36:08  814480.0      0.01       8.2       5.8 pt/u_PHY_TX/sc_Gen3[8].DUT/dc_balance/dc_balance_reg[8]/D
    0:36:09  814482.3      0.01       8.1       5.8 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:36:11  814490.6      0.01       7.8       5.8 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:36:12  814514.1      0.01       7.7       5.8 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:36:13  814525.9      0.01       6.9       5.6 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:36:14  814532.9      0.01       6.8       5.4 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:36:17  814535.3      0.01       6.1       5.3 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:36:19  814564.7      0.01       5.4       5.3 LT/dec[12].D_DUT/cons_count_reg[0]/D
    0:36:20  814562.3      0.01       5.3       5.1 TxElecIdle_PIPE[2]       
    0:36:21  814575.3      0.01       4.9       5.1 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:36:23  814584.7      0.01       4.7       5.1 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:36:24  814570.6      0.01       4.5       5.1 LT/dec[1].D_DUT/cons_count_reg[0]/D
    0:36:25  814569.4      0.01       4.4       5.1 pt/u_PHY_TX/sc_Gen3[8].DUT/dc_balance/dc_balance_reg[8]/D
    0:36:27  814571.8      0.01       2.5       5.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][4]/D
    0:36:29  814576.5      0.01       2.5       5.1 LT/dec[14].D_DUT/cons_count_reg[1]/D
    0:36:30  814572.9      0.00       0.5       5.1 LT/dec[6].D_DUT/cons_count_reg[1]/D
    0:36:30  814583.5      0.00       0.3       5.1 powerDown_PIPE[13][1]    
    0:36:31  814583.5      0.00       0.1       5.1 pt/u_PHY_TX/sc_Gen3[21].DUT/dc_balance/dc_balance_reg[8]/D
    0:36:33  814576.5      0.00       0.0       5.1 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[7][198]/D
    0:36:33  814581.2      0.00       0.0       5.1 LT/dec[27].D_DUT/cons_count_reg[1]/D
    0:36:33  814581.2      0.00       0.0       5.1                          
    0:36:42  813521.0      0.00       0.0       5.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:36:43  813521.0      0.00       0.0       5.1                          
    0:36:46  813429.2      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:36:46  813429.2      0.00       0.0       0.0                          
    0:36:47  813429.2      0.00       0.0       0.0                          
    0:37:08  806171.3      0.14      76.5       0.0                          
    0:37:15  803834.4      0.19     101.5       0.0                          
    0:37:20  803084.8      0.19      96.5       0.0                          
    0:37:22  802636.5      0.19      92.9       0.0                          
    0:37:24  802384.7      0.19     100.8       0.0                          
    0:37:26  802177.6      0.19     138.7       0.0                          
    0:37:28  802017.5      0.19     140.4       0.0                          
    0:37:30  801901.1      0.19     163.9       0.0                          
    0:37:30  801808.1      0.19     166.2       0.0                          
    0:37:32  801726.9      0.19     168.8       0.0                          
    0:37:33  801649.2      0.19     171.4       0.0                          
    0:37:34  801576.3      0.19     174.1       0.0                          
    0:37:36  801508.0      0.19     176.9       0.0                          
    0:37:37  801449.2      0.19     255.7       0.0                          
    0:37:37  801395.1      0.19     266.2       0.0                          
    0:37:38  801356.2      0.19     266.7       0.0                          
    0:37:38  801356.2      0.19     266.7       0.0                          
    0:37:44  801430.4      0.10     145.6       0.0 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:37:47  801477.4      0.09     117.2       0.0 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:37:49  801475.1      0.09     110.3       0.0 LT/dec[18].D_DUT/cons_count_reg[1]/D
    0:37:52  801476.3      0.08     103.4       0.0 LT/dec[20].D_DUT/cons_count_reg[0]/D
    0:37:54  801596.3      0.08      99.5       0.0 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:37:56  801616.3      0.07      95.6       0.0 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:37:58  801621.0      0.07      91.7       0.0 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:38:00  801644.5      0.07      87.0       0.0 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:38:02  801683.4      0.07      84.4       0.0 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:38:09  801762.2      0.06      73.3       0.0 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:38:11  801785.7      0.06      74.6       0.0 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:38:13  801797.5      0.06      69.1       0.0 pt/u_PHY_TX/sc_Gen3[22].DUT/dc_balance/zeros_flag_reg[8]/D
    0:38:15  801824.6      0.06      63.3       0.0 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:38:17  801861.0      0.06      62.2       0.0 pt/u_PHY_TX/sc_Gen3[17].DUT/dc_balance/zeros_flag_reg[8]/D
    0:38:18  801894.0      0.05      61.6       0.0 LT/dec[30].D_DUT/cons_count_reg[0]/D
    0:38:19  801895.2      0.05      60.4       0.0 LT/dec[10].D_DUT/cons_count_reg[0]/D
    0:38:21  801925.8      0.05      59.6       0.0 LT/dec[10].D_DUT/cons_count_reg[0]/D
    0:38:24  801963.4      0.04      52.3       0.0 LT/dec[29].D_DUT/cons_count_reg[0]/D
    0:38:25  801976.4      0.04      48.9       0.0 pt/u_PHY_TX/sc_Gen3[22].DUT/dc_balance/zeros_flag_reg[8]/D
    0:38:28  802025.8      0.04      50.9       0.0 pt/u_PHY_TX/sc_Gen3[22].DUT/dc_balance/zeros_flag_reg[8]/D
    0:38:29  802055.2      0.04      50.8       0.0 pt/u_PHY_TX/sc_Gen3[21].DUT/dc_balance/dc_balance_reg[8]/D
    0:38:31  802065.8      0.04      47.7       0.0 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:38:34  802096.4      0.04      35.3       0.0 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:38:35  802135.2      0.03      33.9       0.0 LT/dec[3].D_DUT/cons_count_reg[3]/D
    0:38:37  802156.4      0.03      33.2       0.0 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:38:39  802212.9      0.03      30.4       0.0 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[7]/D
    0:38:41  802239.9      0.03      28.2       0.0                          
    0:38:43  802264.7      0.02      23.4       0.0                          
    0:38:45  802272.9      0.02      22.5       0.0                          
    0:38:49  802304.7      0.02      17.9       0.0                          
    0:38:51  802337.6      0.02      16.6       0.0                          
    0:38:55  802411.7      0.02      13.5       0.0                          
    0:38:58  802436.5      0.02      10.3       0.0                          
    0:38:59  802483.5      0.01       9.1       0.0                          
    0:39:03  802512.9      0.01       7.9       0.0                          
    0:39:04  802543.5      0.01       6.8       0.0                          
    0:39:05  802564.7      0.01       6.3       0.0                          
    0:39:07  802603.5      0.01       5.5       0.0                          
    0:39:08  802638.8      0.01       5.2       0.0                          
    0:39:10  802660.0      0.01       4.7       0.0                          
    0:39:13  802633.0      0.01       2.7       0.0                          
    0:39:14  802641.2      0.01       2.3       0.0                          
    0:39:17  802689.4      0.01       1.4       0.0                          
    0:39:19  802693.0      0.00       1.1       0.0                          
    0:39:21  802688.3      0.00       0.8       0.0                          
    0:39:22  802688.3      0.00       0.8       0.0                          
    0:39:24  802693.0      0.00       0.7       0.0                          
    0:39:24  802729.4      0.00       0.7       0.0                          
    0:39:27  802731.8      0.00       0.6       0.0                          
    0:39:35  793088.7      0.83    1102.0       0.0                          
    0:39:38  790291.7      0.81    1107.8       0.0                          
    0:39:39  789637.5      0.81    1200.0       0.0                          
    0:39:40  789609.2      0.81    1199.9       0.0                          
    0:39:40  789609.2      0.81    1199.9       0.0                          
    0:39:40  789609.2      0.81    1199.9       0.0                          
    0:39:40  789609.2      0.81    1199.9       0.0                          
    0:39:40  789609.2      0.81    1199.9       0.0                          
    0:39:42  790042.3      0.46    1147.0       0.0 pt/u_PHY_TX/sc_Gen3[27].DUT/dc_balance/zeros_flag_reg[8]/D
    0:39:44  790329.4      0.43    1139.5       0.0 pt/u_PHY_TX/sc_Gen3[7].DUT/dc_balance/dc_balance_reg[8]/D
    0:39:46  790484.7      0.38    1122.1       0.0 pt/u_PHY_TX/sc_Gen3[5].DUT/dc_balance/dc_balance_reg[8]/D
    0:39:49  790657.7      0.35    1087.9       0.0 pt/u_PHY_TX/sc_Gen3[21].DUT/dc_balance/dc_balance_reg[8]/D
    0:39:52  790836.5      0.34    1071.1       0.0 pt/u_PHY_TX/sc_Gen3[21].DUT/dc_balance/dc_balance_reg[8]/D
    0:39:55  790954.2      0.30     961.1       0.0 pt/u_PHY_TX/sc_Gen3[9].DUT/dc_balance/ones_flag_reg[8]/D
    0:39:57  791095.4      0.28     890.9       0.0 pt/u_PHY_TX/sc_Gen3[16].DUT/dc_balance/dc_balance_reg[8]/D
    0:40:00  791149.5      0.24     697.8       0.0 pt/u_PHY_RX/genblk1.RT/PF/FB/Filter_Buff_Data_reg[66]/D
    0:40:06  792021.5      0.22     617.1       0.0 pt/u_PHY_TX/sc_Gen3[6].DUT/dc_balance/dc_balance_reg[8]/D
    0:40:13  792316.8      0.18     502.1       0.0 pt/u_PHY_TX/sc_Gen3[6].DUT/dc_balance/dc_balance_reg[8]/D
    0:40:17  792403.9      0.17     419.7       0.0 pt/u_PHY_TX/sc_Gen3[6].DUT/dc_balance/dc_balance_reg[8]/D
    0:40:22  792702.8      0.13     279.1       0.0 pt/u_PHY_TX/sc_Gen3[29].DUT/dc_balance/zeros_flag_reg[8]/D
    0:40:28  792921.7      0.12     245.0       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][4]/D
    0:40:31  793064.0      0.11     226.6       0.0 LT/dec[0].D_DUT/cons_count_reg[0]/D
    0:40:34  793177.0      0.10     200.0       0.0 pt/u_PHY_TX/sc_Gen3[14].DUT/dc_balance/ones_flag_reg[8]/D
    0:40:35  793248.8      0.10     196.9       0.0 pt/u_PHY_TX/sc_Gen3[6].DUT/dc_balance/dc_balance_reg[8]/D
    0:40:42  793367.6      0.08     166.7       0.0 pt/u_PHY_TX/sc_Gen3[31].DUT/dc_balance/dc_balance_reg[8]/D
    0:40:48  793502.9      0.08     116.7       0.0 pt/u_PHY_TX/sc_Gen3[25].DUT/dc_balance/dc_balance_reg[8]/D
    0:40:51  793535.9      0.07     112.3       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][19]/D
    0:40:54  793574.7      0.07      97.6       0.0 pt/u_PHY_TX/sc_Gen3[21].DUT/dc_balance/dc_balance_reg[8]/D
    0:40:59  793665.3      0.06      85.0       0.0 LT/dec[24].D_DUT/cons_count_reg[1]/D
    0:41:02  793723.0      0.05      72.4       0.0 pt/u_PHY_TX/sc_Gen3[6].DUT/dc_balance/dc_balance_reg[8]/D
    0:41:08  793872.4      0.05      58.6       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[2][190]/D
    0:41:10  793910.1      0.05      50.9       0.0 powerDown_PIPE[1][1]     
    0:41:12  793984.2      0.04      45.9       0.0 LT/dec[8].D_DUT/cons_count_reg[0]/D
    0:41:14  794034.8      0.04      44.2       0.0 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[7]/D
    0:41:18  794079.5      0.04      38.1       0.0 pt/u_PHY_TX/sc_Gen3[10].DUT/dc_balance/dc_balance_reg[7]/D
    0:41:20  794141.9      0.04      32.3       0.0 pt/u_PHY_TX/sc_Gen3[5].DUT/dc_balance/dc_balance_reg[8]/D
    0:41:25  794193.7      0.03      27.4       0.0 pt/u_PHY_TX/sc_Gen3[3].DUT/dc_balance/dc_balance_reg[8]/D
    0:41:26  794220.7      0.03      26.1       0.0 LT/dec[31].D_DUT/cons_count_reg[0]/D
    0:41:30  794299.6      0.03      25.4       0.0 pt/u_PHY_RX/genblk1.RT/RB/mem_reg[1][184]/D
    0:41:39  794712.6      0.03      24.7       0.0                          
    0:41:41  794736.1      0.03      23.7       0.0                          
    0:41:42  794739.7      0.02      22.5       0.0                          
    0:41:43  794802.0      0.02      20.9       0.0                          
    0:41:45  794815.0      0.02      20.1       0.0                          
    0:41:48  794842.0      0.02      18.7       0.0                          
    0:41:50  794846.7      0.02      16.2       0.0                          
    0:41:52  794852.6      0.02      15.5       0.0                          
    0:41:53  794871.4      0.02      15.2       0.0                          
    0:41:56  794886.7      0.02      13.3       0.0                          
    0:41:57  794886.7      0.02      13.2       0.0                          
    0:42:00  794892.6      0.01      11.0       0.0                          
    0:42:02  794890.3      0.01      10.5       0.0                          
    0:42:04  794880.9      0.01       9.8       0.0                          
    0:42:06  794953.8      0.01       8.1       0.0                          
    0:42:07  794975.0      0.01       7.3       0.0                          
    0:42:08  795109.1      0.01       6.7       0.0                          
    0:42:11  795266.8      0.01       5.4       0.0                          
    0:42:12  795272.7      0.01       4.7       0.0                          
    0:42:12  795282.1      0.01       4.5       0.0                          
    0:42:15  795308.0      0.01       3.9       0.0                          
    0:42:16  795315.1      0.01       3.5       0.0                          
    0:42:17  795323.3      0.01       3.1       0.0 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:42:18  795325.7      0.01       2.9       0.0 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:42:22  795329.2      0.00       0.5       0.0 LT/dec[18].D_DUT/cons_count_reg[0]/D
    0:42:26  795350.4      0.00       0.0       0.0 LT/dec[1].D_DUT/cons_count_reg[0]/D
    0:42:28  795366.8      0.00       0.0       0.0 LT/dec[16].D_DUT/cons_count_reg[0]/D
    0:42:31  796480.0      0.00       0.0       0.0                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'PL_TOP' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'pt/u_PHY_RX/DUT/genblk1.sc_Gen3[1].descrambler/net13393': 1472 load(s), 1 driver(s)
     Net 'pt/u_PHY_TX/TT/TF/FRAMING_GEN_3/CTR/CLK': 10185 load(s), 1 driver(s)
     Net 'pt/u_PHY_TX/TT/TF/FRAMING_GEN_3/CTR/Hard_RST_L': 7817 load(s), 1 driver(s)
1
##################### Close Formality Setup file ###########################
set_svf -off
1
#############################################################################
# Write out files
#############################################################################
write_file -format ddc -hierarchy -output netlists/$top_module.ddc
Writing ddc file 'netlists/PL_TOP.ddc'.
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/RX_PCIE/Syn/netlists/PL_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 8 nets to module Gen3_Top_00000008_0000000b_00000004_00000005_32_00000004_00000004_00000002_00000010 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 22 nets to module Packet_Filter_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 18 nets to module RX_TOP_BUFFER_DEPTH8_ADDR_WIDTH3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 35 nets to module LTSSM_TOP_5_256_32_3_00000004_00000008 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 127 nets to module PL_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/RX_PCIE/Syn/sdf/PL_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'PL_TOP' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min -max_paths 20 > reports/hold.rpt
report_timing -delay_type max -max_paths 20 > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
report_constraint -all_violators -nosplit > reports/constraints.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 