{
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "NextPClogicTest",
        "NextPClogicTest"
    ],
    "MlibObjs": {},
    "PrevCompiledModules": {},
    "CurCompileUdps": {},
    "NameTable": {
        "NextPClogicTest": [
            "NextPClogicTest",
            "RwtTU",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "CompileProcesses": [
        "cgproc.23185.json"
    ],
    "stat": {
        "ru_self_cgstart": {
            "ru_nivcsw": 31,
            "ru_nvcsw": 214,
            "ru_utime_sec": 0.046221999999999999,
            "ru_maxrss_kb": 53128,
            "ru_stime_sec": 0.035471999999999997,
            "ru_minflt": 13093,
            "ru_majflt": 0
        },
        "ru_childs_cgstart": {
            "ru_nivcsw": 0,
            "ru_nvcsw": 0,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_majflt": 0
        },
        "Frontend(%)": 74.407598197037998,
        "nMops": 1016,
        "totalObjSize": 118416,
        "nQuads": 386,
        "ru_self_end": {
            "ru_nivcsw": 41,
            "ru_nvcsw": 299,
            "ru_utime_sec": 0.062120000000000002,
            "ru_maxrss_kb": 60716,
            "ru_stime_sec": 0.049486000000000002,
            "ru_minflt": 15282,
            "ru_majflt": 0
        },
        "mopSpeed": 63907.409737073838,
        "ru_childs_end": {
            "ru_nivcsw": 0,
            "ru_nvcsw": 0,
            "ru_utime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_majflt": 0
        },
        "CodeGen(%)": 25.592401802962012,
        "quadSpeed": 24279.783620581202,
        "outputSizePerQuad": 306.0,
        "mop/quad": 2.6321243523316062
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 90214
    },
    "Misc": {
        "default_output_dir": "csrc",
        "daidir": "simv.daidir",
        "cwd": "/home/ugrads/d/delrod19/ecen350/git/Lab08/p3",
        "csrc": "csrc",
        "csrc_abs": "/home/ugrads/d/delrod19/ecen350/git/Lab08/p3/csrc",
        "daidir_abs": "/home/ugrads/d/delrod19/ecen350/git/Lab08/p3/simv.daidir",
        "archive_dir": "archive.0"
    },
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful",
    "PEModules": []
}