
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version O-2018.06-SP1 for linux64 - Jul 19, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#date   2017.07.10
source -e -v ../dc_scripts/dc_setup.tcl
#synopsys setup file
set company "Department of microelectronics, Xupt"
Department of microelectronics, Xupt
set technology "28 nm HLP UMC"
28 nm HLP UMC
# /apps/EDAs/synopsys/syn/libraries/syn
set search_path " .                  /tools/synopsys/syn_O-2018.06syn/libraries/syn                  /home/demo/arm/umc/l28hlp/io/58.56.25.242_D_G-9LT-LOGIC_MIXED_MODE28N-HLP_UM028GIOHP25MVSRFS-LIBRARY_TAPE_OUT_KIT-Ver.B07_PB/UM028GIOHP25MVSRFS_B07_TAPEOUTKIT/synopsys                                   /home/demo/arm/umc/l28hlp/sc12mc_base_rvt_c35/UM17LB001-FX-00001-r0p0-01eac0/db-ccs-tn                   $search_path "
 .                  /tools/synopsys/syn_O-2018.06syn/libraries/syn                  /home/demo/arm/umc/l28hlp/io/58.56.25.242_D_G-9LT-LOGIC_MIXED_MODE28N-HLP_UM028GIOHP25MVSRFS-LIBRARY_TAPE_OUT_KIT-Ver.B07_PB/UM028GIOHP25MVSRFS_B07_TAPEOUTKIT/synopsys                                   /home/demo/arm/umc/l28hlp/sc12mc_base_rvt_c35/UM17LB001-FX-00001-r0p0-01eac0/db-ccs-tn                   . /home/synopsys/syn/O-2018.06-SP1/libraries/syn /home/synopsys/syn/O-2018.06-SP1/minpower/syn /home/synopsys/syn/O-2018.06-SP1/dw/syn_ver /home/synopsys/syn/O-2018.06-SP1/dw/sim_ver 
set target_library "sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn"
sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn
set synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
#set IO_DIGITAL_library "u028giohp25mvsrfs_225c125_wc.db"
set IO_DIGITAL_library "u028giohp25mvsrfs_225c-40_wc.db"
u028giohp25mvsrfs_225c-40_wc.db
set link_library " *                    $target_library                    $synthetic_library                    $IO_DIGITAL_library "
 *                    sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn                    dw_foundation.sldb                    u028giohp25mvsrfs_225c-40_wc.db 
#set cache_write "./cache_data/"
#set cache_read "$cache_write"
define_design_lib DEFAULT -path analyzed
1
alias h history
history keep 100
100
set verilogout_no_tri true
true
define_name_rules BORG -allowed {A-Za-z0-9}                        -first_restricted "-"                        -last_restricted "-"                        -max_length 30
1
set sh_output_log_file   "output.log"
output.log
output.log
set TOP_LEVEL             top
top
set SRC_FILE              ../dc_scripts/read_src.tcl
../dc_scripts/read_src.tcl
set CONSTRAINT_FILE       ../dc_scripts/constraints.tcl
../dc_scripts/constraints.tcl
set TIMING_CHECK_RPT      ../rpt/$TOP_LEVEL\_timing_check.rpt
../rpt/top_timing_check.rpt
set PORT_RPT              ../rpt/$TOP_LEVEL\_port.rpt
../rpt/top_port.rpt
set FLATTEN               false
false
set STRUCTURE             true
true
set MODULE_COMPILER       true
true
set AREA_CONSTRAINT       0
0
set WLM                   segmented
segmented
set CRITICAL_RANGE        0.5
0.5
set NETLIST_DDC           ../netlist/$TOP_LEVEL.ddc
../netlist/top.ddc
set NETLIST_V             ../netlist/$TOP_LEVEL.v
../netlist/top.v
set SDC                   ../sdc/$TOP_LEVEL.sdc
../sdc/top.sdc
set SDF                   ../netlist/$TOP_LEVEL.sdf
../netlist/top.sdf
set CONSTRAINT_VIOLATION  ../rpt/$TOP_LEVEL\_vio.rpt
../rpt/top_vio.rpt
set TIMING_RPT            ../rpt/$TOP_LEVEL\_timing.rpt
../rpt/top_timing.rpt
set TIMING_RPT_MIN            ../rpt/$TOP_LEVEL\_hold_timing.rpt
../rpt/top_hold_timing.rpt
set TIMING_RPT_NUM        10
10
set AREA_RPT              ../rpt/$TOP_LEVEL\_area.rpt
../rpt/top_area.rpt
set POWER_RPT             ../rpt/$TOP_LEVEL\_power.rpt
../rpt/top_power.rpt
set_host_options -max_cores 8
1
source -e -v $SRC_FILE
#module:  (15 files)
#.synopsys_dc.setup
set all_src " 
        ALU.v	/  
        control.v  	/
        ins_mem.v  	/
        mem_file.v  	/
        register_file.v /  
        top.v		/
        top_tb.sv	

               "
 
        ALU.v	/  
        control.v  	/
        ins_mem.v  	/
        mem_file.v  	/
        register_file.v /  
        top.v		/
        top_tb.sv	

               
set src_path "../src/"
../src/
foreach src $all_src {
    analyze -format verilog -lib WORK $src_path$src
    regexp {(\w+)\.v} $src_path$src String MODULE_NAME
    elaborate $MODULE_NAME -arch "verilog" -lib WORK -update
}
Running PRESTO HDLC
Compiling source file ../src/ALU.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/dw_foundation.sldb'
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/gtech.db'
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Running PRESTO HDLC
Warning:  ../src/ALU.v:12: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 11 in file
	'../src/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'ALU'.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../src//
Presto compilation completed successfully.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Running PRESTO HDLC
Warning:  ../src/ALU.v:12: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 11 in file
	'../src/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Warning: Overwriting design file '/home/ICer/vcs_class/DC_file/work/ALU.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'ALU'.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../src/control.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'control'.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../src//
Presto compilation completed successfully.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Running PRESTO HDLC
Presto compilation completed successfully.
Warning: Overwriting design file '/home/ICer/vcs_class/DC_file/work/control.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'control'.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Running PRESTO HDLC
Compiling source file ../src/ins_mem.v
Warning:  ../src/ins_mem.v:12: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Error: Can't find the architecture 'ins_mem(verilog)' in the library 'WORK'
Running PRESTO HDLC
Compiling source file ../src//
Presto compilation completed successfully.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Error: Can't find the architecture 'ins_mem(verilog)' in the library 'WORK'
Running PRESTO HDLC
Compiling source file ../src/mem_file.v
Warning:  ../src/mem_file.v:14: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Error: Can't find the architecture 'mem_file(verilog)' in the library 'WORK'
Running PRESTO HDLC
Compiling source file ../src//
Presto compilation completed successfully.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Error: Can't find the architecture 'mem_file(verilog)' in the library 'WORK'
Running PRESTO HDLC
Compiling source file ../src/register_file.v
Warning:  ../src/register_file.v:21: The statements in initial blocks are ignored. (VER-281)
Presto compilation completed successfully.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Running PRESTO HDLC
Error:  ../src/register_file.v:30: Cannot test variable 'rst' because it was not in the event expression or with wrong polarity. (ELAB-300)
Error:  ../src/register_file.v:35: Cannot test variable 'reg_write' because it was not in the event expression or with wrong polarity. (ELAB-300)
*** Presto compilation terminated with 2 errors. ***
Running PRESTO HDLC
Compiling source file ../src//
Presto compilation completed successfully.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Running PRESTO HDLC
Error:  ../src/register_file.v:30: Cannot test variable 'rst' because it was not in the event expression or with wrong polarity. (ELAB-300)
Error:  ../src/register_file.v:35: Cannot test variable 'reg_write' because it was not in the event expression or with wrong polarity. (ELAB-300)
*** Presto compilation terminated with 2 errors. ***
Running PRESTO HDLC
Compiling source file ../src/top.v
Presto compilation completed successfully.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Running PRESTO HDLC

Inferred memory devices in process
	in routine top line 42 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PC_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 84 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      IF_ID_reg      | Flip-flop |  113  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 143 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ID_EX_reg      | Flip-flop |  159  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 216 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EX_MEN_reg      | Flip-flop |  122  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 252 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pause_0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     pause_1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 275 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     MEM_WB_reg      | Flip-flop |  38   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top'.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Information: Building the design 'InstructionMemory'. (HDL-193)
Statistics for MUX_OPs
==========================================================
|   block name/line    | Inputs | Outputs | # sel inputs |
==========================================================
| InstructionMemory/44 |   32   |    1    |      5       |
==========================================================
Presto compilation completed successfully.
Error: Width mismatch on port 'Address' of reference to 'InstructionMemory' in 'top'. (LINK-3)
Error: Width mismatch on port 'sign' of reference to 'control' in 'top'. (LINK-3)
Information: Building the design 'register_file'. (HDL-193)
Error:  ../src/register_file.v:30: Cannot test variable 'rst' because it was not in the event expression or with wrong polarity. (ELAB-300)
Error:  ../src/register_file.v:35: Cannot test variable 'reg_write' because it was not in the event expression or with wrong polarity. (ELAB-300)
*** Presto compilation terminated with 2 errors. ***
Information: Building the design 'register_file'. (HDL-193)
Information: Building the design 'ImmediateExtender'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALUControl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Memory'. (HDL-193)

Inferred memory devices in process
	in routine Memory line 20 in file
		'../src/mem_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dout_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Memory line 25 in file
		'../src/mem_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    Memory/21     |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully.
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Running PRESTO HDLC
Compiling source file ../src//
Presto compilation completed successfully.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Running PRESTO HDLC

Inferred memory devices in process
	in routine top line 42 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PC_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 84 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      IF_ID_reg      | Flip-flop |  113  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 143 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ID_EX_reg      | Flip-flop |  159  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 216 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EX_MEN_reg      | Flip-flop |  122  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 252 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pause_0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     pause_1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 275 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     MEM_WB_reg      | Flip-flop |  38   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/home/ICer/vcs_class/DC_file/work/top.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'top'.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Error: Width mismatch on port 'Address' of reference to 'InstructionMemory' in 'top'. (LINK-3)
Error: Width mismatch on port 'sign' of reference to 'control' in 'top'. (LINK-3)
Information: Building the design 'register_file'. (HDL-193)
Error:  ../src/register_file.v:30: Cannot test variable 'rst' because it was not in the event expression or with wrong polarity. (ELAB-300)
Error:  ../src/register_file.v:35: Cannot test variable 'reg_write' because it was not in the event expression or with wrong polarity. (ELAB-300)
*** Presto compilation terminated with 2 errors. ***
Information: Building the design 'register_file'. (HDL-193)
Information: Building the design 'ImmediateExtender'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALUControl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU'. (HDL-193)
Warning:  ../src/ALU.v:12: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 11 in file
	'../src/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Memory'. (HDL-193)

Inferred memory devices in process
	in routine Memory line 20 in file
		'../src/mem_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dout_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Memory line 25 in file
		'../src/mem_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    Memory/21     |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully.
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Running PRESTO HDLC
Compiling source file ../src/top_tb.sv
Error:  Unable to open file `../src/top_tb.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Running PRESTO HDLC

Inferred memory devices in process
	in routine top line 42 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PC_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 84 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      IF_ID_reg      | Flip-flop |  113  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 143 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ID_EX_reg      | Flip-flop |  159  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 216 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     EX_MEN_reg      | Flip-flop |  122  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 252 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pause_0_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     pause_1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine top line 275 in file
		'../src/top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     MEM_WB_reg      | Flip-flop |  38   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Overwriting design file '/home/ICer/vcs_class/DC_file/work/top.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'top'.
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Error: Width mismatch on port 'Address' of reference to 'InstructionMemory' in 'top'. (LINK-3)
Error: Width mismatch on port 'sign' of reference to 'control' in 'top'. (LINK-3)
Information: Building the design 'register_file'. (HDL-193)
Error:  ../src/register_file.v:30: Cannot test variable 'rst' because it was not in the event expression or with wrong polarity. (ELAB-300)
Error:  ../src/register_file.v:35: Cannot test variable 'reg_write' because it was not in the event expression or with wrong polarity. (ELAB-300)
*** Presto compilation terminated with 2 errors. ***
Information: Building the design 'register_file'. (HDL-193)
Information: Building the design 'ImmediateExtender'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALUControl'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ALU'. (HDL-193)
Warning:  ../src/ALU.v:12: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 11 in file
	'../src/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Memory'. (HDL-193)

Inferred memory devices in process
	in routine Memory line 20 in file
		'../src/mem_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dout_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Memory line 25 in file
		'../src/mem_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    Memory/21     |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully.
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
set_svf $TOP_LEVEL\.svf
1
#**************************************************************
current_design $TOP_LEVEL
Current design is 'top'.
{top}
link
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (7 designs)               /home/ICer/vcs_class/DC_file/work/top.db, etc
  dw_foundation.sldb (library) /home/synopsys/syn/O-2018.06-SP1/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'Address' of reference to 'InstructionMemory' in 'top'. (LINK-3)
Warning: Unable to resolve reference 'InstructionMemory' in 'top'. (LINK-5)
Error: Width mismatch on port 'sign' of reference to 'control' in 'top'. (LINK-3)
Warning: Unable to resolve reference 'control' in 'top'. (LINK-5)
Information: Building the design 'register_file'. (HDL-193)
Error:  ../src/register_file.v:30: Cannot test variable 'rst' because it was not in the event expression or with wrong polarity. (ELAB-300)
Error:  ../src/register_file.v:35: Cannot test variable 'reg_write' because it was not in the event expression or with wrong polarity. (ELAB-300)
*** Presto compilation terminated with 2 errors. ***
Information: Building the design 'register_file'. (HDL-193)
Warning: Unable to resolve reference 'register_file' in 'top'. (LINK-5)
0
current_design $TOP_LEVEL
Current design is 'top'.
{top}
uniquify -dont_skip_empty_designs
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set set_ultra_optimization true
true
current_design $TOP_LEVEL
Current design is 'top'.
{top}
#**************************************************************
source -e -v $CONSTRAINT_FILE
#Date: 2017.07.10
#**************************************************************
create_clock -period 8 -waveform {0  4}  -name clk [get_ports "clk"]
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_clock_uncertainty 0.5  [get_clock clk]
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#*****************************************clk input *******************
set_input_delay -max 2.00 -clock clk  [remove_from_collection [all_inputs] [get_ports  "rst_n clk"]]
Warning: Can't find port 'rst_n' in design 'top'. (UID-95)
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay -min 0.00 -clock clk  [remove_from_collection [all_inputs] [get_ports  "rst_n clk"]]
Warning: Can't find port 'rst_n' in design 'top'. (UID-95)
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay -max 1.00 -clock clk [remove_from_collection [all_outputs] [get_ports "clk_new"]]
Warning: Can't find port 'clk_new' in design 'top'. (UID-95)
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_output_delay -min 0.00 -clock clk [remove_from_collection [all_outputs] [get_ports "clk_new"]]
Warning: Can't find port 'clk_new' in design 'top'. (UID-95)
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#**************************************************************
#set_clock_groups -asynchronous -group {gpio_clk} -group {clk}
#set_clock_groups -asynchronous -group {clk0 clk90 clk180 clk270}
set_ideal_network [get_ports "clk"]
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_ideal_network [get_ports "rst_n"]
Warning: Can't find port 'rst_n' in design 'top'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch_network [get_ports "clk"]
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_dont_touch_network [get_ports "rst_n"]
Warning: Can't find port 'rst_n' in design 'top'. (UID-95)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
0
set_false_path -from [get_ports "rst_n"]
Warning: Can't find port 'rst_n' in design 'top'. (UID-95)
Error: Value for list '-from' must have 1 elements. (CMD-036)
0
set_false_path -to   [get_ports "clk_new"]
Warning: Can't find port 'clk_new' in design 'top'. (UID-95)
Error: Value for list '-to' must have 1 elements. (CMD-036)
0
set verilogout_show_unconnected_pins ture
ture
set_fix_multiple_port_nets -buffer_constants -all
1
#**************************************************************
#design rule
set MAX_LOAD [load_of sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c/NAND2B_X0P5M_A12TR_C35/AN]
Error: Can't find lib_pin 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c/NAND2B_X0P5M_A12TR_C35/AN'. (UID-109)
Error: Value for list '<library_cell_pin>' must have 1 elements. (CMD-036)
0
set_drive 0 rst_n
Warning: Can't find port 'rst_n' in design 'top'. (UID-95)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
0
set_drive 0 clk
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#set_driving_cell -lib_cell SUMBFSX  -library u028giohp25mvsrfs_225c125_wc  -from_pin DO -pin PAD  [remove_from_collection [all_inputs] [get_ports "clk rst_n"]]
set_max_capacitance [expr $MAX_LOAD*100] [get_designs *]
1
set_load [expr $MAX_LOAD*15] [all_outputs] 
1
set_max_fanout 25 [current_design]
Current design is 'top'.
1
set_max_transition 0.5 [current_design]
Current design is 'top'.
1
set_max_area $AREA_CONSTRAINT
1
#**************************************************************
#dont use for some drc errors
set_dont_use { sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c/XOR2_X1M_A12TR_C35                 sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c/NAND3_X1A_A12TR_C35                sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c/XOR2_X1M_A12TR_C35                 sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c/OA211_X0P5M_A12TR_C35 }
Error: Can't find object 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c/XOR2_X1M_A12TR_C35'. (UID-109)
Error: Can't find object 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c/NAND3_X1A_A12TR_C35'. (UID-109)
Error: Can't find object 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c/XOR2_X1M_A12TR_C35'. (UID-109)
Error: Can't find object 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c/OA211_X0P5M_A12TR_C35'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
0
#**************************************************************
redirect  $TIMING_CHECK_RPT {check_timing}
redirect  $PORT_RPT {report_port -verbose}
#**************************************************************
set_flatten $FLATTEN
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_structure $STRUCTURE 
1
#**************************************************************
#Enables the Synopsys Module Compiler to generate arithmetic DesignWare parts.
set dw_prefer_mc_inside $MODULE_COMPILER
Information: Variable 'dw_prefer_mc_inside' is obsolete and is being ignored. (INFO-100)
true
#**************************************************************
set_max_area $AREA_CONSTRAINT
1
#**************************************************************
set_wire_load_mode $WLM
1
group_path -name OUTPUTS -to [all_outputs]
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
group_path -name INPUTS -from [all_inputs]
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#**************************************************************
#specifying the critical range to improve more paths#
set_critical_range $CRITICAL_RANGE [get_designs *]
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#**************************************************************
#inserts extra logic into the design to ensure that there are no /
# feedthroughs, or that there are no two output ports connected to the same net at any level of hierarchy#
set_fix_multiple_port_nets -buffer_constants -all
1
#**************************************************************
compile_ultra -timing_high_effort_script -no_autoungroup
Warning: Can't read link_library file 'sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn'. (UID-3)
Warning: Can't read link_library file 'u028giohp25mvsrfs_225c-40_wc.db'. (UID-3)
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -timing_high_effort_script option is ignored.  (OPT-1342)
Information: Performing power optimization. (PWR-850)
Error: Could not read the following target libraries:
sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn 
 (UIO-3)
Error: Could not read the following target libraries:
sc12mc_l28hlp_base_rvt_c35_ss_typical_max_0p945v_m40c.db_ccs_tn 
 (UIO-3)
Error: No target library found. (OPT-1312)
0
#*************************************************************
change_names -rules verilog -hierarchy
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design ImmediateExtender, net 'extended_31' is connecting multiple ports. (UCN-1)
Warning: In the design ImmediateExtender, net 'extended[10]' is connecting multiple ports. (UCN-1)
Warning: In the design ImmediateExtender, net 'extended[9]' is connecting multiple ports. (UCN-1)
Warning: In the design ImmediateExtender, net 'extended[8]' is connecting multiple ports. (UCN-1)
Warning: In the design ImmediateExtender, net 'extended[7]' is connecting multiple ports. (UCN-1)
Warning: In the design ImmediateExtender, net 'extended[6]' is connecting multiple ports. (UCN-1)
Warning: In the design ImmediateExtender, net 'extended[5]' is connecting multiple ports. (UCN-1)
Warning: In the design ImmediateExtender, net 'extended[4]' is connecting multiple ports. (UCN-1)
Warning: In the design ImmediateExtender, net 'extended[3]' is connecting multiple ports. (UCN-1)
Warning: In the design ImmediateExtender, net 'extended[2]' is connecting multiple ports. (UCN-1)
Warning: In the design ImmediateExtender, net 'extended[1]' is connecting multiple ports. (UCN-1)
Warning: In the design ImmediateExtender, net 'extended[0]' is connecting multiple ports. (UCN-1)
Warning: In the design ALU, net 'Result[31]' is connecting multiple ports. (UCN-1)
1
write -hierarchy -format ddc -output $NETLIST_DDC
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file '../netlist/top.ddc'.
1
write -hierarchy -format verilog -output $NETLIST_V
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/ICer/vcs_class/DC_file/netlist/top.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Module ALUControl contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ALU contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module Memory contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module top contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
1
write_sdc $SDC
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
write_sdf $SDF
Warning: Design 'top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Warning: Using 'user-specified' sdf time scale of '1.000000 ns'. (WT-9)
Information: Writing timing information to file '/home/ICer/vcs_class/DC_file/netlist/top.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'top' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
set_svf off
1
report_constraints -all_violators -verbose > $CONSTRAINT_VIOLATION
report_timing -max $TIMING_RPT_NUM > $TIMING_RPT
report_timing -delay min -max_paths $TIMING_RPT_NUM -nets -tran -nosplit -input_pins > $TIMING_RPT_MIN
report_area -hierarchy > $AREA_RPT
report_power -hierarchy > $POWER_RPT
dc_shell> cd
dc_shell> 