0.7
2020.2
Jun 10 2021
20:04:57
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/sim/Processor_TB.vhd,1635378076,vhdl,,,,processor_tb,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd,1635379190,vhdl,,,,processor,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/ascii_array_to_chars.vhd,1635355722,vhdl,,,,ascii_array_to_chars,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/chars_to_ascii_array.vhd,1635355575,vhdl,,,,chars_to_ascii_array,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_A.vhd,1635378491,vhdl,,,,generate_a,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_B.vhd,1635377956,vhdl,,,,generate_b,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_UV.vhd,1635378414,vhdl,,,,generate_uv,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_e.vhd,1635378493,vhdl,,,,generate_e,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/generate_s.vhd,1635378492,vhdl,,,,generate_s,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/packages.vhd,1635377956,vhdl,E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/Processor.vhd,,,configuration_set,,,,,,,,
E:/Github_repository/COMP3601/VHDL Work/3601_project_files/std_logic_vector/source/random_generator.vhd,1635355508,vhdl,,,,random_generator,,,,,,,,
