Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct 14 15:18:43 2024
| Host         : YangZhengyu-Portable running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   146 |
|    Minimum number of control sets                        |   146 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   658 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   146 |
| >= 0 to < 4        |    75 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |    54 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             153 |          112 |
| No           | No                    | Yes                    |             246 |           95 |
| No           | Yes                   | No                     |             618 |          421 |
| Yes          | No                    | No                     |            1549 |          764 |
| Yes          | No                    | Yes                    |            1090 |          450 |
| Yes          | Yes                   | No                     |              54 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------+----------------------------------+------------------+----------------+--------------+
|        Clock Signal        |               Enable Signal              |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  vga/c2i3/inst_reg[52]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[56]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[114]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[58]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[113]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[59]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[35]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[115]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[32]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[36]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[46]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[42]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[38]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[48]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[52]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[58]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[49]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[56]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[113]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[59]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[115]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[114]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[35]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[38]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[36]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[32]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[46]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[42]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[48]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[52]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[49]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[56]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[58]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[59]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[48]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[46]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[42]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[38]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[58]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[49]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[52]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[56]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[114]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[115]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[59]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[113]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[36]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[35]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[38]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[32]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[49]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[48]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[46]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[42]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[115]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[114]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[113]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[32]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[35]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[38]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[36]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[49]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[48]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[46]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[42]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[58]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[59]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[56]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[52]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[113]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[114]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[115]/G0 |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[36]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[32]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[35]/G0  |                                          |                                  |                1 |              1 |         1.00 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/data_count[3]_i_1__0_n_0 | rst_all                          |                2 |              4 |         2.00 |
|  debug_clk                 |                                          |                                  |                2 |              4 |         2.00 |
|  CLK_GEN/CLK_OUT3          | BTN_SCAN/p_0_in                          |                                  |                2 |              5 |         2.50 |
|  CLK_GEN/CLK_OUT1          |                                          | vga/U12/v_count_reg[8]_0         |                3 |              5 |         1.67 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/next_data_count          | rst_all                          |                2 |              6 |         3.00 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/buff_0                   | DISPLAY/P2S_LED/buff[16]_i_1_n_0 |                3 |              7 |         2.33 |
|  CLK_GEN/CLK_OUT1          | vga/U12/E[0]                             |                                  |                5 |              7 |         1.40 |
|  debug_clk                 | core/reg_IF_ID/rst_all_reg               | core/reg_IF_ID/rst_all_reg_0     |                3 |              9 |         3.00 |
|  CLK_GEN/CLK_OUT3          |                                          | vga/U12/h_count[9]_i_1_n_0       |                6 |             10 |         1.67 |
|  CLK_GEN/CLK_OUT3          | vga/U12/v_count                          |                                  |                5 |             10 |         2.00 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/buff_0                   |                                  |                4 |             10 |         2.50 |
|  debug_clk                 | core/reg_IF_ID/mret_MEM_reg[0]           | rst_all                          |                3 |             10 |         3.33 |
|  CLK_GEN/CLK_OUT3          |                                          | vga/U12/rdn_reg_n_0              |                3 |             12 |         4.00 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff                     | DISPLAY/P2S_SEG/buff[64]_i_1_n_0 |                3 |             13 |         4.33 |
|  CLK_GEN/CLK_OUT1          |                                          | vga/U12/v_count_reg[8]_15        |                7 |             13 |         1.86 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff                     |                                  |                2 |             14 |         7.00 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff                     | DISPLAY/P2S_SEG/buff[63]_i_1_n_0 |                4 |             15 |         3.75 |
|  CLK_GEN/CLK_OUT4          |                                          |                                  |                5 |             17 |         3.40 |
|  CLK_GEN/CLK_OUT3          |                                          |                                  |               12 |             26 |         2.17 |
|  CLK_GEN/CLK_OUT3          |                                          | rst_all                          |               11 |             28 |         2.55 |
|  debug_clk                 | core/exp_unit/csr/CSR[0][31]_i_1_n_0     | rst_all                          |               12 |             30 |         2.50 |
|  CLK_GEN/CLK_OUT1          |                                          |                                  |               18 |             31 |         1.72 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_10[0]    | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_6[0]     | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_2[0]     | rst_all                          |               16 |             32 |         2.00 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_1[0]     | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_13[0]    | rst_all                          |               11 |             32 |         2.91 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_9[0]     | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk                 | core/exp_unit/csr/CSR[14][31]_i_1_n_0    | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk                 | core/exp_unit/csr/CSR[2][31]_i_1_n_0     | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk                 | core/exp_unit/csr/CSR[3][31]_i_1_n_0     | rst_all                          |               12 |             32 |         2.67 |
|  debug_clk                 | core/exp_unit/csr/CSR[10][31]_i_1_n_0    | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk                 | core/exp_unit/csr/CSR[15][31]_i_1_n_0    | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk                 | core/exp_unit/csr/CSR[11][31]_i_1_n_0    | rst_all                          |                7 |             32 |         4.57 |
|  debug_clk                 | core/exp_unit/csr/CSR[12][31]_i_1_n_0    | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk                 | core/exp_unit/csr/CSR[9][31]_i_1_n_0     | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk                 | core/exp_unit/csr/CSR[13][31]_i_1_n_0    | rst_all                          |               16 |             32 |         2.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[1][31]_i_1_n_0     | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk                 | core/exp_unit/csr/CSR[5][31]_i_1_n_0     | rst_all                          |               13 |             32 |         2.46 |
|  debug_clk                 | core/exp_unit/csr/CSR[4][31]_i_1_n_0     | rst_all                          |               10 |             32 |         3.20 |
|  debug_clk                 | core/exp_unit/csr/CSR[6][31]_i_1_n_0     | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk                 | core/exp_unit/csr/CSR[7][31]_i_1_n_0     | rst_all                          |               15 |             32 |         2.13 |
|  debug_clk                 | core/exp_unit/csr/CSR[8][31]_i_1_n_0     | rst_all                          |               14 |             32 |         2.29 |
|  debug_clk                 | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0   | rst_all                          |                9 |             32 |         3.56 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_11[0]    | rst_all                          |               11 |             32 |         2.91 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_5[0]     | rst_all                          |               17 |             32 |         1.88 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_7[0]     | rst_all                          |               12 |             32 |         2.67 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_3[0]     | rst_all                          |               18 |             32 |         1.78 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_0[0]     | rst_all                          |               16 |             32 |         2.00 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_8[0]     | rst_all                          |               14 |             32 |         2.29 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_4[0]     | rst_all                          |               15 |             32 |         2.13 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_14[0]    | rst_all                          |               13 |             32 |         2.46 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_12[0]    | rst_all                          |               13 |             32 |         2.46 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_2                 |                                  |               16 |             36 |         2.25 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_0                 |                                  |               19 |             36 |         1.89 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_1                 |                                  |               19 |             36 |         1.89 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_3                 |                                  |               18 |             36 |         2.00 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_4                 |                                  |               18 |             36 |         2.00 |
| ~debug_clk                 |                                          | rst_all                          |               21 |             39 |         1.86 |
|  CLK_GEN/CLK_OUT1          | vga/U12/should_latch_debug_data          |                                  |                6 |             44 |         7.33 |
|  debug_clk                 | core/reg_IF_ID/E[0]                      | rst_all                          |               25 |             58 |         2.32 |
|  debug_clk                 | core/reg_EXE_MEM/E[0]                    |                                  |               23 |             65 |         2.83 |
|  debug_clk                 | core/reg_IF_ID/rst_all_reg               |                                  |               39 |             97 |         2.49 |
|  inst_reg[150]_i_2_n_0     |                                          | vga/c2i1/inst_reg[150]_i_3_n_0   |               81 |            110 |         1.36 |
|  inst_reg[150]_i_2__1_n_0  |                                          | vga/c2i3/inst_reg[150]_i_3_n_0   |               85 |            110 |         1.29 |
|  inst_reg[150]_i_2__0_n_0  |                                          | vga/c2i2/inst_reg[150]_i_3_n_0   |               68 |            110 |         1.62 |
|  inst_reg[150]_i_2__3_n_0  |                                          | vga/c2i5/inst_reg[150]_i_3_n_0   |               75 |            110 |         1.47 |
|  inst_reg[150]_i_2__2_n_0  |                                          | vga/c2i4/inst_reg[150]_i_3_n_0   |               82 |            110 |         1.34 |
|  debug_clk                 | core/reg_ID_EX/rst_all_reg               |                                  |               85 |            144 |         1.69 |
|  debug_clk                 |                                          | rst_all                          |               74 |            207 |         2.80 |
| ~debug_clk                 | core/data_ram/p_1_out                    |                                  |              509 |           1024 |         2.01 |
+----------------------------+------------------------------------------+----------------------------------+------------------+----------------+--------------+


