I 000051 55 863           1688113823945 behavioral
(_unit VHDL(mealy_fsm 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688113823946 2023.06.30 12:00:23)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 3a353b3f6e6d6f2c6a3e23633d3c3c3d393c6e3c6e)
	(_ent
		(_time 1688113823942)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int input -1 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_type(_int state_type 0 15(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688113825223 behavioral
(_unit VHDL(mealy_fsm 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688113825224 2023.06.30 12:00:25)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 2b7c7c2f7c7c7e3d7b2f32722c2d2d2c282d7f2d7f)
	(_ent
		(_time 1688113823941)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_port(_int input -1 0 9(_ent(_in))))
		(_port(_int output -1 0 10(_ent(_out))))
		(_type(_int state_type 0 15(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 862           1688113936847 behavioral
(_unit VHDL(mealy_fsm 0 5(behavioral 0 12))
	(_version vef)
	(_time 1688113936848 2023.06.30 12:02:16)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 444717464513115214425d1d434242434742104210)
	(_ent
		(_time 1688113936845)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 13(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 14(_arch(_uni((i 0))))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(4)(3))(_sens(0)(1)(4)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 862           1688113943981 behavioral
(_unit VHDL(mealy_fsm 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688113943982 2023.06.30 12:02:23)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 19184e1e154e4c0f491f00401e1f1f1e1a1f4d1f4d)
	(_ent
		(_time 1688113936844)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688113986504 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688113986505 2023.06.30 12:03:06)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 3c3b61396a6b692a6c3b25653b3a3f3a6a3a383a39)
	(_ent
		(_time 1688113986499)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114037491 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114037492 2023.06.30 12:03:57)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 653631656532307335627c3c626366633363616360)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114073409 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114073410 2023.06.30 12:04:33)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code b6b6b1e2b5e1e3a0e7b8afefb1b0b5b0e0b0b2b0b3)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114091884 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114091885 2023.06.30 12:04:51)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code db8f8b898c8c8ecd8adac282dcddd8dd8ddddfddde)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114128901 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114128902 2023.06.30 12:05:28)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 737122727524266522746a2a747570752575777576)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114377371 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114377372 2023.06.30 12:09:37)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 080f5c0e055f5d1e5a5e11510f0e0b0e5e0e0c0e0d)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(0)(1)(4)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114388008 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114388009 2023.06.30 12:09:48)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 989dc59795cfcd8ecace81c19f9e9b9ece9e9c9e9d)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(0)(1)(4)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114426179 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114426180 2023.06.30 12:10:26)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code a4f1a5f3a5f3f1b2f6f2bdfda3a2a7a2f2a2a0a2a1)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 812           1688114426198 behavioral
(_unit VHDL(moore_fsm 0 33(behavioral 0 41))
	(_version vef)
	(_time 1688114426199 2023.06.30 12:10:26)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code c491c5919693c6d3c5c5d19dc3c2c2c3c7c290c290)
	(_ent
		(_time 1688114426191)
	)
	(_object
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int input -1 0 36(_ent(_in))))
		(_port(_int output -1 0 37(_ent(_out))))
		(_type(_int state_type 0 42(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 43(_arch(_uni((i 0))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114456044 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114456045 2023.06.30 12:10:56)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 575500545500024105014e0e505154510151535152)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 813           1688114456051 behavioral
(_unit VHDL(moore_code 0 33(behavioral 0 41))
	(_version vef)
	(_time 1688114456052 2023.06.30 12:10:56)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 67653067363065706666723e606164613161636162)
	(_ent
		(_time 1688114456048)
	)
	(_object
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int input -1 0 36(_ent(_in))))
		(_port(_int output -1 0 37(_ent(_out))))
		(_type(_int state_type 0 42(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 43(_arch(_uni((i 0))))))
		(_prcs
			(line__45(_arch 0 0 45(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114476442 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114476443 2023.06.30 12:11:16)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code fef1a8aeaea9abe8acf0e7a7f9f8fdf8a8f8faf8fb)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 813           1688114476450 behavioral
(_unit VHDL(moore_code 0 33(behavioral 0 40))
	(_version vef)
	(_time 1688114476451 2023.06.30 12:11:16)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code fef1a8aefda9fce9ffffeba7f9f8fdf8a8f8faf8fb)
	(_ent
		(_time 1688114456047)
	)
	(_object
		(_port(_int clk -1 0 35(_ent(_in)(_event))))
		(_port(_int input -1 0 36(_ent(_in))))
		(_port(_int output -1 0 37(_ent(_out))))
		(_type(_int state_type 0 41(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 42(_arch(_uni((i 0))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114500915 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114500916 2023.06.30 12:11:40)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code a2f2f4f5a5f5f7b4f0acbbfba5a4a1a4f4a4a6a4a7)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688114500923 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 40))
	(_version vef)
	(_time 1688114500924 2023.06.30 12:11:40)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code a2f2f4f5f6f5a0b5a3a3b7fba5a4a1a4f4a4a6a4a7)
	(_ent
		(_time 1688114500921)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 35(_ent(_in))))
		(_port(_int output -1 0 36(_ent(_out))))
		(_type(_int state_type 0 41(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 42(_arch(_uni((i 0))))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114521367 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114521368 2023.06.30 12:12:01)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 787a2e79752f2d6e2a7661217f7e7b7e2e7e7c7e7d)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688114521373 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688114521374 2023.06.30 12:12:01)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 888ade86d6df8a9f89889dd18f8e8b8ede8e8c8e8d)
	(_ent
		(_time 1688114521371)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114534300 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114534301 2023.06.30 12:12:14)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 1110401615464407431f0848161712174717151714)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688114534306 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 38))
	(_version vef)
	(_time 1688114534307 2023.06.30 12:12:14)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 111040164646130610110448161712174717151714)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 39(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 40(_arch(_uni((i 0))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114660237 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114660238 2023.06.30 12:14:20)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code f3f3a7a3f5a4a6e5a1fdeaaaf4f5f0f5a5f5f7f5f6)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688114660243 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 38))
	(_version vef)
	(_time 1688114660244 2023.06.30 12:14:20)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code f3f3a7a3a6a4f1e4f3a3e6aaf4f5f0f5a5f5f7f5f6)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 39(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 40(_arch(_uni((i 0))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114732553 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114732554 2023.06.30 12:15:32)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 7b7a7d7a2c2c2e6d297562227c7d787d2d7d7f7d7e)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688114732559 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 38))
	(_version vef)
	(_time 1688114732560 2023.06.30 12:15:32)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 7b7a7d7a7f2c796c782c6e227c7d787d2d7d7f7d7e)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 39(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 40(_arch(_uni((i 0))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688114738077 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688114738078 2023.06.30 12:15:38)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 070852010550521155091e5e000104015101030102)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688114738083 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 38))
	(_version vef)
	(_time 1688114738084 2023.06.30 12:15:38)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 07085201565005100450125e000104015101030102)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 39(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 40(_arch(_uni((i 0))))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688117452225 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688117452226 2023.06.30 13:00:52)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 336335363564662561652a6a343530356535373536)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688117452249 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688117452250 2023.06.30 13:00:52)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 52025451060550455105470b555451540454565457)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688118076674 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688118076675 2023.06.30 13:11:16)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 78762e79752f2d6e2a2e61217f7e7b7e2e7e7c7e7d)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688118076680 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688118076681 2023.06.30 13:11:16)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 78762e79262f7a6f7b2f6d217f7e7b7e2e7e7c7e7d)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688124980620 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688124980621 2023.06.30 15:06:20)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code faa8ffaaaeadafeca8ace3a3fdfcf9fcacfcfefcff)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688124980645 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688124980646 2023.06.30 15:06:20)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 194b1f1e464e1b0e1a4e0c401e1f1a1f4f1f1d1f1c)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688126905382 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688126905383 2023.06.30 15:38:25)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 9792ca9895c0c281c5c18ece90919491c191939192)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688126905388 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688126905389 2023.06.30 15:38:25)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 9792ca98c6c0958094c082ce90919491c191939192)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688127020008 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127020009 2023.06.30 15:40:20)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 5808055b550f0d4e0a0e41015f5e5b5e0e5e5c5e5d)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688127021621 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127021622 2023.06.30 15:40:21)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code a2f2a0f5a5f5f7b4f0f4bbfba5a4a1a4f4a4a6a4a7)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688127036023 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127036024 2023.06.30 15:40:36)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code e8edbbbbe5bfbdfebabef1b1efeeebeebeeeeceeed)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688127096870 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127096871 2023.06.30 15:41:36)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 9490c59b95c3c182c6c28dcd93929792c292909291)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(0)(1)(4)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688127262066 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127262067 2023.06.30 15:44:22)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code e7b0e2b4e5b0b2f1b5b1febee0e1e4e1b1e1e3e1e2)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688127265917 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127265918 2023.06.30 15:44:25)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code eabeb7b9bebdbffcb8bcf3b3edece9ecbceceeecef)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(0)(1)(4)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688127478984 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127478985 2023.06.30 15:47:58)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 411144434516145713175818464742471747454744)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1607          1688127479032 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688127479033 2023.06.30 15:47:59)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 6f3e3a6f3c3938786f6f7d353b693a696c6967686b)
	(_ent
		(_time 1688127479020)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688127480651 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127480652 2023.06.30 15:48:00)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code b9bfededb5eeecafebefa0e0bebfbabfefbfbdbfbc)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1607          1688127480678 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688127480679 2023.06.30 15:48:00)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code d8dfdc8ad58e8fcfd8d8ca828cde8ddedbded0dfdc)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688127600819 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127600820 2023.06.30 15:50:00)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 257777212572703377733c7c222326237323212320)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1999          1688127600845 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688127600846 2023.06.30 15:50:00)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 4417464645121353464a561e1042114247424c4340)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688127631708 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127631709 2023.06.30 15:50:31)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code cfcdce9a9c989ad99d99d696c8c9ccc999c9cbc9ca)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1607          1688127631752 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688127631753 2023.06.30 15:50:31)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code fefdafaeaea8a9e9feffeca4aaf8abf8fdf8f6f9fa)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540156005 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688127633204 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127633205 2023.06.30 15:50:33)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code aba8fbfcfcfcfebdf9fdb2f2acada8adfdadafadae)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1607          1688127633230 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688127633231 2023.06.30 15:50:33)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code bbb9bbefecedecacbbbaa9e1efbdeebdb8bdb3bcbf)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540156005 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688127762465 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127762466 2023.06.30 15:52:42)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 8d8f8d83dcdad89bdfdb94d48a8b8e8bdb8b898b88)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1607          1688127762495 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688127762496 2023.06.30 15:52:42)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code adaefdfafcfbfabaacaebff7f9abf8abaeaba5aaa9)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540156005 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688127764191 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127764192 2023.06.30 15:52:44)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 545704575503014206024d0d535257520252505251)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1607          1688127764236 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688127764237 2023.06.30 15:52:44)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 8381838d85d5d494828091d9d785d68580858b8487)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540156005 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688127829436 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127829437 2023.06.30 15:53:49)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 363561333561632064602f6f313035306030323033)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1607          1688127829464 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688127829465 2023.06.30 15:53:49)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 45474247451312524516571f1143104346434d4241)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540156005 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688127833853 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688127833854 2023.06.30 15:53:53)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 6c6c3c6c3a3b397a3e3a75356b6a6f6a3a6a686a69)
	(_ent
		(_time 1688113986498)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1607          1688127833900 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688127833901 2023.06.30 15:53:53)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 9b9a9b94cccdcc8c9bc889c1cf9dce9d989d939c9f)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540156005 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 736           1688128024130 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128024131 2023.06.30 15:57:04)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code b5b7b3e1b5e2e0a3e7baacecb2b3b6b3e3b3b1b3b0)
	(_ent
		(_time 1688128000729)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 736           1688128025886 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128025887 2023.06.30 15:57:05)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 8b88dd85dcdcde9dd98492d28c8d888ddd8d8f8d8e)
	(_ent
		(_time 1688128000729)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 736           1688128027676 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128027677 2023.06.30 15:57:07)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 9093cd9f95c7c586c29f89c997969396c696949695)
	(_ent
		(_time 1688128000729)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 736           1688128030920 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128030921 2023.06.30 15:57:10)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 4242104045151754104d5b1b454441441444464447)
	(_ent
		(_time 1688128000729)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 736           1688128044193 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128044194 2023.06.30 15:57:24)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 141b111315434102461b0d4d131217124212101211)
	(_ent
		(_time 1688128000729)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 736           1688128088562 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128088563 2023.06.30 15:58:08)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 6b69386b3c3c3e7d396472326c6d686d3d6d6f6d6e)
	(_ent
		(_time 1688128000729)
	)
	(_object
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 863           1688128213653 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128213654 2023.06.30 16:00:13)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 010455070556541753571858060702075707050704)
	(_ent
		(_time 1688128213651)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128213668 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128213669 2023.06.30 16:00:13)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 101544174647120713470549171613164616141615)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1943          1688128257859 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688128257860 2023.06.30 16:00:57)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code bcefebe8eaeaebabbebeaee6e8bae9babfbab4bbb8)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688128273651 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128273652 2023.06.30 16:01:13)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 616664616536347733377838666762673767656764)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128273657 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128273658 2023.06.30 16:01:13)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 707775712627726773276529777673762676747675)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1999          1688128273712 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688128273713 2023.06.30 16:01:13)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 9f99ca90ccc9c8889d918dc5cb99ca999c9997989b)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688128323640 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128323641 2023.06.30 16:02:03)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code b1e3b1e5b5e6e4a7e3e7a8e8b6b7b2b7e7b7b5b7b4)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128323646 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128323647 2023.06.30 16:02:03)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code b1e3b1e5e6e6b3a6b2e6a4e8b6b7b2b7e7b7b5b7b4)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1999          1688128323677 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688128323678 2023.06.30 16:02:03)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code d0838082d58687c7d2dec28a84d685d6d3d6d8d7d4)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688128331569 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128331570 2023.06.30 16:02:11)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code a3f3a4f4a5f4f6b5f1f5bafaa4a5a0a5f5a5a7a5a6)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128331575 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128331576 2023.06.30 16:02:11)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code a3f3a4f4f6f4a1b4a0f4b6faa4a5a0a5f5a5a7a5a6)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1999          1688128331609 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688128331610 2023.06.30 16:02:11)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code d2838580d58485c5d0dcc08886d487d4d1d4dad5d6)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000049 55 1774          1688128393750 behavior
(_unit VHDL(testbench 0 4(behavior 1 7))
	(_version vef)
	(_time 1688128393751 2023.06.30 16:03:13)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/TestBench/moore_code_TB.vhd\)))
	(_parameters tan)
	(_code 8edcdc80ded8d9998fdb9cd4da88db888d8886898a)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(moore_code
			(_object
				(_port(_int clock -2 1 14(_ent (_in))))
				(_port(_int input -2 1 14(_ent (_in))))
				(_port(_int output -2 1 15(_ent (_out))))
			)
		)
	)
	(_inst dut 1 26(_comp moore_code)
		(_port
			((clock)(clock_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . moore_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 9(_arch((ns 4621819117588971520)))))
		(_sig(_int clock_signal -2 1 20(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 21(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 22(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 1 34(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 1 46(_prcs(_wait_for)(_trgt(1))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 3 -1)
)
I 000051 55 863           1688128400188 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128400189 2023.06.30 16:03:20)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code b4b2e8e0b5e3e1a2e6e2adedb3b2b7b2e2b2b0b2b1)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128400194 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128400195 2023.06.30 16:03:20)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code b4b2e8e0e6e3b6a3b7e3a1edb3b2b7b2e2b2b0b2b1)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1999          1688128400234 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688128400235 2023.06.30 16:03:20)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code e3e4efb0e5b5b4f4e1edf1b9b7e5b6e5e0e5ebe4e7)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000049 55 1774          1688128400301 behavior
(_unit VHDL(testbench 0 4(behavior 1 7))
	(_version vef)
	(_time 1688128400302 2023.06.30 16:03:20)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/TestBench/moore_code_TB.vhd\)))
	(_parameters tan)
	(_code 21262c25257776362074337b752774272227292625)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(moore_code
			(_object
				(_port(_int clock -2 1 14(_ent (_in))))
				(_port(_int input -2 1 14(_ent (_in))))
				(_port(_int output -2 1 15(_ent (_out))))
			)
		)
	)
	(_inst dut 1 26(_comp moore_code)
		(_port
			((clock)(clock_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . moore_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 9(_arch((ns 4621819117588971520)))))
		(_sig(_int clock_signal -2 1 20(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 21(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 22(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 1 34(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 1 46(_prcs(_wait_for)(_trgt(1))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 3 -1)
)
I 000051 55 863           1688128456047 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128456048 2023.06.30 16:04:16)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code e7b4b1b4e5b0b2f1b5b1febee0e1e4e1b1e1e3e1e2)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128456053 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128456054 2023.06.30 16:04:16)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code e7b4b1b4b6b0e5f0e4b0f2bee0e1e4e1b1e1e3e1e2)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1999          1688128456082 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688128456083 2023.06.30 16:04:16)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 06540100055051110408145c5200530005000e0102)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000049 55 1774          1688128456111 behavior
(_unit VHDL(testbench 0 4(behavior 1 7))
	(_version vef)
	(_time 1688128456112 2023.06.30 16:04:16)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/TestBench/moore_code_TB.vhd\)))
	(_parameters tan)
	(_code 26742122257071312773347c7220732025202e2122)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(moore_code
			(_object
				(_port(_int clock -2 1 14(_ent (_in))))
				(_port(_int input -2 1 14(_ent (_in))))
				(_port(_int output -2 1 15(_ent (_out))))
			)
		)
	)
	(_inst dut 1 26(_comp moore_code)
		(_port
			((clock)(clock_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . moore_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 9(_arch((ns 4621819117588971520)))))
		(_sig(_int clock_signal -2 1 20(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 21(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 22(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 1 34(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 1 46(_prcs(_wait_for)(_trgt(1))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 3 -1)
)
I 000051 55 863           1688128465333 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128465334 2023.06.30 16:04:25)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 282e7b2c257f7d3e7a7e31712f2e2b2e7e2e2c2e2d)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(0)(1)(4)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128465339 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128465340 2023.06.30 16:04:25)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 282e7b2c767f2a3f2b7f3d712f2e2b2e7e2e2c2e2d)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1999          1688128465371 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688128465372 2023.06.30 16:04:25)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 484f4b4a451e1f5f4a465a121c4e1d4e4b4e404f4c)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000049 55 1774          1688128465400 behavior
(_unit VHDL(testbench 0 4(behavior 1 7))
	(_version vef)
	(_time 1688128465401 2023.06.30 16:04:25)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/TestBench/moore_code_TB.vhd\)))
	(_parameters tan)
	(_code 67606467653130706632753d3361326164616f6063)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(moore_code
			(_object
				(_port(_int clock -2 1 14(_ent (_in))))
				(_port(_int input -2 1 14(_ent (_in))))
				(_port(_int output -2 1 15(_ent (_out))))
			)
		)
	)
	(_inst dut 1 26(_comp moore_code)
		(_port
			((clock)(clock_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . moore_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 9(_arch((ns 4621819117588971520)))))
		(_sig(_int clock_signal -2 1 20(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 21(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 22(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 1 34(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 1 46(_prcs(_wait_for)(_trgt(1))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 3 -1)
)
I 000051 55 863           1688128490646 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128490647 2023.06.30 16:04:50)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 09090c0f055e5c1f5b5f10500e0f0a0f5f0f0d0f0c)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(0)(1)(4)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128490652 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128490653 2023.06.30 16:04:50)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 09090c0f565e0b1e0a5e1c500e0f0a0f5f0f0d0f0c)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1999          1688128490681 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688128490682 2023.06.30 16:04:50)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 28297d2c257e7f3f2a263a727c2e7d2e2b2e202f2c)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688128505560 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128505561 2023.06.30 16:05:05)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 431413414514165511155a1a444540451545474546)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(0)(1)(4)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128505566 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128505567 2023.06.30 16:05:05)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 53040350060451445004460a545550550555575556)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1999          1688128505599 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688128505600 2023.06.30 16:05:05)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 7224727375242565707c60282674277471747a7576)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000049 55 1774          1688128505627 behavior
(_unit VHDL(testbench 0 4(behavior 1 7))
	(_version vef)
	(_time 1688128505628 2023.06.30 16:05:05)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/TestBench/moore_code_TB.vhd\)))
	(_parameters tan)
	(_code 91c7919e95c7c68690c483cbc597c4979297999695)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(moore_code
			(_object
				(_port(_int clock -2 1 14(_ent (_in))))
				(_port(_int input -2 1 14(_ent (_in))))
				(_port(_int output -2 1 15(_ent (_out))))
			)
		)
	)
	(_inst dut 1 26(_comp moore_code)
		(_port
			((clock)(clock_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . moore_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 9(_arch((ns 4621819117588971520)))))
		(_sig(_int clock_signal -2 1 20(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 21(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 22(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 1 34(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 1 46(_prcs(_wait_for)(_trgt(1))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 3 -1)
)
I 000051 55 863           1688128657100 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128657101 2023.06.30 16:07:37)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 3e6e6e3b6e696b286c68276739383d3868383a383b)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128657106 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128657107 2023.06.30 16:07:37)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 3e6e6e3b3d693c293d692b6739383d3868383a383b)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1999          1688128657142 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688128657143 2023.06.30 16:07:37)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 6d3c6d6d3c3b3a7a6f637f37396b386b6e6b656a69)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000049 55 1774          1688128657171 behavior
(_unit VHDL(testbench 0 4(behavior 1 7))
	(_version vef)
	(_time 1688128657172 2023.06.30 16:07:37)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/TestBench/moore_code_TB.vhd\)))
	(_parameters tan)
	(_code 8cdd8c82dadadb9b8dd99ed6d88ad98a8f8a848b88)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(moore_code
			(_object
				(_port(_int clock -2 1 14(_ent (_in))))
				(_port(_int input -2 1 14(_ent (_in))))
				(_port(_int output -2 1 15(_ent (_out))))
			)
		)
	)
	(_inst dut 1 26(_comp moore_code)
		(_port
			((clock)(clock_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . moore_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 9(_arch((ns 4621819117588971520)))))
		(_sig(_int clock_signal -2 1 20(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 21(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 22(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 1 34(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 1 46(_prcs(_wait_for)(_trgt(1))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 3 -1)
)
I 000051 55 863           1688128680641 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128680642 2023.06.30 16:08:00)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 393a6d3c356e6c2f6b6f20603e3f3a3f6f3f3d3f3c)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128680647 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128680648 2023.06.30 16:08:00)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 393a6d3c666e3b2e3a6e2c603e3f3a3f6f3f3d3f3c)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1999          1688128680683 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688128680684 2023.06.30 16:08:00)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 585a5c5b550e0f4f5a564a020c5e0d5e5b5e505f5c)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000049 55 1749          1688128680707 behavior
(_unit VHDL(testbench 0 4(behavior 0 113))
	(_version vef)
	(_time 1688128680708 2023.06.30 16:08:00)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 77757376752120607622652d2371227174717f7073)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(moore_code
			(_object
				(_port(_int clock -2 0 120(_ent (_in))))
				(_port(_int input -2 0 120(_ent (_in))))
				(_port(_int output -2 0 121(_ent (_out))))
			)
		)
	)
	(_inst dut 0 132(_comp moore_code)
		(_port
			((clock)(clock_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . moore_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 115(_arch((ns 4621819117588971520)))))
		(_sig(_int clock_signal -2 0 126(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 127(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 128(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 0 140(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 0 152(_prcs(_wait_for)(_trgt(1))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 3 -1)
)
I 000049 55 1774          1688128680810 behavior
(_unit VHDL(testbench 0 4(behavior 1 7))
	(_version vef)
	(_time 1688128680811 2023.06.30 16:08:00)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/TestBench/moore_code_TB.vhd\)))
	(_parameters tan)
	(_code e5e7e1b6e5b3b2f2e4b0f7bfb1e3b0e3e6e3ede2e1)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(moore_code
			(_object
				(_port(_int clock -2 1 14(_ent (_in))))
				(_port(_int input -2 1 14(_ent (_in))))
				(_port(_int output -2 1 15(_ent (_out))))
			)
		)
	)
	(_inst dut 1 26(_comp moore_code)
		(_port
			((clock)(clock_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . moore_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 9(_arch((ns 4621819117588971520)))))
		(_sig(_int clock_signal -2 1 20(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 21(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 22(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 1 34(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 1 46(_prcs(_wait_for)(_trgt(1))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 3 -1)
)
I 000051 55 863           1688128694950 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128694951 2023.06.30 16:08:14)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 212f7d252576743773773878262722277727252724)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128694956 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128694957 2023.06.30 16:08:14)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 212f7d257676233622763478262722277727252724)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1999          1688128694990 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688128694991 2023.06.30 16:08:14)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 414e4d4345171656434f531b154714474247494645)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000049 55 1774          1688128695021 behavior
(_unit VHDL(testbench 0 4(behavior 1 7))
	(_version vef)
	(_time 1688128695022 2023.06.30 16:08:15)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/TestBench/moore_code_TB.vhd\)))
	(_parameters tan)
	(_code 606f6c60653637776135723a346635666366686764)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(moore_code
			(_object
				(_port(_int clock -2 1 14(_ent (_in))))
				(_port(_int input -2 1 14(_ent (_in))))
				(_port(_int output -2 1 15(_ent (_out))))
			)
		)
	)
	(_inst dut 1 26(_comp moore_code)
		(_port
			((clock)(clock_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . moore_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 9(_arch((ns 4621819117588971520)))))
		(_sig(_int clock_signal -2 1 20(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 21(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 22(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 2))))
		(_prcs
			(clock_process(_arch 0 1 34(_prcs(_wait_for)(_trgt(0)))))
			(stimulus_process(_arch 1 1 46(_prcs(_wait_for)(_trgt(1))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 3 -1)
)
I 000051 55 863           1688128721354 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128721355 2023.06.30 16:08:41)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 386b3a3d356f6d2e6a6e21613f3e3b3e6e3e3c3e3d)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128721360 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128721361 2023.06.30 16:08:41)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 481b4a4a161f4a5f4b1f5d114f4e4b4e1e4e4c4e4d)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 1999          1688128721394 behavior
(_unit VHDL(testbench 0 4(behavior 0 7))
	(_version vef)
	(_time 1688128721395 2023.06.30 16:08:41)
	(_source(\../src/TestBench/mealy_code_TB.vhd\))
	(_parameters tan)
	(_code 67353567653130706569753d3361326164616f6063)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 0 15(_ent (_in))))
				(_port(_int reset -2 0 15(_ent (_in))))
				(_port(_int input -2 0 15(_ent (_in))))
				(_port(_int output -2 0 16(_ent (_out))))
			)
		)
	)
	(_inst dut 0 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 0 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 0 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 0 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 0 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 0 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 0 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 0 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 0 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 0 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 0 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688128743969 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128743970 2023.06.30 16:09:03)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 999bca9695cecc8fcbcf80c09e9f9a9fcf9f9d9f9c)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128743975 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128743976 2023.06.30 16:09:03)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 999bca96c6ce9b8e9ace8cc09e9f9a9fcf9f9d9f9c)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 2043          1688128744035 behavior
(_unit VHDL(testbench 0 4(behavior 1 7))
	(_version vef)
	(_time 1688128744036 2023.06.30 16:09:04)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/TestBench/mealy_moore_code_TB.vhd\)))
	(_parameters tan)
	(_code d7d4d485d58180c0d5d9c58d83d182d1d4d1dfd0d3)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 1 15(_ent (_in))))
				(_port(_int reset -2 1 15(_ent (_in))))
				(_port(_int input -2 1 15(_ent (_in))))
				(_port(_int output -2 1 16(_ent (_out))))
			)
		)
	)
	(_inst dut 1 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 1 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 1 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 1 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 1 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 1 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688128748897 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128748898 2023.06.30 16:09:08)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code d3d0d681d58486c58185ca8ad4d5d0d585d5d7d5d6)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128748903 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128748904 2023.06.30 16:09:08)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code d3d0d6818684d1c4d084c68ad4d5d0d585d5d7d5d6)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 2043          1688128748939 behavior
(_unit VHDL(testbench 0 4(behavior 1 7))
	(_version vef)
	(_time 1688128748940 2023.06.30 16:09:08)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/TestBench/mealy_moore_code_TB.vhd\)))
	(_parameters tan)
	(_code 0200540405545515000c10585604570401040a0506)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 1 15(_ent (_in))))
				(_port(_int reset -2 1 15(_ent (_in))))
				(_port(_int input -2 1 15(_ent (_in))))
				(_port(_int output -2 1 16(_ent (_out))))
			)
		)
	)
	(_inst dut 1 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 1 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 1 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 1 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 1 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 1 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688128800925 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128800926 2023.06.30 16:10:00)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 121640151545470440440b4b151411144414161417)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128800931 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128800932 2023.06.30 16:10:00)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 12164015464510051145074b151411144414161417)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 2020          1688128800947 behavior
(_unit VHDL(testbench 0 4(behavior 1 64))
	(_version vef)
	(_time 1688128800948 2023.06.30 16:10:00)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/q3.vhd\)))
	(_parameters tan)
	(_code 2227202625747535202c30787624772421242a2526)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 1 72(_ent (_in))))
				(_port(_int reset -2 1 72(_ent (_in))))
				(_port(_int input -2 1 72(_ent (_in))))
				(_port(_int output -2 1 73(_ent (_out))))
			)
		)
	)
	(_inst dut 1 85(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 66(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 1 67(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 1 78(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 1 79(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 80(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 81(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 1 94(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 1 106(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 1 115(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000049 55 2043          1688128801043 behavior
(_unit VHDL(testbench 0 4(behavior 1 7))
	(_version vef)
	(_time 1688128801044 2023.06.30 16:10:01)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/TestBench/mealy_moore_code_TB.vhd\)))
	(_parameters tan)
	(_code 7f7a7d7e2c2928687d716d252b792a797c7977787b)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 1 15(_ent (_in))))
				(_port(_int reset -2 1 15(_ent (_in))))
				(_port(_int input -2 1 15(_ent (_in))))
				(_port(_int output -2 1 16(_ent (_out))))
			)
		)
	)
	(_inst dut 1 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 1 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 1 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 1 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 1 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 1 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688128829860 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128829861 2023.06.30 16:10:29)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 1c134f1b4a4b490a4e4a05451b1a1f1a4a1a181a19)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(0)(1)(4)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128829866 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128829867 2023.06.30 16:10:29)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 1c134f1b194b1e0b1f4b09451b1a1f1a4a1a181a19)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 2043          1688128829902 behavior
(_unit VHDL(testbench 0 4(behavior 1 7))
	(_version vef)
	(_time 1688128829903 2023.06.30 16:10:29)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/TestBench/mealy_moore_code_TB.vhd\)))
	(_parameters tan)
	(_code 3b35383e6c6d6c2c393529616f3d6e3d383d333c3f)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 1 15(_ent (_in))))
				(_port(_int reset -2 1 15(_ent (_in))))
				(_port(_int input -2 1 15(_ent (_in))))
				(_port(_int output -2 1 16(_ent (_out))))
			)
		)
	)
	(_inst dut 1 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 1 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 1 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 1 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 1 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 1 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
I 000051 55 863           1688128833274 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128833275 2023.06.30 16:10:33)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 6a3d3a6a3e3d3f7c383c73336d6c696c3c6c6e6c6f)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(3)(4))(_sens(0)(1)(2)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 815           1688128833280 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128833281 2023.06.30 16:10:33)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 6a3d3a6a6d3d687d693d7f336d6c696c3c6c6e6c6f)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000049 55 2043          1688128833313 behavior
(_unit VHDL(testbench 0 4(behavior 1 7))
	(_version vef)
	(_time 1688128833314 2023.06.30 16:10:33)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/TestBench/mealy_moore_code_TB.vhd\)))
	(_parameters tan)
	(_code 99cf999695cfce8e9b978bc3cd9fcc9f9a9f919e9d)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 1 15(_ent (_in))))
				(_port(_int reset -2 1 15(_ent (_in))))
				(_port(_int input -2 1 15(_ent (_in))))
				(_port(_int output -2 1 16(_ent (_out))))
			)
		)
	)
	(_inst dut 1 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 1 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 1 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 1 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 1 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 1 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
V 000051 55 863           1688128836234 behavioral
(_unit VHDL(mealy_code 0 5(behavioral 0 11))
	(_version vef)
	(_time 1688128836235 2023.06.30 16:10:36)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 035757050554561551551a5a040500055505070506)
	(_ent
		(_time 1688128213650)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_port(_int input -1 0 7(_ent(_in))))
		(_port(_int output -1 0 8(_ent(_out))))
		(_type(_int state_type 0 12(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 13(_arch(_uni((i 0))))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_trgt(4)(3))(_sens(0)(1)(4)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 815           1688128836240 behavioral
(_unit VHDL(moore_code 0 32(behavioral 0 39))
	(_version vef)
	(_time 1688128836241 2023.06.30 16:10:36)
	(_source(\../src/q3.vhd\))
	(_parameters tan)
	(_code 03575705565401140054165a040500055505070506)
	(_ent
		(_time 1688114521370)
	)
	(_object
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_port(_int input -1 0 34(_ent(_in))))
		(_port(_int output -1 0 35(_ent(_out))))
		(_type(_int state_type 0 40(_enum1 s0 s1 s2 s3 (_to i 0 i 3))))
		(_sig(_int state 0 0 41(_arch(_uni((i 0))))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(2)(3))(_sens(0)(1)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000049 55 2043          1688128836276 behavior
(_unit VHDL(testbench 0 4(behavior 1 7))
	(_version vef)
	(_time 1688128836277 2023.06.30 16:10:36)
	(_source(\../src/TestBench/mealy_code_TB.vhd\(\../src/TestBench/mealy_moore_code_TB.vhd\)))
	(_parameters tan)
	(_code 2277262625747535202c30787624772421242a2526)
	(_ent
		(_time 1688127479019)
	)
	(_comp
		(mealy_code
			(_object
				(_port(_int clock -2 1 15(_ent (_in))))
				(_port(_int reset -2 1 15(_ent (_in))))
				(_port(_int input -2 1 15(_ent (_in))))
				(_port(_int output -2 1 16(_ent (_out))))
			)
		)
	)
	(_inst dut 1 28(_comp mealy_code)
		(_port
			((clock)(clock_signal))
			((reset)(reset_signal))
			((input)(input_signal))
			((output)(output_signal))
		)
		(_use(_ent . mealy_code)
		)
	)
	(_object
		(_cnst(_int CLOCK_PERIOD -1 1 9(_arch((ns 4621819117588971520)))))
		(_cnst(_int RESET_PERIOD -1 1 10(_arch((ns 4626322717216342016)))))
		(_sig(_int clock_signal -2 1 21(_arch(_uni((i 2))))))
		(_sig(_int reset_signal -2 1 22(_arch(_uni((i 2))))))
		(_sig(_int input_signal -2 1 23(_arch(_uni((i 2))))))
		(_sig(_int output_signal -2 1 24(_arch(_uni))))
		(_cnst(_int \CLOCK_PERIOD/2\ -1 1 0(_int gms(_code 3))))
		(_prcs
			(clock_process(_arch 0 1 37(_prcs(_wait_for)(_trgt(0)))))
			(reset_process(_arch 1 1 49(_prcs(_wait_for)(_trgt(1)))))
			(stimulus_process(_arch 2 1 58(_prcs(_wait_for)(_trgt(2))(_mon)(_read(3)))))
		)
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1953719636 1935762208 540090469 1818845542 2188389)
		(1953719636 1935762208 540156005 1818845542 2188389)
		(1953719636 1935762208 540221541 1818845542 2188389)
		(1953719636 1935762208 540287077 1818845542 2188389)
		(1953719636 1935762208 540352613 1818845542 2188389)
		(1953719636 1935762208 540418149 1818845542 2188389)
		(1953719636 1935762208 540483685 1818845542 2188389)
		(1953719636 1935762208 540549221 1818845542 2188389)
	)
	(_model . behavior 4 -1)
)
