
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002605    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000024    0.000012   18.070011 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007872    0.036485    0.063983   18.133995 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.036486    0.000233   18.134228 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004582    0.022699    0.035875   18.170103 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.022699    0.000028   18.170132 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.170132   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.074291    0.006221   29.822851 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012683    0.026849    0.086835   29.909687 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.026850    0.000579   29.910265 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   29.810266   clock uncertainty
                                  0.000000   29.810266   clock reconvergence pessimism
                                  0.144603   29.954870   library recovery time
                                             29.954870   data required time
---------------------------------------------------------------------------------------------
                                             29.954870   data required time
                                            -18.170132   data arrival time
---------------------------------------------------------------------------------------------
                                             11.784739   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 ^ input external delay
     1    0.003251    0.840000    0.000000   10.180000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840048    0.000026   10.180026 ^ hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002428    0.035152    0.407950   10.587976 ^ hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.035152    0.000014   10.587991 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004839    0.051110    0.402822   10.990812 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.051110    0.000090   10.990902 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014439    0.038025    0.087353   11.078255 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.038041    0.000780   11.079035 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069597    0.516918    0.742663   11.821698 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.517376    0.013388   11.835085 ^ SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                             11.835085   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.062797    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626751    0.007956   29.657955 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062674    0.073317    0.158675   29.816629 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.073327    0.000533   29.817163 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.113667    0.145679   29.962841 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.115438    0.010683   29.973524 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   29.873528   clock uncertainty
                                  0.000000   29.873528   clock reconvergence pessimism
                                 -0.736014   29.137512   library setup time
                                             29.137512   data required time
---------------------------------------------------------------------------------------------
                                             29.137512   data required time
                                            -11.835085   data arrival time
---------------------------------------------------------------------------------------------
                                             17.302427   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 32 unannotated drivers.
 wbs_adr_i[10]
 wbs_adr_i[11]
 wbs_adr_i[12]
 wbs_adr_i[13]
 wbs_adr_i[14]
 wbs_adr_i[15]
 wbs_adr_i[16]
 wbs_adr_i[17]
 wbs_adr_i[18]
 wbs_adr_i[19]
 wbs_adr_i[20]
 wbs_adr_i[21]
 wbs_adr_i[22]
 wbs_adr_i[23]
 wbs_adr_i[24]
 wbs_adr_i[25]
 wbs_adr_i[26]
 wbs_adr_i[27]
 wbs_adr_i[28]
 wbs_adr_i[29]
 wbs_adr_i[30]
 wbs_adr_i[31]
 SRAM_0/ScanOutCC
 SRAM_0_84/HI
 SRAM_0_85/HI
 SRAM_0_86/HI
 SRAM_0_87/HI
 SRAM_0_88/HI
 SRAM_0_89/HI
 SRAM_0_90/HI
 SRAM_0_91/LO
 SRAM_0_92/LO
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 5 unconstrained endpoints.
  SRAM_0/SM
  SRAM_0/ScanInCC
  SRAM_0/ScanInDL
  SRAM_0/ScanInDR
  SRAM_0/TM
