

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_18_1'
================================================================
* Date:           Fri Oct 21 18:54:11 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft_1024
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.458 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  10.270 us|  10.270 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_63, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_62, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_61, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_60, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_59, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_58, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_57, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_56, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_55, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_54, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_53, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_52, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_51, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_50, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_49, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_48, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_47, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_46, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_45, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_44, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_43, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_42, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_41, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_40, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_39, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_38, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_37, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_36, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_35, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_34, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_33, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_32, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_31, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_30, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_29, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_28, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_27, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_26, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_25, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_24, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_23, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_22, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_21, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_20, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_19, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_18, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_17, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_16, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_15, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_14, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_13, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_12, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_10, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_9, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_8, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %n"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%n_1 = load i11 %n"   --->   Operation 73 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 74 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.88ns)   --->   "%icmp_ln18 = icmp_eq  i11 %n_1, i11 1024" [dft_1024/dft.cpp:18]   --->   Operation 75 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.63ns)   --->   "%add_ln18 = add i11 %n_1, i11 1" [dft_1024/dft.cpp:18]   --->   Operation 77 'add' 'add_ln18' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.split, void %VITIS_LOOP_23_2.exitStub" [dft_1024/dft.cpp:18]   --->   Operation 78 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty_13 = trunc i11 %n_1"   --->   Operation 79 'trunc' 'empty_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %n_1, i32 4, i32 9" [dft_1024/dft.cpp:19]   --->   Operation 80 'partselect' 'lshr_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %empty_13" [dft_1024/dft.cpp:19]   --->   Operation 81 'zext' 'zext_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%real_sample_0_addr = getelementptr i32 %real_sample_0, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 82 'getelementptr' 'real_sample_0_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (2.32ns)   --->   "%real_sample_0_load = load i4 %real_sample_0_addr" [dft_1024/dft.cpp:19]   --->   Operation 83 'load' 'real_sample_0_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%real_sample_1_addr = getelementptr i32 %real_sample_1, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 84 'getelementptr' 'real_sample_1_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (2.32ns)   --->   "%real_sample_1_load = load i4 %real_sample_1_addr" [dft_1024/dft.cpp:19]   --->   Operation 85 'load' 'real_sample_1_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%real_sample_2_addr = getelementptr i32 %real_sample_2, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 86 'getelementptr' 'real_sample_2_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (2.32ns)   --->   "%real_sample_2_load = load i4 %real_sample_2_addr" [dft_1024/dft.cpp:19]   --->   Operation 87 'load' 'real_sample_2_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%real_sample_3_addr = getelementptr i32 %real_sample_3, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 88 'getelementptr' 'real_sample_3_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (2.32ns)   --->   "%real_sample_3_load = load i4 %real_sample_3_addr" [dft_1024/dft.cpp:19]   --->   Operation 89 'load' 'real_sample_3_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%real_sample_4_addr = getelementptr i32 %real_sample_4, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 90 'getelementptr' 'real_sample_4_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (2.32ns)   --->   "%real_sample_4_load = load i4 %real_sample_4_addr" [dft_1024/dft.cpp:19]   --->   Operation 91 'load' 'real_sample_4_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%real_sample_5_addr = getelementptr i32 %real_sample_5, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 92 'getelementptr' 'real_sample_5_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (2.32ns)   --->   "%real_sample_5_load = load i4 %real_sample_5_addr" [dft_1024/dft.cpp:19]   --->   Operation 93 'load' 'real_sample_5_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%real_sample_6_addr = getelementptr i32 %real_sample_6, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 94 'getelementptr' 'real_sample_6_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (2.32ns)   --->   "%real_sample_6_load = load i4 %real_sample_6_addr" [dft_1024/dft.cpp:19]   --->   Operation 95 'load' 'real_sample_6_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%real_sample_7_addr = getelementptr i32 %real_sample_7, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 96 'getelementptr' 'real_sample_7_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (2.32ns)   --->   "%real_sample_7_load = load i4 %real_sample_7_addr" [dft_1024/dft.cpp:19]   --->   Operation 97 'load' 'real_sample_7_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%real_sample_8_addr = getelementptr i32 %real_sample_8, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 98 'getelementptr' 'real_sample_8_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (2.32ns)   --->   "%real_sample_8_load = load i4 %real_sample_8_addr" [dft_1024/dft.cpp:19]   --->   Operation 99 'load' 'real_sample_8_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%real_sample_9_addr = getelementptr i32 %real_sample_9, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 100 'getelementptr' 'real_sample_9_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (2.32ns)   --->   "%real_sample_9_load = load i4 %real_sample_9_addr" [dft_1024/dft.cpp:19]   --->   Operation 101 'load' 'real_sample_9_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%real_sample_10_addr = getelementptr i32 %real_sample_10, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 102 'getelementptr' 'real_sample_10_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (2.32ns)   --->   "%real_sample_10_load = load i4 %real_sample_10_addr" [dft_1024/dft.cpp:19]   --->   Operation 103 'load' 'real_sample_10_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%real_sample_11_addr = getelementptr i32 %real_sample_11, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 104 'getelementptr' 'real_sample_11_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (2.32ns)   --->   "%real_sample_11_load = load i4 %real_sample_11_addr" [dft_1024/dft.cpp:19]   --->   Operation 105 'load' 'real_sample_11_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%real_sample_12_addr = getelementptr i32 %real_sample_12, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 106 'getelementptr' 'real_sample_12_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (2.32ns)   --->   "%real_sample_12_load = load i4 %real_sample_12_addr" [dft_1024/dft.cpp:19]   --->   Operation 107 'load' 'real_sample_12_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%real_sample_13_addr = getelementptr i32 %real_sample_13, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 108 'getelementptr' 'real_sample_13_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (2.32ns)   --->   "%real_sample_13_load = load i4 %real_sample_13_addr" [dft_1024/dft.cpp:19]   --->   Operation 109 'load' 'real_sample_13_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%real_sample_14_addr = getelementptr i32 %real_sample_14, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 110 'getelementptr' 'real_sample_14_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (2.32ns)   --->   "%real_sample_14_load = load i4 %real_sample_14_addr" [dft_1024/dft.cpp:19]   --->   Operation 111 'load' 'real_sample_14_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%real_sample_15_addr = getelementptr i32 %real_sample_15, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 112 'getelementptr' 'real_sample_15_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (2.32ns)   --->   "%real_sample_15_load = load i4 %real_sample_15_addr" [dft_1024/dft.cpp:19]   --->   Operation 113 'load' 'real_sample_15_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%real_sample_16_addr = getelementptr i32 %real_sample_16, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 114 'getelementptr' 'real_sample_16_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 115 [2/2] (2.32ns)   --->   "%real_sample_16_load = load i4 %real_sample_16_addr" [dft_1024/dft.cpp:19]   --->   Operation 115 'load' 'real_sample_16_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%real_sample_17_addr = getelementptr i32 %real_sample_17, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 116 'getelementptr' 'real_sample_17_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (2.32ns)   --->   "%real_sample_17_load = load i4 %real_sample_17_addr" [dft_1024/dft.cpp:19]   --->   Operation 117 'load' 'real_sample_17_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%real_sample_18_addr = getelementptr i32 %real_sample_18, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 118 'getelementptr' 'real_sample_18_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (2.32ns)   --->   "%real_sample_18_load = load i4 %real_sample_18_addr" [dft_1024/dft.cpp:19]   --->   Operation 119 'load' 'real_sample_18_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%real_sample_19_addr = getelementptr i32 %real_sample_19, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 120 'getelementptr' 'real_sample_19_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (2.32ns)   --->   "%real_sample_19_load = load i4 %real_sample_19_addr" [dft_1024/dft.cpp:19]   --->   Operation 121 'load' 'real_sample_19_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%real_sample_20_addr = getelementptr i32 %real_sample_20, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 122 'getelementptr' 'real_sample_20_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (2.32ns)   --->   "%real_sample_20_load = load i4 %real_sample_20_addr" [dft_1024/dft.cpp:19]   --->   Operation 123 'load' 'real_sample_20_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%real_sample_21_addr = getelementptr i32 %real_sample_21, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 124 'getelementptr' 'real_sample_21_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (2.32ns)   --->   "%real_sample_21_load = load i4 %real_sample_21_addr" [dft_1024/dft.cpp:19]   --->   Operation 125 'load' 'real_sample_21_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%real_sample_22_addr = getelementptr i32 %real_sample_22, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 126 'getelementptr' 'real_sample_22_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 127 [2/2] (2.32ns)   --->   "%real_sample_22_load = load i4 %real_sample_22_addr" [dft_1024/dft.cpp:19]   --->   Operation 127 'load' 'real_sample_22_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%real_sample_23_addr = getelementptr i32 %real_sample_23, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 128 'getelementptr' 'real_sample_23_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 129 [2/2] (2.32ns)   --->   "%real_sample_23_load = load i4 %real_sample_23_addr" [dft_1024/dft.cpp:19]   --->   Operation 129 'load' 'real_sample_23_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%real_sample_24_addr = getelementptr i32 %real_sample_24, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 130 'getelementptr' 'real_sample_24_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 131 [2/2] (2.32ns)   --->   "%real_sample_24_load = load i4 %real_sample_24_addr" [dft_1024/dft.cpp:19]   --->   Operation 131 'load' 'real_sample_24_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%real_sample_25_addr = getelementptr i32 %real_sample_25, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 132 'getelementptr' 'real_sample_25_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 133 [2/2] (2.32ns)   --->   "%real_sample_25_load = load i4 %real_sample_25_addr" [dft_1024/dft.cpp:19]   --->   Operation 133 'load' 'real_sample_25_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%real_sample_26_addr = getelementptr i32 %real_sample_26, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 134 'getelementptr' 'real_sample_26_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 135 [2/2] (2.32ns)   --->   "%real_sample_26_load = load i4 %real_sample_26_addr" [dft_1024/dft.cpp:19]   --->   Operation 135 'load' 'real_sample_26_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%real_sample_27_addr = getelementptr i32 %real_sample_27, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 136 'getelementptr' 'real_sample_27_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (2.32ns)   --->   "%real_sample_27_load = load i4 %real_sample_27_addr" [dft_1024/dft.cpp:19]   --->   Operation 137 'load' 'real_sample_27_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%real_sample_28_addr = getelementptr i32 %real_sample_28, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 138 'getelementptr' 'real_sample_28_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 139 [2/2] (2.32ns)   --->   "%real_sample_28_load = load i4 %real_sample_28_addr" [dft_1024/dft.cpp:19]   --->   Operation 139 'load' 'real_sample_28_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%real_sample_29_addr = getelementptr i32 %real_sample_29, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 140 'getelementptr' 'real_sample_29_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 141 [2/2] (2.32ns)   --->   "%real_sample_29_load = load i4 %real_sample_29_addr" [dft_1024/dft.cpp:19]   --->   Operation 141 'load' 'real_sample_29_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%real_sample_30_addr = getelementptr i32 %real_sample_30, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 142 'getelementptr' 'real_sample_30_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 143 [2/2] (2.32ns)   --->   "%real_sample_30_load = load i4 %real_sample_30_addr" [dft_1024/dft.cpp:19]   --->   Operation 143 'load' 'real_sample_30_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%real_sample_31_addr = getelementptr i32 %real_sample_31, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 144 'getelementptr' 'real_sample_31_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 145 [2/2] (2.32ns)   --->   "%real_sample_31_load = load i4 %real_sample_31_addr" [dft_1024/dft.cpp:19]   --->   Operation 145 'load' 'real_sample_31_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%real_sample_32_addr = getelementptr i32 %real_sample_32, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 146 'getelementptr' 'real_sample_32_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 147 [2/2] (2.32ns)   --->   "%real_sample_32_load = load i4 %real_sample_32_addr" [dft_1024/dft.cpp:19]   --->   Operation 147 'load' 'real_sample_32_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%real_sample_33_addr = getelementptr i32 %real_sample_33, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 148 'getelementptr' 'real_sample_33_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 149 [2/2] (2.32ns)   --->   "%real_sample_33_load = load i4 %real_sample_33_addr" [dft_1024/dft.cpp:19]   --->   Operation 149 'load' 'real_sample_33_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%real_sample_34_addr = getelementptr i32 %real_sample_34, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 150 'getelementptr' 'real_sample_34_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 151 [2/2] (2.32ns)   --->   "%real_sample_34_load = load i4 %real_sample_34_addr" [dft_1024/dft.cpp:19]   --->   Operation 151 'load' 'real_sample_34_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%real_sample_35_addr = getelementptr i32 %real_sample_35, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 152 'getelementptr' 'real_sample_35_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 153 [2/2] (2.32ns)   --->   "%real_sample_35_load = load i4 %real_sample_35_addr" [dft_1024/dft.cpp:19]   --->   Operation 153 'load' 'real_sample_35_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%real_sample_36_addr = getelementptr i32 %real_sample_36, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 154 'getelementptr' 'real_sample_36_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 155 [2/2] (2.32ns)   --->   "%real_sample_36_load = load i4 %real_sample_36_addr" [dft_1024/dft.cpp:19]   --->   Operation 155 'load' 'real_sample_36_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%real_sample_37_addr = getelementptr i32 %real_sample_37, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 156 'getelementptr' 'real_sample_37_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 157 [2/2] (2.32ns)   --->   "%real_sample_37_load = load i4 %real_sample_37_addr" [dft_1024/dft.cpp:19]   --->   Operation 157 'load' 'real_sample_37_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%real_sample_38_addr = getelementptr i32 %real_sample_38, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 158 'getelementptr' 'real_sample_38_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 159 [2/2] (2.32ns)   --->   "%real_sample_38_load = load i4 %real_sample_38_addr" [dft_1024/dft.cpp:19]   --->   Operation 159 'load' 'real_sample_38_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%real_sample_39_addr = getelementptr i32 %real_sample_39, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 160 'getelementptr' 'real_sample_39_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 161 [2/2] (2.32ns)   --->   "%real_sample_39_load = load i4 %real_sample_39_addr" [dft_1024/dft.cpp:19]   --->   Operation 161 'load' 'real_sample_39_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%real_sample_40_addr = getelementptr i32 %real_sample_40, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 162 'getelementptr' 'real_sample_40_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 163 [2/2] (2.32ns)   --->   "%real_sample_40_load = load i4 %real_sample_40_addr" [dft_1024/dft.cpp:19]   --->   Operation 163 'load' 'real_sample_40_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%real_sample_41_addr = getelementptr i32 %real_sample_41, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 164 'getelementptr' 'real_sample_41_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 165 [2/2] (2.32ns)   --->   "%real_sample_41_load = load i4 %real_sample_41_addr" [dft_1024/dft.cpp:19]   --->   Operation 165 'load' 'real_sample_41_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%real_sample_42_addr = getelementptr i32 %real_sample_42, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 166 'getelementptr' 'real_sample_42_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 167 [2/2] (2.32ns)   --->   "%real_sample_42_load = load i4 %real_sample_42_addr" [dft_1024/dft.cpp:19]   --->   Operation 167 'load' 'real_sample_42_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%real_sample_43_addr = getelementptr i32 %real_sample_43, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 168 'getelementptr' 'real_sample_43_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 169 [2/2] (2.32ns)   --->   "%real_sample_43_load = load i4 %real_sample_43_addr" [dft_1024/dft.cpp:19]   --->   Operation 169 'load' 'real_sample_43_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%real_sample_44_addr = getelementptr i32 %real_sample_44, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 170 'getelementptr' 'real_sample_44_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 171 [2/2] (2.32ns)   --->   "%real_sample_44_load = load i4 %real_sample_44_addr" [dft_1024/dft.cpp:19]   --->   Operation 171 'load' 'real_sample_44_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%real_sample_45_addr = getelementptr i32 %real_sample_45, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 172 'getelementptr' 'real_sample_45_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 173 [2/2] (2.32ns)   --->   "%real_sample_45_load = load i4 %real_sample_45_addr" [dft_1024/dft.cpp:19]   --->   Operation 173 'load' 'real_sample_45_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%real_sample_46_addr = getelementptr i32 %real_sample_46, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 174 'getelementptr' 'real_sample_46_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 175 [2/2] (2.32ns)   --->   "%real_sample_46_load = load i4 %real_sample_46_addr" [dft_1024/dft.cpp:19]   --->   Operation 175 'load' 'real_sample_46_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%real_sample_47_addr = getelementptr i32 %real_sample_47, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 176 'getelementptr' 'real_sample_47_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 177 [2/2] (2.32ns)   --->   "%real_sample_47_load = load i4 %real_sample_47_addr" [dft_1024/dft.cpp:19]   --->   Operation 177 'load' 'real_sample_47_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%real_sample_48_addr = getelementptr i32 %real_sample_48, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 178 'getelementptr' 'real_sample_48_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 179 [2/2] (2.32ns)   --->   "%real_sample_48_load = load i4 %real_sample_48_addr" [dft_1024/dft.cpp:19]   --->   Operation 179 'load' 'real_sample_48_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%real_sample_49_addr = getelementptr i32 %real_sample_49, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 180 'getelementptr' 'real_sample_49_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 181 [2/2] (2.32ns)   --->   "%real_sample_49_load = load i4 %real_sample_49_addr" [dft_1024/dft.cpp:19]   --->   Operation 181 'load' 'real_sample_49_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%real_sample_50_addr = getelementptr i32 %real_sample_50, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 182 'getelementptr' 'real_sample_50_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 183 [2/2] (2.32ns)   --->   "%real_sample_50_load = load i4 %real_sample_50_addr" [dft_1024/dft.cpp:19]   --->   Operation 183 'load' 'real_sample_50_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%real_sample_51_addr = getelementptr i32 %real_sample_51, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 184 'getelementptr' 'real_sample_51_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 185 [2/2] (2.32ns)   --->   "%real_sample_51_load = load i4 %real_sample_51_addr" [dft_1024/dft.cpp:19]   --->   Operation 185 'load' 'real_sample_51_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%real_sample_52_addr = getelementptr i32 %real_sample_52, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 186 'getelementptr' 'real_sample_52_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 187 [2/2] (2.32ns)   --->   "%real_sample_52_load = load i4 %real_sample_52_addr" [dft_1024/dft.cpp:19]   --->   Operation 187 'load' 'real_sample_52_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%real_sample_53_addr = getelementptr i32 %real_sample_53, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 188 'getelementptr' 'real_sample_53_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 189 [2/2] (2.32ns)   --->   "%real_sample_53_load = load i4 %real_sample_53_addr" [dft_1024/dft.cpp:19]   --->   Operation 189 'load' 'real_sample_53_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%real_sample_54_addr = getelementptr i32 %real_sample_54, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 190 'getelementptr' 'real_sample_54_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 191 [2/2] (2.32ns)   --->   "%real_sample_54_load = load i4 %real_sample_54_addr" [dft_1024/dft.cpp:19]   --->   Operation 191 'load' 'real_sample_54_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%real_sample_55_addr = getelementptr i32 %real_sample_55, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 192 'getelementptr' 'real_sample_55_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 193 [2/2] (2.32ns)   --->   "%real_sample_55_load = load i4 %real_sample_55_addr" [dft_1024/dft.cpp:19]   --->   Operation 193 'load' 'real_sample_55_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%real_sample_56_addr = getelementptr i32 %real_sample_56, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 194 'getelementptr' 'real_sample_56_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 195 [2/2] (2.32ns)   --->   "%real_sample_56_load = load i4 %real_sample_56_addr" [dft_1024/dft.cpp:19]   --->   Operation 195 'load' 'real_sample_56_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%real_sample_57_addr = getelementptr i32 %real_sample_57, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 196 'getelementptr' 'real_sample_57_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 197 [2/2] (2.32ns)   --->   "%real_sample_57_load = load i4 %real_sample_57_addr" [dft_1024/dft.cpp:19]   --->   Operation 197 'load' 'real_sample_57_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%real_sample_58_addr = getelementptr i32 %real_sample_58, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 198 'getelementptr' 'real_sample_58_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 199 [2/2] (2.32ns)   --->   "%real_sample_58_load = load i4 %real_sample_58_addr" [dft_1024/dft.cpp:19]   --->   Operation 199 'load' 'real_sample_58_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%real_sample_59_addr = getelementptr i32 %real_sample_59, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 200 'getelementptr' 'real_sample_59_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 201 [2/2] (2.32ns)   --->   "%real_sample_59_load = load i4 %real_sample_59_addr" [dft_1024/dft.cpp:19]   --->   Operation 201 'load' 'real_sample_59_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%real_sample_60_addr = getelementptr i32 %real_sample_60, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 202 'getelementptr' 'real_sample_60_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 203 [2/2] (2.32ns)   --->   "%real_sample_60_load = load i4 %real_sample_60_addr" [dft_1024/dft.cpp:19]   --->   Operation 203 'load' 'real_sample_60_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%real_sample_61_addr = getelementptr i32 %real_sample_61, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 204 'getelementptr' 'real_sample_61_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 205 [2/2] (2.32ns)   --->   "%real_sample_61_load = load i4 %real_sample_61_addr" [dft_1024/dft.cpp:19]   --->   Operation 205 'load' 'real_sample_61_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%real_sample_62_addr = getelementptr i32 %real_sample_62, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 206 'getelementptr' 'real_sample_62_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 207 [2/2] (2.32ns)   --->   "%real_sample_62_load = load i4 %real_sample_62_addr" [dft_1024/dft.cpp:19]   --->   Operation 207 'load' 'real_sample_62_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%real_sample_63_addr = getelementptr i32 %real_sample_63, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 208 'getelementptr' 'real_sample_63_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 209 [2/2] (2.32ns)   --->   "%real_sample_63_load = load i4 %real_sample_63_addr" [dft_1024/dft.cpp:19]   --->   Operation 209 'load' 'real_sample_63_load' <Predicate = (!icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 210 [1/1] (0.95ns)   --->   "%switch_ln19 = switch i6 %lshr_ln, void %arrayidx2.case.63, i6 0, void %arrayidx2.case.0, i6 1, void %arrayidx2.case.1, i6 2, void %arrayidx2.case.2, i6 3, void %arrayidx2.case.3, i6 4, void %arrayidx2.case.4, i6 5, void %arrayidx2.case.5, i6 6, void %arrayidx2.case.6, i6 7, void %arrayidx2.case.7, i6 8, void %arrayidx2.case.8, i6 9, void %arrayidx2.case.9, i6 10, void %arrayidx2.case.10, i6 11, void %arrayidx2.case.11, i6 12, void %arrayidx2.case.12, i6 13, void %arrayidx2.case.13, i6 14, void %arrayidx2.case.14, i6 15, void %arrayidx2.case.15, i6 16, void %arrayidx2.case.16, i6 17, void %arrayidx2.case.17, i6 18, void %arrayidx2.case.18, i6 19, void %arrayidx2.case.19, i6 20, void %arrayidx2.case.20, i6 21, void %arrayidx2.case.21, i6 22, void %arrayidx2.case.22, i6 23, void %arrayidx2.case.23, i6 24, void %arrayidx2.case.24, i6 25, void %arrayidx2.case.25, i6 26, void %arrayidx2.case.26, i6 27, void %arrayidx2.case.27, i6 28, void %arrayidx2.case.28, i6 29, void %arrayidx2.case.29, i6 30, void %arrayidx2.case.30, i6 31, void %arrayidx2.case.31, i6 32, void %arrayidx2.case.32, i6 33, void %arrayidx2.case.33, i6 34, void %arrayidx2.case.34, i6 35, void %arrayidx2.case.35, i6 36, void %arrayidx2.case.36, i6 37, void %arrayidx2.case.37, i6 38, void %arrayidx2.case.38, i6 39, void %arrayidx2.case.39, i6 40, void %arrayidx2.case.40, i6 41, void %arrayidx2.case.41, i6 42, void %arrayidx2.case.42, i6 43, void %arrayidx2.case.43, i6 44, void %arrayidx2.case.44, i6 45, void %arrayidx2.case.45, i6 46, void %arrayidx2.case.46, i6 47, void %arrayidx2.case.47, i6 48, void %arrayidx2.case.48, i6 49, void %arrayidx2.case.49, i6 50, void %arrayidx2.case.50, i6 51, void %arrayidx2.case.51, i6 52, void %arrayidx2.case.52, i6 53, void %arrayidx2.case.53, i6 54, void %arrayidx2.case.54, i6 55, void %arrayidx2.case.55, i6 56, void %arrayidx2.case.56, i6 57, void %arrayidx2.case.57, i6 58, void %arrayidx2.case.58, i6 59, void %arrayidx2.case.59, i6 60, void %arrayidx2.case.60, i6 61, void %arrayidx2.case.61, i6 62, void %arrayidx2.case.62" [dft_1024/dft.cpp:19]   --->   Operation 210 'switch' 'switch_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.95>
ST_1 : Operation 211 [1/1] (1.58ns)   --->   "%store_ln18 = store i11 %add_ln18, i11 %n" [dft_1024/dft.cpp:18]   --->   Operation 211 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.58>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc" [dft_1024/dft.cpp:18]   --->   Operation 212 'br' 'br_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.45>
ST_2 : Operation 213 [1/2] (2.32ns)   --->   "%real_sample_0_load = load i4 %real_sample_0_addr" [dft_1024/dft.cpp:19]   --->   Operation 213 'load' 'real_sample_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %real_sample_0_load" [dft_1024/dft.cpp:19]   --->   Operation 214 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/2] (2.32ns)   --->   "%real_sample_1_load = load i4 %real_sample_1_addr" [dft_1024/dft.cpp:19]   --->   Operation 215 'load' 'real_sample_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i32 %real_sample_1_load" [dft_1024/dft.cpp:19]   --->   Operation 216 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/2] (2.32ns)   --->   "%real_sample_2_load = load i4 %real_sample_2_addr" [dft_1024/dft.cpp:19]   --->   Operation 217 'load' 'real_sample_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln19_2 = bitcast i32 %real_sample_2_load" [dft_1024/dft.cpp:19]   --->   Operation 218 'bitcast' 'bitcast_ln19_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/2] (2.32ns)   --->   "%real_sample_3_load = load i4 %real_sample_3_addr" [dft_1024/dft.cpp:19]   --->   Operation 219 'load' 'real_sample_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln19_3 = bitcast i32 %real_sample_3_load" [dft_1024/dft.cpp:19]   --->   Operation 220 'bitcast' 'bitcast_ln19_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/2] (2.32ns)   --->   "%real_sample_4_load = load i4 %real_sample_4_addr" [dft_1024/dft.cpp:19]   --->   Operation 221 'load' 'real_sample_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln19_4 = bitcast i32 %real_sample_4_load" [dft_1024/dft.cpp:19]   --->   Operation 222 'bitcast' 'bitcast_ln19_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/2] (2.32ns)   --->   "%real_sample_5_load = load i4 %real_sample_5_addr" [dft_1024/dft.cpp:19]   --->   Operation 223 'load' 'real_sample_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln19_5 = bitcast i32 %real_sample_5_load" [dft_1024/dft.cpp:19]   --->   Operation 224 'bitcast' 'bitcast_ln19_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/2] (2.32ns)   --->   "%real_sample_6_load = load i4 %real_sample_6_addr" [dft_1024/dft.cpp:19]   --->   Operation 225 'load' 'real_sample_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln19_6 = bitcast i32 %real_sample_6_load" [dft_1024/dft.cpp:19]   --->   Operation 226 'bitcast' 'bitcast_ln19_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/2] (2.32ns)   --->   "%real_sample_7_load = load i4 %real_sample_7_addr" [dft_1024/dft.cpp:19]   --->   Operation 227 'load' 'real_sample_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln19_7 = bitcast i32 %real_sample_7_load" [dft_1024/dft.cpp:19]   --->   Operation 228 'bitcast' 'bitcast_ln19_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/2] (2.32ns)   --->   "%real_sample_8_load = load i4 %real_sample_8_addr" [dft_1024/dft.cpp:19]   --->   Operation 229 'load' 'real_sample_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln19_8 = bitcast i32 %real_sample_8_load" [dft_1024/dft.cpp:19]   --->   Operation 230 'bitcast' 'bitcast_ln19_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/2] (2.32ns)   --->   "%real_sample_9_load = load i4 %real_sample_9_addr" [dft_1024/dft.cpp:19]   --->   Operation 231 'load' 'real_sample_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%bitcast_ln19_9 = bitcast i32 %real_sample_9_load" [dft_1024/dft.cpp:19]   --->   Operation 232 'bitcast' 'bitcast_ln19_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/2] (2.32ns)   --->   "%real_sample_10_load = load i4 %real_sample_10_addr" [dft_1024/dft.cpp:19]   --->   Operation 233 'load' 'real_sample_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln19_10 = bitcast i32 %real_sample_10_load" [dft_1024/dft.cpp:19]   --->   Operation 234 'bitcast' 'bitcast_ln19_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/2] (2.32ns)   --->   "%real_sample_11_load = load i4 %real_sample_11_addr" [dft_1024/dft.cpp:19]   --->   Operation 235 'load' 'real_sample_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%bitcast_ln19_11 = bitcast i32 %real_sample_11_load" [dft_1024/dft.cpp:19]   --->   Operation 236 'bitcast' 'bitcast_ln19_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/2] (2.32ns)   --->   "%real_sample_12_load = load i4 %real_sample_12_addr" [dft_1024/dft.cpp:19]   --->   Operation 237 'load' 'real_sample_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln19_12 = bitcast i32 %real_sample_12_load" [dft_1024/dft.cpp:19]   --->   Operation 238 'bitcast' 'bitcast_ln19_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/2] (2.32ns)   --->   "%real_sample_13_load = load i4 %real_sample_13_addr" [dft_1024/dft.cpp:19]   --->   Operation 239 'load' 'real_sample_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%bitcast_ln19_13 = bitcast i32 %real_sample_13_load" [dft_1024/dft.cpp:19]   --->   Operation 240 'bitcast' 'bitcast_ln19_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/2] (2.32ns)   --->   "%real_sample_14_load = load i4 %real_sample_14_addr" [dft_1024/dft.cpp:19]   --->   Operation 241 'load' 'real_sample_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln19_14 = bitcast i32 %real_sample_14_load" [dft_1024/dft.cpp:19]   --->   Operation 242 'bitcast' 'bitcast_ln19_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/2] (2.32ns)   --->   "%real_sample_15_load = load i4 %real_sample_15_addr" [dft_1024/dft.cpp:19]   --->   Operation 243 'load' 'real_sample_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%bitcast_ln19_15 = bitcast i32 %real_sample_15_load" [dft_1024/dft.cpp:19]   --->   Operation 244 'bitcast' 'bitcast_ln19_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/2] (2.32ns)   --->   "%real_sample_16_load = load i4 %real_sample_16_addr" [dft_1024/dft.cpp:19]   --->   Operation 245 'load' 'real_sample_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln19_16 = bitcast i32 %real_sample_16_load" [dft_1024/dft.cpp:19]   --->   Operation 246 'bitcast' 'bitcast_ln19_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/2] (2.32ns)   --->   "%real_sample_17_load = load i4 %real_sample_17_addr" [dft_1024/dft.cpp:19]   --->   Operation 247 'load' 'real_sample_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln19_17 = bitcast i32 %real_sample_17_load" [dft_1024/dft.cpp:19]   --->   Operation 248 'bitcast' 'bitcast_ln19_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/2] (2.32ns)   --->   "%real_sample_18_load = load i4 %real_sample_18_addr" [dft_1024/dft.cpp:19]   --->   Operation 249 'load' 'real_sample_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%bitcast_ln19_18 = bitcast i32 %real_sample_18_load" [dft_1024/dft.cpp:19]   --->   Operation 250 'bitcast' 'bitcast_ln19_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/2] (2.32ns)   --->   "%real_sample_19_load = load i4 %real_sample_19_addr" [dft_1024/dft.cpp:19]   --->   Operation 251 'load' 'real_sample_19_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln19_19 = bitcast i32 %real_sample_19_load" [dft_1024/dft.cpp:19]   --->   Operation 252 'bitcast' 'bitcast_ln19_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/2] (2.32ns)   --->   "%real_sample_20_load = load i4 %real_sample_20_addr" [dft_1024/dft.cpp:19]   --->   Operation 253 'load' 'real_sample_20_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln19_20 = bitcast i32 %real_sample_20_load" [dft_1024/dft.cpp:19]   --->   Operation 254 'bitcast' 'bitcast_ln19_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/2] (2.32ns)   --->   "%real_sample_21_load = load i4 %real_sample_21_addr" [dft_1024/dft.cpp:19]   --->   Operation 255 'load' 'real_sample_21_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln19_21 = bitcast i32 %real_sample_21_load" [dft_1024/dft.cpp:19]   --->   Operation 256 'bitcast' 'bitcast_ln19_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/2] (2.32ns)   --->   "%real_sample_22_load = load i4 %real_sample_22_addr" [dft_1024/dft.cpp:19]   --->   Operation 257 'load' 'real_sample_22_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%bitcast_ln19_22 = bitcast i32 %real_sample_22_load" [dft_1024/dft.cpp:19]   --->   Operation 258 'bitcast' 'bitcast_ln19_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/2] (2.32ns)   --->   "%real_sample_23_load = load i4 %real_sample_23_addr" [dft_1024/dft.cpp:19]   --->   Operation 259 'load' 'real_sample_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%bitcast_ln19_23 = bitcast i32 %real_sample_23_load" [dft_1024/dft.cpp:19]   --->   Operation 260 'bitcast' 'bitcast_ln19_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/2] (2.32ns)   --->   "%real_sample_24_load = load i4 %real_sample_24_addr" [dft_1024/dft.cpp:19]   --->   Operation 261 'load' 'real_sample_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%bitcast_ln19_24 = bitcast i32 %real_sample_24_load" [dft_1024/dft.cpp:19]   --->   Operation 262 'bitcast' 'bitcast_ln19_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/2] (2.32ns)   --->   "%real_sample_25_load = load i4 %real_sample_25_addr" [dft_1024/dft.cpp:19]   --->   Operation 263 'load' 'real_sample_25_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%bitcast_ln19_25 = bitcast i32 %real_sample_25_load" [dft_1024/dft.cpp:19]   --->   Operation 264 'bitcast' 'bitcast_ln19_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/2] (2.32ns)   --->   "%real_sample_26_load = load i4 %real_sample_26_addr" [dft_1024/dft.cpp:19]   --->   Operation 265 'load' 'real_sample_26_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%bitcast_ln19_26 = bitcast i32 %real_sample_26_load" [dft_1024/dft.cpp:19]   --->   Operation 266 'bitcast' 'bitcast_ln19_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/2] (2.32ns)   --->   "%real_sample_27_load = load i4 %real_sample_27_addr" [dft_1024/dft.cpp:19]   --->   Operation 267 'load' 'real_sample_27_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln19_27 = bitcast i32 %real_sample_27_load" [dft_1024/dft.cpp:19]   --->   Operation 268 'bitcast' 'bitcast_ln19_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/2] (2.32ns)   --->   "%real_sample_28_load = load i4 %real_sample_28_addr" [dft_1024/dft.cpp:19]   --->   Operation 269 'load' 'real_sample_28_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln19_28 = bitcast i32 %real_sample_28_load" [dft_1024/dft.cpp:19]   --->   Operation 270 'bitcast' 'bitcast_ln19_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/2] (2.32ns)   --->   "%real_sample_29_load = load i4 %real_sample_29_addr" [dft_1024/dft.cpp:19]   --->   Operation 271 'load' 'real_sample_29_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%bitcast_ln19_29 = bitcast i32 %real_sample_29_load" [dft_1024/dft.cpp:19]   --->   Operation 272 'bitcast' 'bitcast_ln19_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/2] (2.32ns)   --->   "%real_sample_30_load = load i4 %real_sample_30_addr" [dft_1024/dft.cpp:19]   --->   Operation 273 'load' 'real_sample_30_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln19_30 = bitcast i32 %real_sample_30_load" [dft_1024/dft.cpp:19]   --->   Operation 274 'bitcast' 'bitcast_ln19_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/2] (2.32ns)   --->   "%real_sample_31_load = load i4 %real_sample_31_addr" [dft_1024/dft.cpp:19]   --->   Operation 275 'load' 'real_sample_31_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%bitcast_ln19_31 = bitcast i32 %real_sample_31_load" [dft_1024/dft.cpp:19]   --->   Operation 276 'bitcast' 'bitcast_ln19_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/2] (2.32ns)   --->   "%real_sample_32_load = load i4 %real_sample_32_addr" [dft_1024/dft.cpp:19]   --->   Operation 277 'load' 'real_sample_32_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%bitcast_ln19_32 = bitcast i32 %real_sample_32_load" [dft_1024/dft.cpp:19]   --->   Operation 278 'bitcast' 'bitcast_ln19_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/2] (2.32ns)   --->   "%real_sample_33_load = load i4 %real_sample_33_addr" [dft_1024/dft.cpp:19]   --->   Operation 279 'load' 'real_sample_33_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%bitcast_ln19_33 = bitcast i32 %real_sample_33_load" [dft_1024/dft.cpp:19]   --->   Operation 280 'bitcast' 'bitcast_ln19_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/2] (2.32ns)   --->   "%real_sample_34_load = load i4 %real_sample_34_addr" [dft_1024/dft.cpp:19]   --->   Operation 281 'load' 'real_sample_34_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%bitcast_ln19_34 = bitcast i32 %real_sample_34_load" [dft_1024/dft.cpp:19]   --->   Operation 282 'bitcast' 'bitcast_ln19_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/2] (2.32ns)   --->   "%real_sample_35_load = load i4 %real_sample_35_addr" [dft_1024/dft.cpp:19]   --->   Operation 283 'load' 'real_sample_35_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln19_35 = bitcast i32 %real_sample_35_load" [dft_1024/dft.cpp:19]   --->   Operation 284 'bitcast' 'bitcast_ln19_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/2] (2.32ns)   --->   "%real_sample_36_load = load i4 %real_sample_36_addr" [dft_1024/dft.cpp:19]   --->   Operation 285 'load' 'real_sample_36_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln19_36 = bitcast i32 %real_sample_36_load" [dft_1024/dft.cpp:19]   --->   Operation 286 'bitcast' 'bitcast_ln19_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/2] (2.32ns)   --->   "%real_sample_37_load = load i4 %real_sample_37_addr" [dft_1024/dft.cpp:19]   --->   Operation 287 'load' 'real_sample_37_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%bitcast_ln19_37 = bitcast i32 %real_sample_37_load" [dft_1024/dft.cpp:19]   --->   Operation 288 'bitcast' 'bitcast_ln19_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/2] (2.32ns)   --->   "%real_sample_38_load = load i4 %real_sample_38_addr" [dft_1024/dft.cpp:19]   --->   Operation 289 'load' 'real_sample_38_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln19_38 = bitcast i32 %real_sample_38_load" [dft_1024/dft.cpp:19]   --->   Operation 290 'bitcast' 'bitcast_ln19_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/2] (2.32ns)   --->   "%real_sample_39_load = load i4 %real_sample_39_addr" [dft_1024/dft.cpp:19]   --->   Operation 291 'load' 'real_sample_39_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln19_39 = bitcast i32 %real_sample_39_load" [dft_1024/dft.cpp:19]   --->   Operation 292 'bitcast' 'bitcast_ln19_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/2] (2.32ns)   --->   "%real_sample_40_load = load i4 %real_sample_40_addr" [dft_1024/dft.cpp:19]   --->   Operation 293 'load' 'real_sample_40_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%bitcast_ln19_40 = bitcast i32 %real_sample_40_load" [dft_1024/dft.cpp:19]   --->   Operation 294 'bitcast' 'bitcast_ln19_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/2] (2.32ns)   --->   "%real_sample_41_load = load i4 %real_sample_41_addr" [dft_1024/dft.cpp:19]   --->   Operation 295 'load' 'real_sample_41_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%bitcast_ln19_41 = bitcast i32 %real_sample_41_load" [dft_1024/dft.cpp:19]   --->   Operation 296 'bitcast' 'bitcast_ln19_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/2] (2.32ns)   --->   "%real_sample_42_load = load i4 %real_sample_42_addr" [dft_1024/dft.cpp:19]   --->   Operation 297 'load' 'real_sample_42_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%bitcast_ln19_42 = bitcast i32 %real_sample_42_load" [dft_1024/dft.cpp:19]   --->   Operation 298 'bitcast' 'bitcast_ln19_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/2] (2.32ns)   --->   "%real_sample_43_load = load i4 %real_sample_43_addr" [dft_1024/dft.cpp:19]   --->   Operation 299 'load' 'real_sample_43_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%bitcast_ln19_43 = bitcast i32 %real_sample_43_load" [dft_1024/dft.cpp:19]   --->   Operation 300 'bitcast' 'bitcast_ln19_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/2] (2.32ns)   --->   "%real_sample_44_load = load i4 %real_sample_44_addr" [dft_1024/dft.cpp:19]   --->   Operation 301 'load' 'real_sample_44_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln19_44 = bitcast i32 %real_sample_44_load" [dft_1024/dft.cpp:19]   --->   Operation 302 'bitcast' 'bitcast_ln19_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/2] (2.32ns)   --->   "%real_sample_45_load = load i4 %real_sample_45_addr" [dft_1024/dft.cpp:19]   --->   Operation 303 'load' 'real_sample_45_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%bitcast_ln19_45 = bitcast i32 %real_sample_45_load" [dft_1024/dft.cpp:19]   --->   Operation 304 'bitcast' 'bitcast_ln19_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/2] (2.32ns)   --->   "%real_sample_46_load = load i4 %real_sample_46_addr" [dft_1024/dft.cpp:19]   --->   Operation 305 'load' 'real_sample_46_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%bitcast_ln19_46 = bitcast i32 %real_sample_46_load" [dft_1024/dft.cpp:19]   --->   Operation 306 'bitcast' 'bitcast_ln19_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/2] (2.32ns)   --->   "%real_sample_47_load = load i4 %real_sample_47_addr" [dft_1024/dft.cpp:19]   --->   Operation 307 'load' 'real_sample_47_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln19_47 = bitcast i32 %real_sample_47_load" [dft_1024/dft.cpp:19]   --->   Operation 308 'bitcast' 'bitcast_ln19_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/2] (2.32ns)   --->   "%real_sample_48_load = load i4 %real_sample_48_addr" [dft_1024/dft.cpp:19]   --->   Operation 309 'load' 'real_sample_48_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%bitcast_ln19_48 = bitcast i32 %real_sample_48_load" [dft_1024/dft.cpp:19]   --->   Operation 310 'bitcast' 'bitcast_ln19_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/2] (2.32ns)   --->   "%real_sample_49_load = load i4 %real_sample_49_addr" [dft_1024/dft.cpp:19]   --->   Operation 311 'load' 'real_sample_49_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%bitcast_ln19_49 = bitcast i32 %real_sample_49_load" [dft_1024/dft.cpp:19]   --->   Operation 312 'bitcast' 'bitcast_ln19_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/2] (2.32ns)   --->   "%real_sample_50_load = load i4 %real_sample_50_addr" [dft_1024/dft.cpp:19]   --->   Operation 313 'load' 'real_sample_50_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln19_50 = bitcast i32 %real_sample_50_load" [dft_1024/dft.cpp:19]   --->   Operation 314 'bitcast' 'bitcast_ln19_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/2] (2.32ns)   --->   "%real_sample_51_load = load i4 %real_sample_51_addr" [dft_1024/dft.cpp:19]   --->   Operation 315 'load' 'real_sample_51_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%bitcast_ln19_51 = bitcast i32 %real_sample_51_load" [dft_1024/dft.cpp:19]   --->   Operation 316 'bitcast' 'bitcast_ln19_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/2] (2.32ns)   --->   "%real_sample_52_load = load i4 %real_sample_52_addr" [dft_1024/dft.cpp:19]   --->   Operation 317 'load' 'real_sample_52_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%bitcast_ln19_52 = bitcast i32 %real_sample_52_load" [dft_1024/dft.cpp:19]   --->   Operation 318 'bitcast' 'bitcast_ln19_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/2] (2.32ns)   --->   "%real_sample_53_load = load i4 %real_sample_53_addr" [dft_1024/dft.cpp:19]   --->   Operation 319 'load' 'real_sample_53_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%bitcast_ln19_53 = bitcast i32 %real_sample_53_load" [dft_1024/dft.cpp:19]   --->   Operation 320 'bitcast' 'bitcast_ln19_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/2] (2.32ns)   --->   "%real_sample_54_load = load i4 %real_sample_54_addr" [dft_1024/dft.cpp:19]   --->   Operation 321 'load' 'real_sample_54_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%bitcast_ln19_54 = bitcast i32 %real_sample_54_load" [dft_1024/dft.cpp:19]   --->   Operation 322 'bitcast' 'bitcast_ln19_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/2] (2.32ns)   --->   "%real_sample_55_load = load i4 %real_sample_55_addr" [dft_1024/dft.cpp:19]   --->   Operation 323 'load' 'real_sample_55_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%bitcast_ln19_55 = bitcast i32 %real_sample_55_load" [dft_1024/dft.cpp:19]   --->   Operation 324 'bitcast' 'bitcast_ln19_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/2] (2.32ns)   --->   "%real_sample_56_load = load i4 %real_sample_56_addr" [dft_1024/dft.cpp:19]   --->   Operation 325 'load' 'real_sample_56_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln19_56 = bitcast i32 %real_sample_56_load" [dft_1024/dft.cpp:19]   --->   Operation 326 'bitcast' 'bitcast_ln19_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/2] (2.32ns)   --->   "%real_sample_57_load = load i4 %real_sample_57_addr" [dft_1024/dft.cpp:19]   --->   Operation 327 'load' 'real_sample_57_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%bitcast_ln19_57 = bitcast i32 %real_sample_57_load" [dft_1024/dft.cpp:19]   --->   Operation 328 'bitcast' 'bitcast_ln19_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/2] (2.32ns)   --->   "%real_sample_58_load = load i4 %real_sample_58_addr" [dft_1024/dft.cpp:19]   --->   Operation 329 'load' 'real_sample_58_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%bitcast_ln19_58 = bitcast i32 %real_sample_58_load" [dft_1024/dft.cpp:19]   --->   Operation 330 'bitcast' 'bitcast_ln19_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/2] (2.32ns)   --->   "%real_sample_59_load = load i4 %real_sample_59_addr" [dft_1024/dft.cpp:19]   --->   Operation 331 'load' 'real_sample_59_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%bitcast_ln19_59 = bitcast i32 %real_sample_59_load" [dft_1024/dft.cpp:19]   --->   Operation 332 'bitcast' 'bitcast_ln19_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/2] (2.32ns)   --->   "%real_sample_60_load = load i4 %real_sample_60_addr" [dft_1024/dft.cpp:19]   --->   Operation 333 'load' 'real_sample_60_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%bitcast_ln19_60 = bitcast i32 %real_sample_60_load" [dft_1024/dft.cpp:19]   --->   Operation 334 'bitcast' 'bitcast_ln19_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/2] (2.32ns)   --->   "%real_sample_61_load = load i4 %real_sample_61_addr" [dft_1024/dft.cpp:19]   --->   Operation 335 'load' 'real_sample_61_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%bitcast_ln19_61 = bitcast i32 %real_sample_61_load" [dft_1024/dft.cpp:19]   --->   Operation 336 'bitcast' 'bitcast_ln19_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/2] (2.32ns)   --->   "%real_sample_62_load = load i4 %real_sample_62_addr" [dft_1024/dft.cpp:19]   --->   Operation 337 'load' 'real_sample_62_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln19_62 = bitcast i32 %real_sample_62_load" [dft_1024/dft.cpp:19]   --->   Operation 338 'bitcast' 'bitcast_ln19_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/2] (2.32ns)   --->   "%real_sample_63_load = load i4 %real_sample_63_addr" [dft_1024/dft.cpp:19]   --->   Operation 339 'load' 'real_sample_63_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%bitcast_ln19_63 = bitcast i32 %real_sample_63_load" [dft_1024/dft.cpp:19]   --->   Operation 340 'bitcast' 'bitcast_ln19_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (3.13ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.64float.i6, i32 %bitcast_ln19, i32 %bitcast_ln19_1, i32 %bitcast_ln19_2, i32 %bitcast_ln19_3, i32 %bitcast_ln19_4, i32 %bitcast_ln19_5, i32 %bitcast_ln19_6, i32 %bitcast_ln19_7, i32 %bitcast_ln19_8, i32 %bitcast_ln19_9, i32 %bitcast_ln19_10, i32 %bitcast_ln19_11, i32 %bitcast_ln19_12, i32 %bitcast_ln19_13, i32 %bitcast_ln19_14, i32 %bitcast_ln19_15, i32 %bitcast_ln19_16, i32 %bitcast_ln19_17, i32 %bitcast_ln19_18, i32 %bitcast_ln19_19, i32 %bitcast_ln19_20, i32 %bitcast_ln19_21, i32 %bitcast_ln19_22, i32 %bitcast_ln19_23, i32 %bitcast_ln19_24, i32 %bitcast_ln19_25, i32 %bitcast_ln19_26, i32 %bitcast_ln19_27, i32 %bitcast_ln19_28, i32 %bitcast_ln19_29, i32 %bitcast_ln19_30, i32 %bitcast_ln19_31, i32 %bitcast_ln19_32, i32 %bitcast_ln19_33, i32 %bitcast_ln19_34, i32 %bitcast_ln19_35, i32 %bitcast_ln19_36, i32 %bitcast_ln19_37, i32 %bitcast_ln19_38, i32 %bitcast_ln19_39, i32 %bitcast_ln19_40, i32 %bitcast_ln19_41, i32 %bitcast_ln19_42, i32 %bitcast_ln19_43, i32 %bitcast_ln19_44, i32 %bitcast_ln19_45, i32 %bitcast_ln19_46, i32 %bitcast_ln19_47, i32 %bitcast_ln19_48, i32 %bitcast_ln19_49, i32 %bitcast_ln19_50, i32 %bitcast_ln19_51, i32 %bitcast_ln19_52, i32 %bitcast_ln19_53, i32 %bitcast_ln19_54, i32 %bitcast_ln19_55, i32 %bitcast_ln19_56, i32 %bitcast_ln19_57, i32 %bitcast_ln19_58, i32 %bitcast_ln19_59, i32 %bitcast_ln19_60, i32 %bitcast_ln19_61, i32 %bitcast_ln19_62, i32 %bitcast_ln19_63, i6 %lshr_ln" [dft_1024/dft.cpp:19]   --->   Operation 341 'mux' 'tmp' <Predicate = true> <Delay = 3.13> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 535 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [dft_1024/dft.cpp:12]   --->   Operation 342 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i32 %temp, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 343 'getelementptr' 'temp_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%temp_1_addr = getelementptr i32 %temp_1, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 344 'getelementptr' 'temp_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%temp_2_addr = getelementptr i32 %temp_2, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 345 'getelementptr' 'temp_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%temp_3_addr = getelementptr i32 %temp_3, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 346 'getelementptr' 'temp_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%temp_4_addr = getelementptr i32 %temp_4, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 347 'getelementptr' 'temp_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%temp_5_addr = getelementptr i32 %temp_5, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 348 'getelementptr' 'temp_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%temp_6_addr = getelementptr i32 %temp_6, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 349 'getelementptr' 'temp_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%temp_7_addr = getelementptr i32 %temp_7, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 350 'getelementptr' 'temp_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%temp_8_addr = getelementptr i32 %temp_8, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 351 'getelementptr' 'temp_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%temp_9_addr = getelementptr i32 %temp_9, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 352 'getelementptr' 'temp_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%temp_10_addr = getelementptr i32 %temp_10, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 353 'getelementptr' 'temp_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%temp_11_addr = getelementptr i32 %temp_11, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 354 'getelementptr' 'temp_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%temp_12_addr = getelementptr i32 %temp_12, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 355 'getelementptr' 'temp_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%temp_13_addr = getelementptr i32 %temp_13, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 356 'getelementptr' 'temp_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%temp_14_addr = getelementptr i32 %temp_14, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 357 'getelementptr' 'temp_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%temp_15_addr = getelementptr i32 %temp_15, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 358 'getelementptr' 'temp_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%temp_16_addr = getelementptr i32 %temp_16, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 359 'getelementptr' 'temp_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%temp_17_addr = getelementptr i32 %temp_17, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 360 'getelementptr' 'temp_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%temp_18_addr = getelementptr i32 %temp_18, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 361 'getelementptr' 'temp_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%temp_19_addr = getelementptr i32 %temp_19, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 362 'getelementptr' 'temp_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%temp_20_addr = getelementptr i32 %temp_20, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 363 'getelementptr' 'temp_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%temp_21_addr = getelementptr i32 %temp_21, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 364 'getelementptr' 'temp_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%temp_22_addr = getelementptr i32 %temp_22, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 365 'getelementptr' 'temp_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%temp_23_addr = getelementptr i32 %temp_23, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 366 'getelementptr' 'temp_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%temp_24_addr = getelementptr i32 %temp_24, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 367 'getelementptr' 'temp_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%temp_25_addr = getelementptr i32 %temp_25, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 368 'getelementptr' 'temp_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%temp_26_addr = getelementptr i32 %temp_26, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 369 'getelementptr' 'temp_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%temp_27_addr = getelementptr i32 %temp_27, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 370 'getelementptr' 'temp_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%temp_28_addr = getelementptr i32 %temp_28, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 371 'getelementptr' 'temp_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%temp_29_addr = getelementptr i32 %temp_29, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 372 'getelementptr' 'temp_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%temp_30_addr = getelementptr i32 %temp_30, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 373 'getelementptr' 'temp_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%temp_31_addr = getelementptr i32 %temp_31, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 374 'getelementptr' 'temp_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%temp_32_addr = getelementptr i32 %temp_32, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 375 'getelementptr' 'temp_32_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%temp_33_addr = getelementptr i32 %temp_33, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 376 'getelementptr' 'temp_33_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%temp_34_addr = getelementptr i32 %temp_34, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 377 'getelementptr' 'temp_34_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%temp_35_addr = getelementptr i32 %temp_35, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 378 'getelementptr' 'temp_35_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%temp_36_addr = getelementptr i32 %temp_36, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 379 'getelementptr' 'temp_36_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%temp_37_addr = getelementptr i32 %temp_37, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 380 'getelementptr' 'temp_37_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%temp_38_addr = getelementptr i32 %temp_38, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 381 'getelementptr' 'temp_38_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%temp_39_addr = getelementptr i32 %temp_39, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 382 'getelementptr' 'temp_39_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%temp_40_addr = getelementptr i32 %temp_40, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 383 'getelementptr' 'temp_40_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%temp_41_addr = getelementptr i32 %temp_41, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 384 'getelementptr' 'temp_41_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%temp_42_addr = getelementptr i32 %temp_42, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 385 'getelementptr' 'temp_42_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%temp_43_addr = getelementptr i32 %temp_43, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 386 'getelementptr' 'temp_43_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%temp_44_addr = getelementptr i32 %temp_44, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 387 'getelementptr' 'temp_44_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%temp_45_addr = getelementptr i32 %temp_45, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 388 'getelementptr' 'temp_45_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%temp_46_addr = getelementptr i32 %temp_46, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 389 'getelementptr' 'temp_46_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%temp_47_addr = getelementptr i32 %temp_47, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 390 'getelementptr' 'temp_47_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%temp_48_addr = getelementptr i32 %temp_48, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 391 'getelementptr' 'temp_48_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%temp_49_addr = getelementptr i32 %temp_49, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 392 'getelementptr' 'temp_49_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%temp_50_addr = getelementptr i32 %temp_50, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 393 'getelementptr' 'temp_50_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%temp_51_addr = getelementptr i32 %temp_51, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 394 'getelementptr' 'temp_51_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%temp_52_addr = getelementptr i32 %temp_52, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 395 'getelementptr' 'temp_52_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%temp_53_addr = getelementptr i32 %temp_53, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 396 'getelementptr' 'temp_53_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%temp_54_addr = getelementptr i32 %temp_54, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 397 'getelementptr' 'temp_54_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%temp_55_addr = getelementptr i32 %temp_55, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 398 'getelementptr' 'temp_55_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%temp_56_addr = getelementptr i32 %temp_56, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 399 'getelementptr' 'temp_56_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%temp_57_addr = getelementptr i32 %temp_57, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 400 'getelementptr' 'temp_57_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%temp_58_addr = getelementptr i32 %temp_58, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 401 'getelementptr' 'temp_58_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%temp_59_addr = getelementptr i32 %temp_59, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 402 'getelementptr' 'temp_59_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%temp_60_addr = getelementptr i32 %temp_60, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 403 'getelementptr' 'temp_60_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%temp_61_addr = getelementptr i32 %temp_61, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 404 'getelementptr' 'temp_61_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%temp_62_addr = getelementptr i32 %temp_62, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 405 'getelementptr' 'temp_62_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%temp_63_addr = getelementptr i32 %temp_63, i64 0, i64 %zext_ln19" [dft_1024/dft.cpp:19]   --->   Operation 406 'getelementptr' 'temp_63_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_62_addr" [dft_1024/dft.cpp:19]   --->   Operation 407 'store' 'store_ln19' <Predicate = (lshr_ln == 62)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 408 'br' 'br_ln19' <Predicate = (lshr_ln == 62)> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_61_addr" [dft_1024/dft.cpp:19]   --->   Operation 409 'store' 'store_ln19' <Predicate = (lshr_ln == 61)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 410 'br' 'br_ln19' <Predicate = (lshr_ln == 61)> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_60_addr" [dft_1024/dft.cpp:19]   --->   Operation 411 'store' 'store_ln19' <Predicate = (lshr_ln == 60)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 412 'br' 'br_ln19' <Predicate = (lshr_ln == 60)> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_59_addr" [dft_1024/dft.cpp:19]   --->   Operation 413 'store' 'store_ln19' <Predicate = (lshr_ln == 59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 414 'br' 'br_ln19' <Predicate = (lshr_ln == 59)> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_58_addr" [dft_1024/dft.cpp:19]   --->   Operation 415 'store' 'store_ln19' <Predicate = (lshr_ln == 58)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 416 'br' 'br_ln19' <Predicate = (lshr_ln == 58)> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_57_addr" [dft_1024/dft.cpp:19]   --->   Operation 417 'store' 'store_ln19' <Predicate = (lshr_ln == 57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 418 'br' 'br_ln19' <Predicate = (lshr_ln == 57)> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_56_addr" [dft_1024/dft.cpp:19]   --->   Operation 419 'store' 'store_ln19' <Predicate = (lshr_ln == 56)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 420 'br' 'br_ln19' <Predicate = (lshr_ln == 56)> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_55_addr" [dft_1024/dft.cpp:19]   --->   Operation 421 'store' 'store_ln19' <Predicate = (lshr_ln == 55)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 422 'br' 'br_ln19' <Predicate = (lshr_ln == 55)> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_54_addr" [dft_1024/dft.cpp:19]   --->   Operation 423 'store' 'store_ln19' <Predicate = (lshr_ln == 54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 424 'br' 'br_ln19' <Predicate = (lshr_ln == 54)> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_53_addr" [dft_1024/dft.cpp:19]   --->   Operation 425 'store' 'store_ln19' <Predicate = (lshr_ln == 53)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 426 'br' 'br_ln19' <Predicate = (lshr_ln == 53)> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_52_addr" [dft_1024/dft.cpp:19]   --->   Operation 427 'store' 'store_ln19' <Predicate = (lshr_ln == 52)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 428 'br' 'br_ln19' <Predicate = (lshr_ln == 52)> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_51_addr" [dft_1024/dft.cpp:19]   --->   Operation 429 'store' 'store_ln19' <Predicate = (lshr_ln == 51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 430 'br' 'br_ln19' <Predicate = (lshr_ln == 51)> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_50_addr" [dft_1024/dft.cpp:19]   --->   Operation 431 'store' 'store_ln19' <Predicate = (lshr_ln == 50)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 432 'br' 'br_ln19' <Predicate = (lshr_ln == 50)> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_49_addr" [dft_1024/dft.cpp:19]   --->   Operation 433 'store' 'store_ln19' <Predicate = (lshr_ln == 49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 434 'br' 'br_ln19' <Predicate = (lshr_ln == 49)> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_48_addr" [dft_1024/dft.cpp:19]   --->   Operation 435 'store' 'store_ln19' <Predicate = (lshr_ln == 48)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 436 'br' 'br_ln19' <Predicate = (lshr_ln == 48)> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_47_addr" [dft_1024/dft.cpp:19]   --->   Operation 437 'store' 'store_ln19' <Predicate = (lshr_ln == 47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 438 'br' 'br_ln19' <Predicate = (lshr_ln == 47)> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_46_addr" [dft_1024/dft.cpp:19]   --->   Operation 439 'store' 'store_ln19' <Predicate = (lshr_ln == 46)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 440 'br' 'br_ln19' <Predicate = (lshr_ln == 46)> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_45_addr" [dft_1024/dft.cpp:19]   --->   Operation 441 'store' 'store_ln19' <Predicate = (lshr_ln == 45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 442 'br' 'br_ln19' <Predicate = (lshr_ln == 45)> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_44_addr" [dft_1024/dft.cpp:19]   --->   Operation 443 'store' 'store_ln19' <Predicate = (lshr_ln == 44)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 444 'br' 'br_ln19' <Predicate = (lshr_ln == 44)> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_43_addr" [dft_1024/dft.cpp:19]   --->   Operation 445 'store' 'store_ln19' <Predicate = (lshr_ln == 43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 446 'br' 'br_ln19' <Predicate = (lshr_ln == 43)> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_42_addr" [dft_1024/dft.cpp:19]   --->   Operation 447 'store' 'store_ln19' <Predicate = (lshr_ln == 42)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 448 'br' 'br_ln19' <Predicate = (lshr_ln == 42)> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_41_addr" [dft_1024/dft.cpp:19]   --->   Operation 449 'store' 'store_ln19' <Predicate = (lshr_ln == 41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 450 'br' 'br_ln19' <Predicate = (lshr_ln == 41)> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_40_addr" [dft_1024/dft.cpp:19]   --->   Operation 451 'store' 'store_ln19' <Predicate = (lshr_ln == 40)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 452 'br' 'br_ln19' <Predicate = (lshr_ln == 40)> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_39_addr" [dft_1024/dft.cpp:19]   --->   Operation 453 'store' 'store_ln19' <Predicate = (lshr_ln == 39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 454 'br' 'br_ln19' <Predicate = (lshr_ln == 39)> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_38_addr" [dft_1024/dft.cpp:19]   --->   Operation 455 'store' 'store_ln19' <Predicate = (lshr_ln == 38)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 456 'br' 'br_ln19' <Predicate = (lshr_ln == 38)> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_37_addr" [dft_1024/dft.cpp:19]   --->   Operation 457 'store' 'store_ln19' <Predicate = (lshr_ln == 37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 458 'br' 'br_ln19' <Predicate = (lshr_ln == 37)> <Delay = 0.00>
ST_3 : Operation 459 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_36_addr" [dft_1024/dft.cpp:19]   --->   Operation 459 'store' 'store_ln19' <Predicate = (lshr_ln == 36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 460 'br' 'br_ln19' <Predicate = (lshr_ln == 36)> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_35_addr" [dft_1024/dft.cpp:19]   --->   Operation 461 'store' 'store_ln19' <Predicate = (lshr_ln == 35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 462 'br' 'br_ln19' <Predicate = (lshr_ln == 35)> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_34_addr" [dft_1024/dft.cpp:19]   --->   Operation 463 'store' 'store_ln19' <Predicate = (lshr_ln == 34)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 464 'br' 'br_ln19' <Predicate = (lshr_ln == 34)> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_33_addr" [dft_1024/dft.cpp:19]   --->   Operation 465 'store' 'store_ln19' <Predicate = (lshr_ln == 33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 466 'br' 'br_ln19' <Predicate = (lshr_ln == 33)> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_32_addr" [dft_1024/dft.cpp:19]   --->   Operation 467 'store' 'store_ln19' <Predicate = (lshr_ln == 32)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 468 'br' 'br_ln19' <Predicate = (lshr_ln == 32)> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_31_addr" [dft_1024/dft.cpp:19]   --->   Operation 469 'store' 'store_ln19' <Predicate = (lshr_ln == 31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 470 'br' 'br_ln19' <Predicate = (lshr_ln == 31)> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_30_addr" [dft_1024/dft.cpp:19]   --->   Operation 471 'store' 'store_ln19' <Predicate = (lshr_ln == 30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 472 'br' 'br_ln19' <Predicate = (lshr_ln == 30)> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_29_addr" [dft_1024/dft.cpp:19]   --->   Operation 473 'store' 'store_ln19' <Predicate = (lshr_ln == 29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 474 'br' 'br_ln19' <Predicate = (lshr_ln == 29)> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_28_addr" [dft_1024/dft.cpp:19]   --->   Operation 475 'store' 'store_ln19' <Predicate = (lshr_ln == 28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 476 'br' 'br_ln19' <Predicate = (lshr_ln == 28)> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_27_addr" [dft_1024/dft.cpp:19]   --->   Operation 477 'store' 'store_ln19' <Predicate = (lshr_ln == 27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 478 'br' 'br_ln19' <Predicate = (lshr_ln == 27)> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_26_addr" [dft_1024/dft.cpp:19]   --->   Operation 479 'store' 'store_ln19' <Predicate = (lshr_ln == 26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 480 'br' 'br_ln19' <Predicate = (lshr_ln == 26)> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_25_addr" [dft_1024/dft.cpp:19]   --->   Operation 481 'store' 'store_ln19' <Predicate = (lshr_ln == 25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 482 'br' 'br_ln19' <Predicate = (lshr_ln == 25)> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_24_addr" [dft_1024/dft.cpp:19]   --->   Operation 483 'store' 'store_ln19' <Predicate = (lshr_ln == 24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 484 'br' 'br_ln19' <Predicate = (lshr_ln == 24)> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_23_addr" [dft_1024/dft.cpp:19]   --->   Operation 485 'store' 'store_ln19' <Predicate = (lshr_ln == 23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 486 'br' 'br_ln19' <Predicate = (lshr_ln == 23)> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_22_addr" [dft_1024/dft.cpp:19]   --->   Operation 487 'store' 'store_ln19' <Predicate = (lshr_ln == 22)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 488 'br' 'br_ln19' <Predicate = (lshr_ln == 22)> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_21_addr" [dft_1024/dft.cpp:19]   --->   Operation 489 'store' 'store_ln19' <Predicate = (lshr_ln == 21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 490 'br' 'br_ln19' <Predicate = (lshr_ln == 21)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_20_addr" [dft_1024/dft.cpp:19]   --->   Operation 491 'store' 'store_ln19' <Predicate = (lshr_ln == 20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 492 'br' 'br_ln19' <Predicate = (lshr_ln == 20)> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_19_addr" [dft_1024/dft.cpp:19]   --->   Operation 493 'store' 'store_ln19' <Predicate = (lshr_ln == 19)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 494 'br' 'br_ln19' <Predicate = (lshr_ln == 19)> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_18_addr" [dft_1024/dft.cpp:19]   --->   Operation 495 'store' 'store_ln19' <Predicate = (lshr_ln == 18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 496 'br' 'br_ln19' <Predicate = (lshr_ln == 18)> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_17_addr" [dft_1024/dft.cpp:19]   --->   Operation 497 'store' 'store_ln19' <Predicate = (lshr_ln == 17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 498 'br' 'br_ln19' <Predicate = (lshr_ln == 17)> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_16_addr" [dft_1024/dft.cpp:19]   --->   Operation 499 'store' 'store_ln19' <Predicate = (lshr_ln == 16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 500 'br' 'br_ln19' <Predicate = (lshr_ln == 16)> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_15_addr" [dft_1024/dft.cpp:19]   --->   Operation 501 'store' 'store_ln19' <Predicate = (lshr_ln == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 502 'br' 'br_ln19' <Predicate = (lshr_ln == 15)> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_14_addr" [dft_1024/dft.cpp:19]   --->   Operation 503 'store' 'store_ln19' <Predicate = (lshr_ln == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 504 'br' 'br_ln19' <Predicate = (lshr_ln == 14)> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_13_addr" [dft_1024/dft.cpp:19]   --->   Operation 505 'store' 'store_ln19' <Predicate = (lshr_ln == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 506 'br' 'br_ln19' <Predicate = (lshr_ln == 13)> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_12_addr" [dft_1024/dft.cpp:19]   --->   Operation 507 'store' 'store_ln19' <Predicate = (lshr_ln == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 508 'br' 'br_ln19' <Predicate = (lshr_ln == 12)> <Delay = 0.00>
ST_3 : Operation 509 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_11_addr" [dft_1024/dft.cpp:19]   --->   Operation 509 'store' 'store_ln19' <Predicate = (lshr_ln == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 510 'br' 'br_ln19' <Predicate = (lshr_ln == 11)> <Delay = 0.00>
ST_3 : Operation 511 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_10_addr" [dft_1024/dft.cpp:19]   --->   Operation 511 'store' 'store_ln19' <Predicate = (lshr_ln == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 512 'br' 'br_ln19' <Predicate = (lshr_ln == 10)> <Delay = 0.00>
ST_3 : Operation 513 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_9_addr" [dft_1024/dft.cpp:19]   --->   Operation 513 'store' 'store_ln19' <Predicate = (lshr_ln == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 514 'br' 'br_ln19' <Predicate = (lshr_ln == 9)> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_8_addr" [dft_1024/dft.cpp:19]   --->   Operation 515 'store' 'store_ln19' <Predicate = (lshr_ln == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 516 'br' 'br_ln19' <Predicate = (lshr_ln == 8)> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_7_addr" [dft_1024/dft.cpp:19]   --->   Operation 517 'store' 'store_ln19' <Predicate = (lshr_ln == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 518 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 518 'br' 'br_ln19' <Predicate = (lshr_ln == 7)> <Delay = 0.00>
ST_3 : Operation 519 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_6_addr" [dft_1024/dft.cpp:19]   --->   Operation 519 'store' 'store_ln19' <Predicate = (lshr_ln == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 520 'br' 'br_ln19' <Predicate = (lshr_ln == 6)> <Delay = 0.00>
ST_3 : Operation 521 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_5_addr" [dft_1024/dft.cpp:19]   --->   Operation 521 'store' 'store_ln19' <Predicate = (lshr_ln == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 522 'br' 'br_ln19' <Predicate = (lshr_ln == 5)> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_4_addr" [dft_1024/dft.cpp:19]   --->   Operation 523 'store' 'store_ln19' <Predicate = (lshr_ln == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 524 'br' 'br_ln19' <Predicate = (lshr_ln == 4)> <Delay = 0.00>
ST_3 : Operation 525 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_3_addr" [dft_1024/dft.cpp:19]   --->   Operation 525 'store' 'store_ln19' <Predicate = (lshr_ln == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 526 'br' 'br_ln19' <Predicate = (lshr_ln == 3)> <Delay = 0.00>
ST_3 : Operation 527 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_2_addr" [dft_1024/dft.cpp:19]   --->   Operation 527 'store' 'store_ln19' <Predicate = (lshr_ln == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 528 'br' 'br_ln19' <Predicate = (lshr_ln == 2)> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_1_addr" [dft_1024/dft.cpp:19]   --->   Operation 529 'store' 'store_ln19' <Predicate = (lshr_ln == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 530 'br' 'br_ln19' <Predicate = (lshr_ln == 1)> <Delay = 0.00>
ST_3 : Operation 531 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_addr" [dft_1024/dft.cpp:19]   --->   Operation 531 'store' 'store_ln19' <Predicate = (lshr_ln == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 532 'br' 'br_ln19' <Predicate = (lshr_ln == 0)> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (2.32ns)   --->   "%store_ln19 = store i32 %tmp, i4 %temp_63_addr" [dft_1024/dft.cpp:19]   --->   Operation 533 'store' 'store_ln19' <Predicate = (lshr_ln == 63)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln19 = br void %arrayidx2.exit" [dft_1024/dft.cpp:19]   --->   Operation 534 'br' 'br_ln19' <Predicate = (lshr_ln == 63)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	'alloca' operation ('n') [129]  (0 ns)
	'load' operation ('n') on local variable 'n' [197]  (0 ns)
	'add' operation ('add_ln18', dft_1024/dft.cpp:18) [201]  (1.64 ns)
	'store' operation ('store_ln18', dft_1024/dft.cpp:18) of variable 'add_ln18', dft_1024/dft.cpp:18 on local variable 'n' [659]  (1.59 ns)
	blocking operation 0.241 ns on control path)

 <State 2>: 5.46ns
The critical path consists of the following:
	'load' operation ('real_sample_0_load', dft_1024/dft.cpp:19) on array 'real_sample_0' [209]  (2.32 ns)
	'mux' operation ('tmp', dft_1024/dft.cpp:19) [400]  (3.14 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('temp_58_addr', dft_1024/dft.cpp:19) [459]  (0 ns)
	'store' operation ('store_ln19', dft_1024/dft.cpp:19) of variable 'tmp', dft_1024/dft.cpp:19 on array 'temp_58' [479]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
