// Seed: 69762952
`timescale 1 ps / 1ps `timescale 1 ps / 1 ps
module module_0 (
    input id_0
);
  logic id_1;
  reg   id_2;
  always id_2 <= #1 id_2;
  logic id_3;
endmodule
module module_1;
  assign id_1 = 1;
endmodule
