{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1493423770439 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Fitter" 0 -1 1493423770439 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "darkroom_top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"darkroom_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1493423770541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493423770581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493423770581 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 4142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1493423770627 ""}  } { { "db/pll_altpll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 4142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1493423770627 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1493423770980 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1493423770987 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493423771291 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493423771291 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493423771291 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493423771291 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493423771322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38604 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493423771322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38606 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493423771322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38608 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493423771322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38610 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493423771322 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1493423771322 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1493423771330 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1493423772570 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/SDC1.sdc " "Reading SDC File: 'output_files/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1493423775831 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1493423775893 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1493423775893 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1493423775893 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor15_signal " "Node: sensor15_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst42\|data_available sensor15_signal " "Register lighthouse:inst42\|data_available is being clocked by sensor15_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775932 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775932 "|darkroom_top|sensor15_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor14_signal " "Node: sensor14_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst40\|data_available sensor14_signal " "Register lighthouse:inst40\|data_available is being clocked by sensor14_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775932 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775932 "|darkroom_top|sensor14_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor13_signal " "Node: sensor13_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst38\|data_available sensor13_signal " "Register lighthouse:inst38\|data_available is being clocked by sensor13_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775932 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775932 "|darkroom_top|sensor13_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor12_signal " "Node: sensor12_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst36\|data_available sensor12_signal " "Register lighthouse:inst36\|data_available is being clocked by sensor12_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775932 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775932 "|darkroom_top|sensor12_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor11_signal " "Node: sensor11_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst34\|data_available sensor11_signal " "Register lighthouse:inst34\|data_available is being clocked by sensor11_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775932 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775932 "|darkroom_top|sensor11_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor9_signal " "Node: sensor9_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst29\|data_available sensor9_signal " "Register lighthouse:inst29\|data_available is being clocked by sensor9_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775933 "|darkroom_top|sensor9_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor8_signal " "Node: sensor8_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst27\|data_available sensor8_signal " "Register lighthouse:inst27\|data_available is being clocked by sensor8_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775933 "|darkroom_top|sensor8_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor10_signal " "Node: sensor10_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst31\|data_available sensor10_signal " "Register lighthouse:inst31\|data_available is being clocked by sensor10_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775933 "|darkroom_top|sensor10_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor0_signal " "Node: sensor0_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst6\|data_available sensor0_signal " "Register lighthouse:inst6\|data_available is being clocked by sensor0_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775933 "|darkroom_top|sensor0_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor7_signal " "Node: sensor7_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst15\|data_available sensor7_signal " "Register lighthouse:inst15\|data_available is being clocked by sensor7_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775933 "|darkroom_top|sensor7_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor6_signal " "Node: sensor6_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst13\|data_available sensor6_signal " "Register lighthouse:inst13\|data_available is being clocked by sensor6_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775933 "|darkroom_top|sensor6_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor5_signal " "Node: sensor5_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst12\|data_available sensor5_signal " "Register lighthouse:inst12\|data_available is being clocked by sensor5_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775933 "|darkroom_top|sensor5_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor4_signal " "Node: sensor4_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst10\|data_available sensor4_signal " "Register lighthouse:inst10\|data_available is being clocked by sensor4_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775933 "|darkroom_top|sensor4_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor2_signal " "Node: sensor2_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst8\|data_available sensor2_signal " "Register lighthouse:inst8\|data_available is being clocked by sensor2_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775933 "|darkroom_top|sensor2_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor1_signal " "Node: sensor1_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst7\|data_available sensor1_signal " "Register lighthouse:inst7\|data_available is being clocked by sensor1_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775933 "|darkroom_top|sensor1_signal"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sensor3_signal " "Node: sensor3_signal was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lighthouse:inst9\|data_available sensor3_signal " "Register lighthouse:inst9\|data_available is being clocked by sensor3_signal" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1493423775933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1493423775933 "|darkroom_top|sensor3_signal"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1493423776008 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1493423776015 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1493423776015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1493423776015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clock_50 " "  20.000     clock_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1493423776015 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "1000.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1493423776015 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1493423776015 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493423778545 ""}  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 440 480 656 456 "clock_50" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38580 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493423778545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493423778545 ""}  } { { "db/pll_altpll.v" "" { Text "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 4142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493423778545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor0_signal~input (placed in PIN T10 (DIFFIO_B16n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node sensor0_signal~input (placed in PIN T10 (DIFFIO_B16n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493423778545 ""}  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 720 432 608 736 "sensor0_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38583 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493423778545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor13_signal~input (placed in PIN P16 (DIFFIO_R15n, DQS3R/CQ3R#,CDPCLK4)) " "Automatically promoted node sensor13_signal~input (placed in PIN P16 (DIFFIO_R15n, DQS3R/CQ3R#,CDPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493423778545 ""}  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2384 408 592 2400 "sensor13_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38594 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493423778545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sensor5_signal~input (placed in PIN P9 (DQS2B/CQ3B,DPCLK5)) " "Automatically promoted node sensor5_signal~input (placed in PIN P9 (DQS2B/CQ3B,DPCLK5))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493423778545 ""}  } { { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1360 440 608 1376 "sensor5_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 38586 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493423778545 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1493423780380 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493423780392 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1493423780393 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493423780417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1493423780439 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1493423780463 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1493423780463 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1493423780476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1493423781037 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1493423781050 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1493423781050 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "button1 " "Node \"button1\" is assigned to location or region, but does not exist in design" {  } { { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "button1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1493423782665 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1493423782665 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493423782666 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1493423782701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1493423785128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493423790632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1493423790779 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1493423838291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:48 " "Fitter placement operations ending: elapsed time is 00:00:48" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493423838291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1493423842106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1493423849576 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1493423849576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1493423856178 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1493423856178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493423856182 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.76 " "Total time spent on timing analysis during the Fitter is 4.76 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1493423856722 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493423856861 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493423859226 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1493423859237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1493423861606 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493423865313 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1493423867171 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV E " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "button0 2.5 V J15 " "Pin button0 uses I/O standard 2.5 V at J15" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { button0 } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "button0" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 560 728 896 576 "button0" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 65 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MPU_6050_interrupt_in 3.3-V LVTTL D12 " "Pin MPU_6050_interrupt_in uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { MPU_6050_interrupt_in } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MPU_6050_interrupt_in" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1288 1248 1456 1304 "MPU_6050_interrupt_in" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 67 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor2_signal 3.3-V LVTTL P11 " "Pin sensor2_signal uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor2_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor2_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 976 440 608 992 "sensor2_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 70 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor1_signal 3.0-V LVTTL R11 " "Pin sensor1_signal uses I/O standard 3.0-V LVTTL at R11" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor1_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor1_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 848 440 608 864 "sensor1_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 69 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor0_signal 3.3-V LVTTL T10 " "Pin sensor0_signal uses I/O standard 3.3-V LVTTL at T10" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor0_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor0_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 720 432 608 736 "sensor0_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 68 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor3_signal 3.3-V LVTTL R10 " "Pin sensor3_signal uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor3_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor3_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1104 440 608 1120 "sensor3_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 71 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor4_signal 3.3-V LVTTL N12 " "Pin sensor4_signal uses I/O standard 3.3-V LVTTL at N12" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor4_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor4_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1232 440 608 1248 "sensor4_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 72 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor5_signal 3.3-V LVTTL P9 " "Pin sensor5_signal uses I/O standard 3.3-V LVTTL at P9" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor5_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor5_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1360 440 608 1376 "sensor5_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 73 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor6_signal 3.3-V LVTTL N9 " "Pin sensor6_signal uses I/O standard 3.3-V LVTTL at N9" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor6_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor6_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1488 440 608 1504 "sensor6_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 74 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor7_signal 3.3-V LVTTL N11 " "Pin sensor7_signal uses I/O standard 3.3-V LVTTL at N11" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor7_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor7_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1616 440 608 1632 "sensor7_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 75 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor8_signal 3.3-V LVTTL L16 " "Pin sensor8_signal uses I/O standard 3.3-V LVTTL at L16" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor8_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor8_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1744 432 608 1760 "sensor8_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 76 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor9_signal 3.3-V LVTTL K16 " "Pin sensor9_signal uses I/O standard 3.3-V LVTTL at K16" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor9_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor9_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1872 432 608 1888 "sensor9_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 77 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor10_signal 3.3-V LVTTL R16 " "Pin sensor10_signal uses I/O standard 3.3-V LVTTL at R16" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor10_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor10_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2000 416 600 2016 "sensor10_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 78 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor11_signal 3.3-V LVTTL L15 " "Pin sensor11_signal uses I/O standard 3.3-V LVTTL at L15" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor11_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor11_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2128 416 600 2144 "sensor11_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 79 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor12_signal 3.3-V LVTTL P15 " "Pin sensor12_signal uses I/O standard 3.3-V LVTTL at P15" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor12_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor12_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2256 416 600 2272 "sensor12_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 80 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor13_signal 3.3-V LVTTL P16 " "Pin sensor13_signal uses I/O standard 3.3-V LVTTL at P16" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor13_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor13_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2384 408 592 2400 "sensor13_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 81 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor14_signal 3.3-V LVTTL R14 " "Pin sensor14_signal uses I/O standard 3.3-V LVTTL at R14" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor14_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor14_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2512 408 592 2528 "sensor14_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 82 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sensor15_signal 3.3-V LVTTL N16 " "Pin sensor15_signal uses I/O standard 3.3-V LVTTL at N16" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { sensor15_signal } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sensor15_signal" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 2640 400 584 2656 "sensor15_signal" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 83 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_miso 3.3-V LVTTL B11 " "Pin spi_miso uses I/O standard 3.3-V LVTTL at B11" {  } { { "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/letrend/altera/16.1/quartus/linux64/pin_planner.ppl" { spi_miso } } } { "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/letrend/altera/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "spi_miso" } } } } { "darkroom_top.bdf" "" { Schematic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/darkroom_top.bdf" { { 1160 1776 1944 1176 "spi_miso" "" } } } } { "temporary_test_loc" "" { Generic "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/" { { 0 { 0 ""} 0 66 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493423867230 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1493423867230 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/output_files/darkroom_top.fit.smsg " "Generated suppressed messages file /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/output_files/darkroom_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1493423868206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1460 " "Peak virtual memory: 1460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493423870480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 01:57:50 2017 " "Processing ended: Sat Apr 29 01:57:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493423870480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493423870480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:55 " "Total CPU time (on all processors): 00:03:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493423870480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493423870480 ""}
