[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir/Chisel_Tester_File_ALU/alu.lo.fir"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~alu|alu>io_out",
    "sources":[
      "~alu|alu>io_op",
      "~alu|alu>io_A",
      "~alu|alu>io_B"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/Chisel_Tester_File_ALU"
  }
]