<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SystemView Application: Peripheral clocks configuration functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SystemView Application<span id="projectnumber">&#160;v1.0</span>
   </div>
   <div id="projectbrief">STM32F411CE SEGGER SystemView Real-time Analysis with OLED Display</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="doc-content">
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">Peripheral clocks configuration functions<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___std_periph___driver.html">STM32F4xx_StdPeriph_Driver</a> &raquo; <a class="el" href="group___r_c_c.html">RCC</a> &raquo; <a class="el" href="group___r_c_c___private___functions.html">RCC_Private_Functions</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Peripheral clocks configuration functions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1473d8a5a020642966359611c44181b0" id="r_ga1473d8a5a020642966359611c44181b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a> (uint32_t RCC_RTCCLKSource)</td></tr>
<tr class="memdesc:ga1473d8a5a020642966359611c44181b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the RTC clock (RTCCLK).  <br /></td></tr>
<tr class="separator:ga1473d8a5a020642966359611c44181b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9802f84846df2cea8e369234ed13b159" id="r_ga9802f84846df2cea8e369234ed13b159"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga9802f84846df2cea8e369234ed13b159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the RTC clock.  <br /></td></tr>
<tr class="separator:ga9802f84846df2cea8e369234ed13b159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636c3b72f35391e67f12a551b15fa54a" id="r_ga636c3b72f35391e67f12a551b15fa54a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga636c3b72f35391e67f12a551b15fa54a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases the Backup domain reset.  <br /></td></tr>
<tr class="separator:ga636c3b72f35391e67f12a551b15fa54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a887e0e7ef3d49ff87f2cbc435b099" id="r_ga71a887e0e7ef3d49ff87f2cbc435b099"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga71a887e0e7ef3d49ff87f2cbc435b099">RCC_SAIPLLI2SClkDivConfig</a> (uint32_t RCC_PLLI2SDivQ)</td></tr>
<tr class="memdesc:ga71a887e0e7ef3d49ff87f2cbc435b099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the SAI clock Divider coming from PLLI2S.  <br /></td></tr>
<tr class="separator:ga71a887e0e7ef3d49ff87f2cbc435b099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabefc354915bd57804329349ec3f33fab" id="r_gabefc354915bd57804329349ec3f33fab"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gabefc354915bd57804329349ec3f33fab">RCC_SAIPLLSAIClkDivConfig</a> (uint32_t RCC_PLLSAIDivQ)</td></tr>
<tr class="memdesc:gabefc354915bd57804329349ec3f33fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the SAI clock Divider coming from PLLSAI.  <br /></td></tr>
<tr class="separator:gabefc354915bd57804329349ec3f33fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04a91996aefd2a517cf90c2a44830d2" id="r_gac04a91996aefd2a517cf90c2a44830d2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gac04a91996aefd2a517cf90c2a44830d2">RCC_LTDCCLKDivConfig</a> (uint32_t RCC_PLLSAIDivR)</td></tr>
<tr class="memdesc:gac04a91996aefd2a517cf90c2a44830d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the LTDC clock Divider coming from PLLSAI.  <br /></td></tr>
<tr class="separator:gac04a91996aefd2a517cf90c2a44830d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0599100e7afdf8ed988e351a899e922" id="r_gaf0599100e7afdf8ed988e351a899e922"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaf0599100e7afdf8ed988e351a899e922">RCC_TIMCLKPresConfig</a> (uint32_t RCC_TIMCLKPrescaler)</td></tr>
<tr class="memdesc:gaf0599100e7afdf8ed988e351a899e922"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the Timers clocks prescalers selection.  <br /></td></tr>
<tr class="separator:gaf0599100e7afdf8ed988e351a899e922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c89116820d48bb38db2e7d5e5a49b9" id="r_ga80c89116820d48bb38db2e7d5e5a49b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga80c89116820d48bb38db2e7d5e5a49b9">RCC_AHB1PeriphClockCmd</a> (uint32_t RCC_AHB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga80c89116820d48bb38db2e7d5e5a49b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB1 peripheral clock.  <br /></td></tr>
<tr class="separator:ga80c89116820d48bb38db2e7d5e5a49b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadffedbd87e796f01d9776b8ee01ff5e" id="r_gaadffedbd87e796f01d9776b8ee01ff5e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaadffedbd87e796f01d9776b8ee01ff5e">RCC_AHB2PeriphClockCmd</a> (uint32_t RCC_AHB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaadffedbd87e796f01d9776b8ee01ff5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB2 peripheral clock.  <br /></td></tr>
<tr class="separator:gaadffedbd87e796f01d9776b8ee01ff5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7cc5d73af7fe1986fceff8afd3973e" id="r_gaee7cc5d73af7fe1986fceff8afd3973e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a> (uint32_t RCC_APB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Low Speed APB (APB1) peripheral clock.  <br /></td></tr>
<tr class="separator:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ff55caf8d835351916b40dd030bc87" id="r_ga56ff55caf8d835351916b40dd030bc87"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a> (uint32_t RCC_APB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga56ff55caf8d835351916b40dd030bc87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the High Speed APB (APB2) peripheral clock.  <br /></td></tr>
<tr class="separator:ga56ff55caf8d835351916b40dd030bc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c450567f4731d4f0615f63586cad86" id="r_gaa7c450567f4731d4f0615f63586cad86"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa7c450567f4731d4f0615f63586cad86">RCC_AHB1PeriphResetCmd</a> (uint32_t RCC_AHB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaa7c450567f4731d4f0615f63586cad86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB1 peripheral reset.  <br /></td></tr>
<tr class="separator:gaa7c450567f4731d4f0615f63586cad86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb119d6d1955d1b8c361e8140845ac5a" id="r_gafb119d6d1955d1b8c361e8140845ac5a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafb119d6d1955d1b8c361e8140845ac5a">RCC_AHB2PeriphResetCmd</a> (uint32_t RCC_AHB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gafb119d6d1955d1b8c361e8140845ac5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB2 peripheral reset.  <br /></td></tr>
<tr class="separator:gafb119d6d1955d1b8c361e8140845ac5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab197ae4369c10b92640a733b40ed2801" id="r_gab197ae4369c10b92640a733b40ed2801"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a> (uint32_t RCC_APB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gab197ae4369c10b92640a733b40ed2801"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases Low Speed APB (APB1) peripheral reset.  <br /></td></tr>
<tr class="separator:gab197ae4369c10b92640a733b40ed2801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94553850ac07106a27ee85fec37efdf" id="r_gad94553850ac07106a27ee85fec37efdf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a> (uint32_t RCC_APB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gad94553850ac07106a27ee85fec37efdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases High Speed APB (APB2) peripheral reset.  <br /></td></tr>
<tr class="separator:gad94553850ac07106a27ee85fec37efdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd0d5adbc7496d7005b208bd19ce255" id="r_ga5cd0d5adbc7496d7005b208bd19ce255"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5cd0d5adbc7496d7005b208bd19ce255">RCC_AHB1PeriphClockLPModeCmd</a> (uint32_t RCC_AHB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga5cd0d5adbc7496d7005b208bd19ce255"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga5cd0d5adbc7496d7005b208bd19ce255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac5bb9676ae9b48e50d6a95de922ce3" id="r_ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1ac5bb9676ae9b48e50d6a95de922ce3">RCC_AHB2PeriphClockLPModeCmd</a> (uint32_t RCC_AHB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84dd64badb84768cbcf19e241cadff50" id="r_ga84dd64badb84768cbcf19e241cadff50"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga84dd64badb84768cbcf19e241cadff50">RCC_APB1PeriphClockLPModeCmd</a> (uint32_t RCC_APB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga84dd64badb84768cbcf19e241cadff50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga84dd64badb84768cbcf19e241cadff50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30365b9e0b4c5d7e98c2675c862ddd7e" id="r_ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga30365b9e0b4c5d7e98c2675c862ddd7e">RCC_APB2PeriphClockLPModeCmd</a> (uint32_t RCC_APB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62e35e5a3289624e00636ff483e5399" id="r_gad62e35e5a3289624e00636ff483e5399"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad62e35e5a3289624e00636ff483e5399">RCC_LSEModeConfig</a> (uint8_t RCC_Mode)</td></tr>
<tr class="memdesc:gad62e35e5a3289624e00636ff483e5399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the External Low Speed oscillator mode (LSE mode).  <br /></td></tr>
<tr class="separator:gad62e35e5a3289624e00636ff483e5399"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Peripheral clocks configuration functions. </p>
<pre class="fragment"> ===============================================================================
              ##### Peripheral clocks configuration functions #####
 ===============================================================================  
    [..] This section provide functions allowing to configure the Peripheral clocks. 
  
      (#) The RTC clock which is derived from the LSI, LSE or HSE clock divided 
          by 2 to 31.
     
      (#) After restart from Reset or wakeup from STANDBY, all peripherals are off
          except internal SRAM, Flash and JTAG. Before to start using a peripheral 
          you have to enable its interface clock. You can do this using 
          RCC_AHBPeriphClockCmd(), RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.

      (#) To reset the peripherals configuration (to the default state after device reset)
          you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
          RCC_APB1PeriphResetCmd() functions.
     
      (#) To further reduce power consumption in SLEEP mode the peripheral clocks 
          can be disabled prior to executing the WFI or WFE instructions. 
          You can do this using RCC_AHBPeriphClockLPModeCmd(), 
          RCC_APB2PeriphClockLPModeCmd() and RCC_APB1PeriphClockLPModeCmd() functions.  </pre> <h2 class="groupheader">Function Documentation</h2>
<a id="ga80c89116820d48bb38db2e7d5e5a49b9" name="ga80c89116820d48bb38db2e7d5e5a49b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80c89116820d48bb38db2e7d5e5a49b9">&#9670;&#160;</a></span>RCC_AHB1PeriphClockCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB1PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB1Periph</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB1 peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. <br  />
 </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph</td><td>specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB1Periph_GPIOA: GPIOA clock </li>
<li>RCC_AHB1Periph_GPIOB: GPIOB clock </li>
<li>RCC_AHB1Periph_GPIOC: GPIOC clock </li>
<li>RCC_AHB1Periph_GPIOD: GPIOD clock </li>
<li>RCC_AHB1Periph_GPIOE: GPIOE clock </li>
<li>RCC_AHB1Periph_GPIOF: GPIOF clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOI: GPIOI clock </li>
<li>RCC_AHB1Periph_GPIOJ: GPIOJ clock (STM32F42xxx/43xxx devices) </li>
<li>RCC_AHB1Periph_GPIOK: GPIOK clock (STM32F42xxx/43xxx devices) <br  />
 </li>
<li>RCC_AHB1Periph_CRC: CRC clock </li>
<li>RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock </li>
<li>RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock </li>
<li>RCC_AHB1Periph_DMA1: DMA1 clock </li>
<li>RCC_AHB1Periph_DMA2: DMA2 clock </li>
<li>RCC_AHB1Periph_DMA2D: DMA2D clock (STM32F429xx/439xx devices) <br  />
 </li>
<li>RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock </li>
<li>RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock </li>
<li>RCC_AHB1Periph_OTG_HS: USB OTG HS clock </li>
<li>RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l02097">2097</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00651">IS_RCC_AHB1_CLOCK_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="system_8c_source.html#l00022">Sys_IoInit()</a>.</p>

</div>
</div>
<a id="ga5cd0d5adbc7496d7005b208bd19ce255" name="ga5cd0d5adbc7496d7005b208bd19ce255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cd0d5adbc7496d7005b208bd19ce255">&#9670;&#160;</a></span>RCC_AHB1PeriphClockLPModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB1PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB1Periph</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph</td><td>specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB1Periph_GPIOA: GPIOA clock </li>
<li>RCC_AHB1Periph_GPIOB: GPIOB clock </li>
<li>RCC_AHB1Periph_GPIOC: GPIOC clock </li>
<li>RCC_AHB1Periph_GPIOD: GPIOD clock </li>
<li>RCC_AHB1Periph_GPIOE: GPIOE clock </li>
<li>RCC_AHB1Periph_GPIOF: GPIOF clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOI: GPIOI clock </li>
<li>RCC_AHB1Periph_GPIOJ: GPIOJ clock (STM32F42xxx/43xxx devices) </li>
<li>RCC_AHB1Periph_GPIOK: GPIOK clock (STM32F42xxx/43xxx devices) <br  />
 </li>
<li>RCC_AHB1Periph_CRC: CRC clock </li>
<li>RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock </li>
<li>RCC_AHB1Periph_DMA1: DMA1 clock </li>
<li>RCC_AHB1Periph_DMA2: DMA2 clock </li>
<li>RCC_AHB1Periph_DMA2D: DMA2D clock (STM32F429xx/439xx devices) </li>
<li>RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock </li>
<li>RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock </li>
<li>RCC_AHB1Periph_OTG_HS: USB OTG HS clock </li>
<li>RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l02516">2516</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00653">IS_RCC_AHB1_LPMODE_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>.</p>

</div>
</div>
<a id="gaa7c450567f4731d4f0615f63586cad86" name="gaa7c450567f4731d4f0615f63586cad86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7c450567f4731d4f0615f63586cad86">&#9670;&#160;</a></span>RCC_AHB1PeriphResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB1PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB1Periph</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases AHB1 peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHB1Periph</td><td>specifies the AHB1 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB1Periph_GPIOA: GPIOA clock </li>
<li>RCC_AHB1Periph_GPIOB: GPIOB clock </li>
<li>RCC_AHB1Periph_GPIOC: GPIOC clock </li>
<li>RCC_AHB1Periph_GPIOD: GPIOD clock </li>
<li>RCC_AHB1Periph_GPIOE: GPIOE clock </li>
<li>RCC_AHB1Periph_GPIOF: GPIOF clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOI: GPIOI clock </li>
<li>RCC_AHB1Periph_GPIOJ: GPIOJ clock (STM32F42xxx/43xxx devices) </li>
<li>RCC_AHB1Periph_GPIOK: GPIOK clock (STM32F42xxx/43xxxdevices) <br  />
 </li>
<li>RCC_AHB1Periph_CRC: CRC clock </li>
<li>RCC_AHB1Periph_DMA1: DMA1 clock </li>
<li>RCC_AHB1Periph_DMA2: DMA2 clock </li>
<li>RCC_AHB1Periph_DMA2D: DMA2D clock (STM32F429xx/439xx devices) <br  />
 </li>
<li>RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock </li>
<li>RCC_AHB1Periph_OTG_HS: USB OTG HS clock </li>
<li>RCC_AHB1Periph_RNG: RNG clock for STM32F410xx devices <br  />
 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l02310">2310</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00652">IS_RCC_AHB1_RESET_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__dma2d_8c_source.html#l00104">DMA2D_DeInit()</a>, and <a class="el" href="stm32f4xx__gpio_8c_source.html#l00120">GPIO_DeInit()</a>.</p>

</div>
</div>
<a id="gaadffedbd87e796f01d9776b8ee01ff5e" name="gaadffedbd87e796f01d9776b8ee01ff5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadffedbd87e796f01d9776b8ee01ff5e">&#9670;&#160;</a></span>RCC_AHB2PeriphClockCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB2PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB2Periph</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB2 peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph</td><td>specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB2Periph_DCMI: DCMI clock </li>
<li>RCC_AHB2Periph_CRYP: CRYP clock </li>
<li>RCC_AHB2Periph_HASH: HASH clock </li>
<li>RCC_AHB2Periph_RNG: RNG clock </li>
<li>RCC_AHB2Periph_OTG_FS: USB OTG FS clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l02129">2129</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00669">IS_RCC_AHB2_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>.</p>

</div>
</div>
<a id="ga1ac5bb9676ae9b48e50d6a95de922ce3" name="ga1ac5bb9676ae9b48e50d6a95de922ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ac5bb9676ae9b48e50d6a95de922ce3">&#9670;&#160;</a></span>RCC_AHB2PeriphClockLPModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB2PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB2Periph</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph</td><td>specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB2Periph_DCMI: DCMI clock </li>
<li>RCC_AHB2Periph_CRYP: CRYP clock </li>
<li>RCC_AHB2Periph_HASH: HASH clock </li>
<li>RCC_AHB2Periph_RNG: RNG clock </li>
<li>RCC_AHB2Periph_OTG_FS: USB OTG FS clock <br  />
 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l02548">2548</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00669">IS_RCC_AHB2_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>.</p>

</div>
</div>
<a id="gafb119d6d1955d1b8c361e8140845ac5a" name="gafb119d6d1955d1b8c361e8140845ac5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb119d6d1955d1b8c361e8140845ac5a">&#9670;&#160;</a></span>RCC_AHB2PeriphResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB2PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB2Periph</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases AHB2 peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHB2Periph</td><td>specifies the AHB2 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB2Periph_DCMI: DCMI clock </li>
<li>RCC_AHB2Periph_CRYP: CRYP clock </li>
<li>RCC_AHB2Periph_HASH: HASH clock </li>
<li>RCC_AHB2Periph_RNG: RNG clock for STM32F40_41xxx/STM32F412xG/STM32F413_423xx/STM32F427_437xx/STM32F429_439xx/STM32F469_479xx devices </li>
<li>RCC_AHB2Periph_OTG_FS: USB OTG FS clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l02339">2339</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00669">IS_RCC_AHB2_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__cryp_8c_source.html#l00212">CRYP_DeInit()</a>, and <a class="el" href="stm32f4xx__hash_8c_source.html#l00164">HASH_DeInit()</a>.</p>

</div>
</div>
<a id="gaee7cc5d73af7fe1986fceff8afd3973e" name="gaee7cc5d73af7fe1986fceff8afd3973e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee7cc5d73af7fe1986fceff8afd3973e">&#9670;&#160;</a></span>RCC_APB1PeriphClockCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB1PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_APB1Periph</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Low Speed APB (APB1) peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph</td><td>specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2: TIM2 clock </li>
<li>RCC_APB1Periph_TIM3: TIM3 clock </li>
<li>RCC_APB1Periph_TIM4: TIM4 clock </li>
<li>RCC_APB1Periph_TIM5: TIM5 clock </li>
<li>RCC_APB1Periph_TIM6: TIM6 clock </li>
<li>RCC_APB1Periph_TIM7: TIM7 clock </li>
<li>RCC_APB1Periph_TIM12: TIM12 clock </li>
<li>RCC_APB1Periph_TIM13: TIM13 clock </li>
<li>RCC_APB1Periph_TIM14: TIM14 clock </li>
<li>RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) </li>
<li>RCC_APB1Periph_WWDG: WWDG clock </li>
<li>RCC_APB1Periph_SPI2: SPI2 clock </li>
<li>RCC_APB1Periph_SPI3: SPI3 clock </li>
<li>RCC_APB1Periph_SPDIF: SPDIF RX clock (STM32F446xx devices) </li>
<li>RCC_APB1Periph_USART2: USART2 clock </li>
<li>RCC_APB1Periph_USART3: USART3 clock </li>
<li>RCC_APB1Periph_UART4: UART4 clock </li>
<li>RCC_APB1Periph_UART5: UART5 clock </li>
<li>RCC_APB1Periph_I2C1: I2C1 clock </li>
<li>RCC_APB1Periph_I2C2: I2C2 clock </li>
<li>RCC_APB1Periph_I2C3: I2C3 clock </li>
<li>RCC_APB1Periph_FMPI2C1:FMPI2C1 clock </li>
<li>RCC_APB1Periph_CAN1: CAN1 clock </li>
<li>RCC_APB1Periph_CAN2: CAN2 clock </li>
<li>RCC_APB1Periph_CEC: CEC clock (STM32F446xx devices) </li>
<li>RCC_APB1Periph_PWR: PWR clock </li>
<li>RCC_APB1Periph_DAC: DAC clock </li>
<li>RCC_APB1Periph_UART7: UART7 clock </li>
<li>RCC_APB1Periph_UART8: UART8 clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l02216">2216</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00746">IS_RCC_APB1_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="spi_8c_source.html#l00015">HSPI_Start()</a>, and <a class="el" href="timer_8c_source.html#l00026">Timer_Init()</a>.</p>

</div>
</div>
<a id="ga84dd64badb84768cbcf19e241cadff50" name="ga84dd64badb84768cbcf19e241cadff50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84dd64badb84768cbcf19e241cadff50">&#9670;&#160;</a></span>RCC_APB1PeriphClockLPModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB1PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_APB1Periph</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph</td><td>specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2: TIM2 clock </li>
<li>RCC_APB1Periph_TIM3: TIM3 clock </li>
<li>RCC_APB1Periph_TIM4: TIM4 clock </li>
<li>RCC_APB1Periph_TIM5: TIM5 clock </li>
<li>RCC_APB1Periph_TIM6: TIM6 clock </li>
<li>RCC_APB1Periph_TIM7: TIM7 clock </li>
<li>RCC_APB1Periph_TIM12: TIM12 clock </li>
<li>RCC_APB1Periph_TIM13: TIM13 clock </li>
<li>RCC_APB1Periph_TIM14: TIM14 clock </li>
<li>RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) </li>
<li>RCC_APB1Periph_WWDG: WWDG clock </li>
<li>RCC_APB1Periph_SPI2: SPI2 clock </li>
<li>RCC_APB1Periph_SPI3: SPI3 clock </li>
<li>RCC_APB1Periph_SPDIF: SPDIF RX clock (STM32F446xx devices) </li>
<li>RCC_APB1Periph_USART2: USART2 clock </li>
<li>RCC_APB1Periph_USART3: USART3 clock </li>
<li>RCC_APB1Periph_UART4: UART4 clock </li>
<li>RCC_APB1Periph_UART5: UART5 clock </li>
<li>RCC_APB1Periph_I2C1: I2C1 clock </li>
<li>RCC_APB1Periph_I2C2: I2C2 clock </li>
<li>RCC_APB1Periph_I2C3: I2C3 clock </li>
<li>RCC_APB1Periph_FMPI2C1: FMPI2C1 clock </li>
<li>RCC_APB1Periph_CAN1: CAN1 clock </li>
<li>RCC_APB1Periph_CAN2: CAN2 clock </li>
<li>RCC_APB1Periph_CEC: CEC clock (STM32F446xx devices) </li>
<li>RCC_APB1Periph_PWR: PWR clock </li>
<li>RCC_APB1Periph_DAC: DAC clock </li>
<li>RCC_APB1Periph_UART7: UART7 clock </li>
<li>RCC_APB1Periph_UART8: UART8 clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l02635">2635</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00746">IS_RCC_APB1_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>.</p>

</div>
</div>
<a id="gab197ae4369c10b92640a733b40ed2801" name="gab197ae4369c10b92640a733b40ed2801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab197ae4369c10b92640a733b40ed2801">&#9670;&#160;</a></span>RCC_APB1PeriphResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB1PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_APB1Periph</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases Low Speed APB (APB1) peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph</td><td>specifies the APB1 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2: TIM2 clock </li>
<li>RCC_APB1Periph_TIM3: TIM3 clock </li>
<li>RCC_APB1Periph_TIM4: TIM4 clock </li>
<li>RCC_APB1Periph_TIM5: TIM5 clock </li>
<li>RCC_APB1Periph_TIM6: TIM6 clock </li>
<li>RCC_APB1Periph_TIM7: TIM7 clock </li>
<li>RCC_APB1Periph_TIM12: TIM12 clock </li>
<li>RCC_APB1Periph_TIM13: TIM13 clock </li>
<li>RCC_APB1Periph_TIM14: TIM14 clock </li>
<li>RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) </li>
<li>RCC_APB1Periph_WWDG: WWDG clock </li>
<li>RCC_APB1Periph_SPI2: SPI2 clock </li>
<li>RCC_APB1Periph_SPI3: SPI3 clock </li>
<li>RCC_APB1Periph_SPDIF: SPDIF RX clock (STM32F446xx devices) </li>
<li>RCC_APB1Periph_USART2: USART2 clock </li>
<li>RCC_APB1Periph_USART3: USART3 clock </li>
<li>RCC_APB1Periph_UART4: UART4 clock </li>
<li>RCC_APB1Periph_UART5: UART5 clock </li>
<li>RCC_APB1Periph_I2C1: I2C1 clock </li>
<li>RCC_APB1Periph_I2C2: I2C2 clock </li>
<li>RCC_APB1Periph_I2C3: I2C3 clock </li>
<li>RCC_APB1Periph_FMPI2C1:FMPI2C1 clock </li>
<li>RCC_APB1Periph_CAN1: CAN1 clock </li>
<li>RCC_APB1Periph_CAN2: CAN2 clock </li>
<li>RCC_APB1Periph_CEC: CEC clock(STM32F446xx devices) </li>
<li>RCC_APB1Periph_PWR: PWR clock </li>
<li>RCC_APB1Periph_DAC: DAC clock </li>
<li>RCC_APB1Periph_UART7: UART7 clock </li>
<li>RCC_APB1Periph_UART8: UART8 clock <br  />
 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l02420">2420</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00746">IS_RCC_APB1_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__can_8c_source.html#l00160">CAN_DeInit()</a>, <a class="el" href="stm32f4xx__dac_8c_source.html#l00180">DAC_DeInit()</a>, <a class="el" href="stm32f4xx__i2c_8c_source.html#l00130">I2C_DeInit()</a>, <a class="el" href="stm32f4xx__pwr_8c_source.html#l00161">PWR_DeInit()</a>, <a class="el" href="stm32f4xx__spi_8c_source.html#l00217">SPI_I2S_DeInit()</a>, <a class="el" href="stm32f4xx__tim_8c_source.html#l00193">TIM_DeInit()</a>, <a class="el" href="stm32f4xx__usart_8c_source.html#l00180">USART_DeInit()</a>, and <a class="el" href="stm32f4xx__wwdg_8c_source.html#l00131">WWDG_DeInit()</a>.</p>

</div>
</div>
<a id="ga56ff55caf8d835351916b40dd030bc87" name="ga56ff55caf8d835351916b40dd030bc87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56ff55caf8d835351916b40dd030bc87">&#9670;&#160;</a></span>RCC_APB2PeriphClockCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB2PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_APB2Periph</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the High Speed APB (APB2) peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph</td><td>specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_TIM1: TIM1 clock </li>
<li>RCC_APB2Periph_TIM8: TIM8 clock </li>
<li>RCC_APB2Periph_USART1: USART1 clock </li>
<li>RCC_APB2Periph_USART6: USART6 clock </li>
<li>RCC_APB2Periph_ADC1: ADC1 clock </li>
<li>RCC_APB2Periph_ADC2: ADC2 clock </li>
<li>RCC_APB2Periph_ADC3: ADC3 clock </li>
<li>RCC_APB2Periph_SDIO: SDIO clock </li>
<li>RCC_APB2Periph_SPI1: SPI1 clock </li>
<li>RCC_APB2Periph_SPI4: SPI4 clock </li>
<li>RCC_APB2Periph_SYSCFG: SYSCFG clock </li>
<li>RCC_APB2Periph_EXTIT: EXTIIT clock </li>
<li>RCC_APB2Periph_TIM9: TIM9 clock </li>
<li>RCC_APB2Periph_TIM10: TIM10 clock </li>
<li>RCC_APB2Periph_TIM11: TIM11 clock </li>
<li>RCC_APB2Periph_SPI5: SPI5 clock </li>
<li>RCC_APB2Periph_SPI6: SPI6 clock </li>
<li>RCC_APB2Periph_SAI1: SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423xx devices) </li>
<li>RCC_APB2Periph_SAI2: SAI2 clock (STM32F446xx devices) </li>
<li>RCC_APB2Periph_LTDC: LTDC clock (STM32F429xx/439xx devices) </li>
<li>RCC_APB2Periph_DSI: DSI clock (STM32F469_479xx devices) </li>
<li>RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_UART9: UART9 Clock (STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices) </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l02268">2268</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00792">IS_RCC_APB2_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="spi_8c_source.html#l00015">HSPI_Start()</a>, and <a class="el" href="timer_8c_source.html#l00026">Timer_Init()</a>.</p>

</div>
</div>
<a id="ga30365b9e0b4c5d7e98c2675c862ddd7e" name="ga30365b9e0b4c5d7e98c2675c862ddd7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30365b9e0b4c5d7e98c2675c862ddd7e">&#9670;&#160;</a></span>RCC_APB2PeriphClockLPModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB2PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_APB2Periph</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph</td><td>specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_TIM1: TIM1 clock </li>
<li>RCC_APB2Periph_TIM8: TIM8 clock </li>
<li>RCC_APB2Periph_USART1: USART1 clock </li>
<li>RCC_APB2Periph_USART6: USART6 clock </li>
<li>RCC_APB2Periph_ADC1: ADC1 clock </li>
<li>RCC_APB2Periph_ADC2: ADC2 clock </li>
<li>RCC_APB2Periph_ADC3: ADC3 clock </li>
<li>RCC_APB2Periph_SDIO: SDIO clock </li>
<li>RCC_APB2Periph_SPI1: SPI1 clock </li>
<li>RCC_APB2Periph_SPI4: SPI4 clock </li>
<li>RCC_APB2Periph_SYSCFG: SYSCFG clock </li>
<li>RCC_APB2Periph_EXTIT: EXTIIT clock </li>
<li>RCC_APB2Periph_TIM9: TIM9 clock </li>
<li>RCC_APB2Periph_TIM10: TIM10 clock </li>
<li>RCC_APB2Periph_TIM11: TIM11 clock </li>
<li>RCC_APB2Periph_SPI5: SPI5 clock </li>
<li>RCC_APB2Periph_SPI6: SPI6 clock </li>
<li>RCC_APB2Periph_SAI1: SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423xx devices) </li>
<li>RCC_APB2Periph_SAI2: SAI2 clock (STM32F446xx devices) </li>
<li>RCC_APB2Periph_LTDC: LTDC clock (STM32F429xx/439xx devices) </li>
<li>RCC_APB2Periph_DSI: DSI clock (STM32F469_479xx devices) </li>
<li>RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_UART9: UART9 Clock (STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices) </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l02687">2687</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00792">IS_RCC_APB2_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>.</p>

</div>
</div>
<a id="gad94553850ac07106a27ee85fec37efdf" name="gad94553850ac07106a27ee85fec37efdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad94553850ac07106a27ee85fec37efdf">&#9670;&#160;</a></span>RCC_APB2PeriphResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB2PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_APB2Periph</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases High Speed APB (APB2) peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph</td><td>specifies the APB2 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_TIM1: TIM1 clock </li>
<li>RCC_APB2Periph_TIM8: TIM8 clock </li>
<li>RCC_APB2Periph_USART1: USART1 clock </li>
<li>RCC_APB2Periph_USART6: USART6 clock </li>
<li>RCC_APB2Periph_ADC1: ADC1 clock </li>
<li>RCC_APB2Periph_ADC2: ADC2 clock </li>
<li>RCC_APB2Periph_ADC3: ADC3 clock </li>
<li>RCC_APB2Periph_SDIO: SDIO clock </li>
<li>RCC_APB2Periph_SPI1: SPI1 clock </li>
<li>RCC_APB2Periph_SPI4: SPI4 clock <br  />
 </li>
<li>RCC_APB2Periph_SYSCFG: SYSCFG clock </li>
<li>RCC_APB2Periph_TIM9: TIM9 clock </li>
<li>RCC_APB2Periph_TIM10: TIM10 clock </li>
<li>RCC_APB2Periph_TIM11: TIM11 clock </li>
<li>RCC_APB2Periph_SPI5: SPI5 clock </li>
<li>RCC_APB2Periph_SPI6: SPI6 clock </li>
<li>RCC_APB2Periph_SAI1: SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423xx devices) </li>
<li>RCC_APB2Periph_SAI2: SAI2 clock (STM32F446xx devices) </li>
<li>RCC_APB2Periph_LTDC: LTDC clock (STM32F429xx/439xx devices) </li>
<li>RCC_APB2Periph_DSI: DSI clock (STM32F469_479xx devices) </li>
<li>RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_UART9: UART9 Clock (STM32F413_423xx Devices) </li>
<li>RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices) </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l02467">2467</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l00853">DISABLE</a>, <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00793">IS_RCC_APB2_RESET_PERIPH</a>, and <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>.</p>

<p class="reference">Referenced by <a class="el" href="stm32f4xx__adc_8c_source.html#l00206">ADC_DeInit()</a>, <a class="el" href="stm32f4xx__ltdc_8c_source.html#l00122">LTDC_DeInit()</a>, <a class="el" href="stm32f4xx__sdio_8c_source.html#l00259">SDIO_DeInit()</a>, <a class="el" href="stm32f4xx__spi_8c_source.html#l00217">SPI_I2S_DeInit()</a>, <a class="el" href="stm32f4xx__syscfg_8c_source.html#l00098">SYSCFG_DeInit()</a>, <a class="el" href="stm32f4xx__tim_8c_source.html#l00193">TIM_DeInit()</a>, and <a class="el" href="stm32f4xx__usart_8c_source.html#l00180">USART_DeInit()</a>.</p>

</div>
</div>
<a id="ga636c3b72f35391e67f12a551b15fa54a" name="ga636c3b72f35391e67f12a551b15fa54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga636c3b72f35391e67f12a551b15fa54a">&#9670;&#160;</a></span>RCC_BackupResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_BackupResetCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases the Backup domain reset. </p>
<dl class="section note"><dt>Note</dt><dd>This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_CSR register. </dd>
<dd>
The BKPSRAM is not affected by this reset. <br  />
 </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the Backup domain reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01512">1512</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__rcc_8c_source.html#l00099">BDCR_BDRST_BB</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>.</p>

</div>
</div>
<a id="gad62e35e5a3289624e00636ff483e5399" name="gad62e35e5a3289624e00636ff483e5399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad62e35e5a3289624e00636ff483e5399">&#9670;&#160;</a></span>RCC_LSEModeConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_LSEModeConfig </td>
          <td>(</td>
          <td class="paramtype">uint8_t</td>          <td class="paramname"><span class="paramname"><em>RCC_Mode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the External Low Speed oscillator mode (LSE mode). </p>
<dl class="section note"><dt>Note</dt><dd>This mode is only available for STM32F410xx/STM32F411xx/STM32F446xx/STM32F469_479xx devices. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Mode</td><td>specifies the LSE mode. This parameter can be one of the following values: <ul>
<li>RCC_LSE_LOWPOWER_MODE: LSE oscillator in low power mode. </li>
<li>RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l02711">2711</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx_8h_source.html#l12036">CLEAR_BIT</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00072">IS_RCC_LSE_MODE</a>, <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>, <a class="el" href="stm32f4xx_8h_source.html#l09606">RCC_BDCR_LSEMOD</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00071">RCC_LSE_HIGHDRIVE_MODE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l12034">SET_BIT</a>.</p>

</div>
</div>
<a id="gac04a91996aefd2a517cf90c2a44830d2" name="gac04a91996aefd2a517cf90c2a44830d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac04a91996aefd2a517cf90c2a44830d2">&#9670;&#160;</a></span>RCC_LTDCCLKDivConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_LTDCCLKDivConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_PLLSAIDivR</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the LTDC clock Divider coming from PLLSAI. </p>
<dl class="section note"><dt>Note</dt><dd>The LTDC peripheral is only available with STM32F42xxx/43xxx/446xx/469xx/479xx Devices.</dd>
<dd>
This function must be called before enabling the PLLSAI.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_PLLSAIDivR</td><td>specifies the PLLSAI division factor for LTDC clock . LTDC clock frequency = f(PLLSAI_R) / RCC_PLLSAIDivR <br  />
 This parameter can be one of the following values: <ul>
<li>RCC_PLLSAIDivR_Div2: LTDC clock = f(PLLSAI_R)/2 </li>
<li>RCC_PLLSAIDivR_Div4: LTDC clock = f(PLLSAI_R)/4 </li>
<li>RCC_PLLSAIDivR_Div8: LTDC clock = f(PLLSAI_R)/8 </li>
<li>RCC_PLLSAIDivR_Div16: LTDC clock = f(PLLSAI_R)/16</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01927">1927</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00085">IS_RCC_PLLSAI_DIVR_VALUE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>.</p>

</div>
</div>
<a id="ga9802f84846df2cea8e369234ed13b159" name="ga9802f84846df2cea8e369234ed13b159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9802f84846df2cea8e369234ed13b159">&#9670;&#160;</a></span>RCC_RTCCLKCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_RTCCLKCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the RTC clock. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only after the RTC clock source was selected using the RCC_RTCCLKConfig function. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the RTC clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01495">1495</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__rcc_8c_source.html#l00096">BDCR_RTCEN_BB</a>, and <a class="el" href="stm32f4xx_8h_source.html#l00854">IS_FUNCTIONAL_STATE</a>.</p>

</div>
</div>
<a id="ga1473d8a5a020642966359611c44181b0" name="ga1473d8a5a020642966359611c44181b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1473d8a5a020642966359611c44181b0">&#9670;&#160;</a></span>RCC_RTCCLKConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_RTCCLKConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_RTCCLKSource</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the RTC clock (RTCCLK). </p>
<dl class="section note"><dt>Note</dt><dd>As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the RTC clock source (to be done once after reset). <br  />
 </dd>
<dd>
Once the RTC clock is configured it can't be changed unless the <br  />
 Backup domain is reset using <a class="el" href="#ga636c3b72f35391e67f12a551b15fa54a" title="Forces or releases the Backup domain reset.">RCC_BackupResetCmd()</a> function, or by a Power On Reset (POR).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_RTCCLKSource</td><td>specifies the RTC clock source. This parameter can be one of the following values: <ul>
<li>RCC_RTCCLKSource_LSE: LSE selected as RTC clock </li>
<li>RCC_RTCCLKSource_LSI: LSI selected as RTC clock </li>
<li>RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected as RTC clock, where x:[2,31]</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. <br  />
 </dd>
<dd>
The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01463">1463</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00272">IS_RCC_RTCCLK_SOURCE</a>, and <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>.</p>

</div>
</div>
<a id="ga71a887e0e7ef3d49ff87f2cbc435b099" name="ga71a887e0e7ef3d49ff87f2cbc435b099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71a887e0e7ef3d49ff87f2cbc435b099">&#9670;&#160;</a></span>RCC_SAIPLLI2SClkDivConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_SAIPLLI2SClkDivConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_PLLI2SDivQ</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the SAI clock Divider coming from PLLI2S. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be used only for STM32F42xxx/43xxx/446xx/469xx/479xx devices.</dd>
<dd>
This function must be called before enabling the PLLI2S.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_PLLI2SDivQ</td><td>specifies the PLLI2S division factor for SAI1 clock . This parameter must be a number between 1 and 32. SAI1 clock frequency = f(PLLI2S_Q) / RCC_PLLI2SDivQ</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01796">1796</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00127">IS_RCC_PLLI2S_DIVQ_VALUE</a>, <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>, and <a class="el" href="stm32f4xx_8h_source.html#l09714">RCC_DCKCFGR_PLLI2SDIVQ</a>.</p>

</div>
</div>
<a id="gabefc354915bd57804329349ec3f33fab" name="gabefc354915bd57804329349ec3f33fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabefc354915bd57804329349ec3f33fab">&#9670;&#160;</a></span>RCC_SAIPLLSAIClkDivConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_SAIPLLSAIClkDivConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_PLLSAIDivQ</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the SAI clock Divider coming from PLLSAI. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be used only for STM32F42xxx/43xxx/446xx/469xx/479xx devices.</dd>
<dd>
This function must be called before enabling the PLLSAI.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_PLLSAIDivQ</td><td>specifies the PLLSAI division factor for SAI1 clock . This parameter must be a number between 1 and 32. SAI1 clock frequency = f(PLLSAI_Q) / RCC_PLLSAIDivQ <br  />
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l01828">1828</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__rcc_8h_source.html#l00126">IS_RCC_PLLSAI_DIVQ_VALUE</a>, <a class="el" href="stm32f4xx_8h_source.html#l02392">RCC</a>, and <a class="el" href="stm32f4xx_8h_source.html#l09715">RCC_DCKCFGR_PLLSAIDIVQ</a>.</p>

</div>
</div>
<a id="gaf0599100e7afdf8ed988e351a899e922" name="gaf0599100e7afdf8ed988e351a899e922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0599100e7afdf8ed988e351a899e922">&#9670;&#160;</a></span>RCC_TIMCLKPresConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_TIMCLKPresConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_TIMCLKPrescaler</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the Timers clocks prescalers selection. </p>
<dl class="section note"><dt>Note</dt><dd>This function can be used only for STM32F42xxx/43xxx and STM32F401xx/411xE devices.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_TIMCLKPrescaler</td><td>: specifies the Timers clocks prescalers selection This parameter can be one of the following values: <ul>
<li>RCC_TIMPrescDesactivated: The Timers kernels clocks prescaler is equal to HPRE if PPREx is corresponding to division by 1 or 2, else it is equal to [(HPRE * PPREx) / 2] if PPREx is corresponding to division by 4 or more.</li>
</ul>
<ul>
<li>RCC_TIMPrescActivated: The Timers kernels clocks prescaler is equal to HPRE if PPREx is corresponding to division by 1, 2 or 4, else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding to division by 8 or more. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__rcc_8c_source.html#l02055">2055</a> of file <a class="el" href="stm32f4xx__rcc_8c_source.html">stm32f4xx_rcc.c</a>.</p>

<p class="reference">References <a class="el" href="stm32f4xx__conf_8h_source.html#l00160">assert_param</a>, <a class="el" href="stm32f4xx__rcc_8c_source.html#l00111">DCKCFGR_TIMPRE_BB</a>, and <a class="el" href="stm32f4xx__rcc_8h_source.html#l00469">IS_RCC_TIMCLK_PRESCALER</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
