CompilationUnit[1:1-11:9]
|f_prelude:
|  AdaNodeList[1:1-1:1]: <empty list>
|f_body:
|  LibraryItem[1:1-11:9]
|  |f_has_private:
|  |  PrivateAbsent[1:1-1:1]
|  |f_item:
|  |  PackageDecl[1:1-11:9]
|  |  |f_package_name:
|  |  |  DefiningName[1:9-1:12]
|  |  |  |f_name:
|  |  |  |  Id[1:9-1:12]: Foo
|  |  |f_aspects: <null>
|  |  |f_public_part:
|  |  |  PublicPart[1:15-11:1]
|  |  |  |f_decls:
|  |  |  |  AdaNodeList[2:4-10:15]
|  |  |  |  |  ConcreteTypeDecl[2:4-5:15]
|  |  |  |  |  |f_name:
|  |  |  |  |  |  DefiningName[2:9-2:16]
|  |  |  |  |  |  |f_name:
|  |  |  |  |  |  |  Id[2:9-2:16]: R1_Type
|  |  |  |  |  |f_discriminants: <null>
|  |  |  |  |  |f_type_def:
|  |  |  |  |  |  RecordTypeDef[2:20-5:14]
|  |  |  |  |  |  |f_has_abstract:
|  |  |  |  |  |  |  AbstractAbsent[2:19-2:19]
|  |  |  |  |  |  |f_has_tagged:
|  |  |  |  |  |  |  TaggedAbsent[2:19-2:19]
|  |  |  |  |  |  |f_has_limited:
|  |  |  |  |  |  |  LimitedAbsent[2:19-2:19]
|  |  |  |  |  |  |f_record_def:
|  |  |  |  |  |  |  RecordDef[2:20-5:14]
|  |  |  |  |  |  |  |f_components:
|  |  |  |  |  |  |  |  ComponentList[3:7-4:22]
|  |  |  |  |  |  |  |  |f_components:
|  |  |  |  |  |  |  |  |  AdaNodeList[3:7-4:22]
|  |  |  |  |  |  |  |  |  |  ComponentDecl[3:7-3:22]
|  |  |  |  |  |  |  |  |  |  |f_ids:
|  |  |  |  |  |  |  |  |  |  |  DefiningNameList[3:7-3:11]
|  |  |  |  |  |  |  |  |  |  |  |  DefiningName[3:7-3:8]
|  |  |  |  |  |  |  |  |  |  |  |  |f_name:
|  |  |  |  |  |  |  |  |  |  |  |  |  Id[3:7-3:8]: A
|  |  |  |  |  |  |  |  |  |  |  |  DefiningName[3:10-3:11]
|  |  |  |  |  |  |  |  |  |  |  |  |f_name:
|  |  |  |  |  |  |  |  |  |  |  |  |  Id[3:10-3:11]: B
|  |  |  |  |  |  |  |  |  |  |f_component_def:
|  |  |  |  |  |  |  |  |  |  |  ComponentDef[3:14-3:21]
|  |  |  |  |  |  |  |  |  |  |  |f_has_aliased:
|  |  |  |  |  |  |  |  |  |  |  |  AliasedAbsent[3:13-3:13]
|  |  |  |  |  |  |  |  |  |  |  |f_has_constant:
|  |  |  |  |  |  |  |  |  |  |  |  ConstantAbsent[3:13-3:13]
|  |  |  |  |  |  |  |  |  |  |  |f_type_expr:
|  |  |  |  |  |  |  |  |  |  |  |  SubtypeIndication[3:14-3:21]
|  |  |  |  |  |  |  |  |  |  |  |  |f_has_not_null:
|  |  |  |  |  |  |  |  |  |  |  |  |  NotNullAbsent[3:13-3:13]
|  |  |  |  |  |  |  |  |  |  |  |  |f_name:
|  |  |  |  |  |  |  |  |  |  |  |  |  Id[3:14-3:21]: Integer
|  |  |  |  |  |  |  |  |  |  |  |  |f_constraint: <null>
|  |  |  |  |  |  |  |  |  |  |f_default_expr: <null>
|  |  |  |  |  |  |  |  |  |  |f_aspects: <null>
|  |  |  |  |  |  |  |  |  |  ComponentDecl[4:7-4:22]
|  |  |  |  |  |  |  |  |  |  |f_ids:
|  |  |  |  |  |  |  |  |  |  |  DefiningNameList[4:7-4:8]
|  |  |  |  |  |  |  |  |  |  |  |  DefiningName[4:7-4:8]
|  |  |  |  |  |  |  |  |  |  |  |  |f_name:
|  |  |  |  |  |  |  |  |  |  |  |  |  Id[4:7-4:8]: C
|  |  |  |  |  |  |  |  |  |  |f_component_def:
|  |  |  |  |  |  |  |  |  |  |  ComponentDef[4:14-4:21]
|  |  |  |  |  |  |  |  |  |  |  |f_has_aliased:
|  |  |  |  |  |  |  |  |  |  |  |  AliasedAbsent[4:13-4:13]
|  |  |  |  |  |  |  |  |  |  |  |f_has_constant:
|  |  |  |  |  |  |  |  |  |  |  |  ConstantAbsent[4:13-4:13]
|  |  |  |  |  |  |  |  |  |  |  |f_type_expr:
|  |  |  |  |  |  |  |  |  |  |  |  SubtypeIndication[4:14-4:21]
|  |  |  |  |  |  |  |  |  |  |  |  |f_has_not_null:
|  |  |  |  |  |  |  |  |  |  |  |  |  NotNullAbsent[4:13-4:13]
|  |  |  |  |  |  |  |  |  |  |  |  |f_name:
|  |  |  |  |  |  |  |  |  |  |  |  |  Id[4:14-4:21]: Natural
|  |  |  |  |  |  |  |  |  |  |  |  |f_constraint: <null>
|  |  |  |  |  |  |  |  |  |  |f_default_expr: <null>
|  |  |  |  |  |  |  |  |  |  |f_aspects: <null>
|  |  |  |  |  |  |  |  |f_variant_part: <null>
|  |  |  |  |  |f_aspects: <null>
|  |  |  |  |  ConcreteTypeDecl[7:4-10:15]
|  |  |  |  |  |f_name:
|  |  |  |  |  |  DefiningName[7:9-7:16]
|  |  |  |  |  |  |f_name:
|  |  |  |  |  |  |  Id[7:9-7:16]: R2_Type
|  |  |  |  |  |f_discriminants:
|  |  |  |  |  |  KnownDiscriminantPart[7:17-7:30]
|  |  |  |  |  |  |f_discr_specs:
|  |  |  |  |  |  |  DiscriminantSpecList[7:18-7:29]
|  |  |  |  |  |  |  |  DiscriminantSpec[7:18-7:29]
|  |  |  |  |  |  |  |  |f_ids:
|  |  |  |  |  |  |  |  |  DefiningNameList[7:18-7:19]
|  |  |  |  |  |  |  |  |  |  DefiningName[7:18-7:19]
|  |  |  |  |  |  |  |  |  |  |f_name:
|  |  |  |  |  |  |  |  |  |  |  Id[7:18-7:19]: N
|  |  |  |  |  |  |  |  |f_type_expr:
|  |  |  |  |  |  |  |  |  SubtypeIndication[7:22-7:29]
|  |  |  |  |  |  |  |  |  |f_has_not_null:
|  |  |  |  |  |  |  |  |  |  NotNullAbsent[7:21-7:21]
|  |  |  |  |  |  |  |  |  |f_name:
|  |  |  |  |  |  |  |  |  |  Id[7:22-7:29]: Natural
|  |  |  |  |  |  |  |  |  |f_constraint: <null>
|  |  |  |  |  |  |  |  |f_default_expr: <null>
|  |  |  |  |  |  |  |  |f_aspects: <null>
|  |  |  |  |  |f_type_def:
|  |  |  |  |  |  RecordTypeDef[7:34-10:14]
|  |  |  |  |  |  |f_has_abstract:
|  |  |  |  |  |  |  AbstractAbsent[7:33-7:33]
|  |  |  |  |  |  |f_has_tagged:
|  |  |  |  |  |  |  TaggedAbsent[7:33-7:33]
|  |  |  |  |  |  |f_has_limited:
|  |  |  |  |  |  |  LimitedAbsent[7:33-7:33]
|  |  |  |  |  |  |f_record_def:
|  |  |  |  |  |  |  RecordDef[7:34-10:14]
|  |  |  |  |  |  |  |f_components:
|  |  |  |  |  |  |  |  ComponentList[8:7-9:27]
|  |  |  |  |  |  |  |  |f_components:
|  |  |  |  |  |  |  |  |  AdaNodeList[8:7-9:27]
|  |  |  |  |  |  |  |  |  |  ComponentDecl[8:7-8:19]
|  |  |  |  |  |  |  |  |  |  |f_ids:
|  |  |  |  |  |  |  |  |  |  |  DefiningNameList[8:7-8:8]
|  |  |  |  |  |  |  |  |  |  |  |  DefiningName[8:7-8:8]
|  |  |  |  |  |  |  |  |  |  |  |  |f_name:
|  |  |  |  |  |  |  |  |  |  |  |  |  Id[8:7-8:8]: I
|  |  |  |  |  |  |  |  |  |  |f_component_def:
|  |  |  |  |  |  |  |  |  |  |  ComponentDef[8:11-8:18]
|  |  |  |  |  |  |  |  |  |  |  |f_has_aliased:
|  |  |  |  |  |  |  |  |  |  |  |  AliasedAbsent[8:10-8:10]
|  |  |  |  |  |  |  |  |  |  |  |f_has_constant:
|  |  |  |  |  |  |  |  |  |  |  |  ConstantAbsent[8:10-8:10]
|  |  |  |  |  |  |  |  |  |  |  |f_type_expr:
|  |  |  |  |  |  |  |  |  |  |  |  SubtypeIndication[8:11-8:18]
|  |  |  |  |  |  |  |  |  |  |  |  |f_has_not_null:
|  |  |  |  |  |  |  |  |  |  |  |  |  NotNullAbsent[8:10-8:10]
|  |  |  |  |  |  |  |  |  |  |  |  |f_name:
|  |  |  |  |  |  |  |  |  |  |  |  |  Id[8:11-8:18]: Integer
|  |  |  |  |  |  |  |  |  |  |  |  |f_constraint: <null>
|  |  |  |  |  |  |  |  |  |  |f_default_expr: <null>
|  |  |  |  |  |  |  |  |  |  |f_aspects: <null>
|  |  |  |  |  |  |  |  |  |  ComponentDecl[9:7-9:27]
|  |  |  |  |  |  |  |  |  |  |f_ids:
|  |  |  |  |  |  |  |  |  |  |  DefiningNameList[9:7-9:8]
|  |  |  |  |  |  |  |  |  |  |  |  DefiningName[9:7-9:8]
|  |  |  |  |  |  |  |  |  |  |  |  |f_name:
|  |  |  |  |  |  |  |  |  |  |  |  |  Id[9:7-9:8]: S
|  |  |  |  |  |  |  |  |  |  |f_component_def:
|  |  |  |  |  |  |  |  |  |  |  ComponentDef[9:11-9:26]
|  |  |  |  |  |  |  |  |  |  |  |f_has_aliased:
|  |  |  |  |  |  |  |  |  |  |  |  AliasedAbsent[9:10-9:10]
|  |  |  |  |  |  |  |  |  |  |  |f_has_constant:
|  |  |  |  |  |  |  |  |  |  |  |  ConstantAbsent[9:10-9:10]
|  |  |  |  |  |  |  |  |  |  |  |f_type_expr:
|  |  |  |  |  |  |  |  |  |  |  |  SubtypeIndication[9:11-9:26]
|  |  |  |  |  |  |  |  |  |  |  |  |f_has_not_null:
|  |  |  |  |  |  |  |  |  |  |  |  |  NotNullAbsent[9:10-9:10]
|  |  |  |  |  |  |  |  |  |  |  |  |f_name:
|  |  |  |  |  |  |  |  |  |  |  |  |  Id[9:11-9:17]: String
|  |  |  |  |  |  |  |  |  |  |  |  |f_constraint:
|  |  |  |  |  |  |  |  |  |  |  |  |  CompositeConstraint[9:18-9:26]
|  |  |  |  |  |  |  |  |  |  |  |  |  |f_constraints:
|  |  |  |  |  |  |  |  |  |  |  |  |  |  AssocList[9:19-9:25]
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  CompositeConstraintAssoc[9:19-9:25]
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |f_ids:
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  DiscriminantChoiceList[9:17-9:17]: <empty list>
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |f_constraint_expr:
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  BinOp[9:19-9:25]
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |f_left:
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  Int[9:19-9:20]: 1
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |f_op:
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  OpDoubleDot[9:21-9:23]
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |f_right:
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  Id[9:24-9:25]: N
|  |  |  |  |  |  |  |  |  |  |f_default_expr: <null>
|  |  |  |  |  |  |  |  |  |  |f_aspects: <null>
|  |  |  |  |  |  |  |  |f_variant_part: <null>
|  |  |  |  |  |f_aspects: <null>
|  |  |f_private_part: <null>
|  |  |f_end_name:
|  |  |  EndName[11:5-11:8]
|  |  |  |f_name:
|  |  |  |  Id[11:5-11:8]: Foo
|f_pragmas:
|  PragmaNodeList[11:9-11:9]: <empty list>

==== Dumping lexical environments ====
$root = LexEnv(Static_Primary, Parent=null):
    standard: [<PackageDecl ["Standard"] __standard:1:1-130:14>]

@2 = LexEnv(Static_Primary, Parent=@1, Node=<PackageDecl ["Foo"] input:1:1-11:9>):
    "/=": [<SyntheticSubpDecl [""] input:2:20-5:14>, <SyntheticSubpDecl [""] input:7:34-10:14>]
    "=": [<SyntheticSubpDecl [""] input:2:20-5:14>, <SyntheticSubpDecl [""] input:7:34-10:14>]
    r1_type: [<ConcreteTypeDecl ["R1_Type"] input:2:4-5:15>]
    r2_type: [<ConcreteTypeDecl ["R2_Type"] input:7:4-10:15>]

@1 = LexEnv(Static_Primary, Parent=$root, Node=<PackageDecl ["Standard"] __standard:1:1-130:14>):
    "&": [<SyntheticSubpDecl [""] __standard:105:18-105:56>, <SyntheticSubpDecl [""] __standard:105:18-105:56>, <SyntheticSubpDecl [""] __standard:105:18-105:56>, <SyntheticSubpDecl [""] __standard:105:18-105:56>, <SyntheticSubpDecl [""] __standard:107:23-108:38>, <SyntheticSubpDecl [""] __standard:107:23-108:38>, <SyntheticSubpDecl [""] __standard:107:23-108:38>, <SyntheticSubpDecl [""] __standard:107:23-108:38>, <SyntheticSubpDecl [""] __standard:109:28-110:43>, <SyntheticSubpDecl [""] __standard:109:28-110:43>, <SyntheticSubpDecl [""] __standard:109:28-110:43>, <SyntheticSubpDecl [""] __standard:109:28-110:43>]
    "*": [<SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:11:34-11:70>, <SyntheticSubpDecl [""] __standard:12:27-13:50>, <SyntheticSubpDecl [""] __standard:14:27-15:50>, <SyntheticSubpDecl [""] __standard:16:27-17:72>, <SyntheticSubpDecl [""] __standard:18:27-20:32>, <SyntheticSubpDecl [""] __standard:112:20-114:41>, <SyntheticSubpDecl [""] __standard:112:20-114:41>, <SyntheticSubpDecl [""] __standard:112:20-114:41>]
    "**": [<SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:11:34-11:70>, <SyntheticSubpDecl [""] __standard:12:27-13:50>, <SyntheticSubpDecl [""] __standard:14:27-15:50>, <SyntheticSubpDecl [""] __standard:16:27-17:72>, <SyntheticSubpDecl [""] __standard:18:27-20:32>, <SyntheticSubpDecl [""] __standard:112:20-114:41>]
    "+": [<SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:11:34-11:70>, <SyntheticSubpDecl [""] __standard:11:34-11:70>, <SyntheticSubpDecl [""] __standard:12:27-13:50>, <SyntheticSubpDecl [""] __standard:12:27-13:50>, <SyntheticSubpDecl [""] __standard:14:27-15:50>, <SyntheticSubpDecl [""] __standard:14:27-15:50>, <SyntheticSubpDecl [""] __standard:16:27-17:72>, <SyntheticSubpDecl [""] __standard:16:27-17:72>, <SyntheticSubpDecl [""] __standard:18:27-20:32>, <SyntheticSubpDecl [""] __standard:18:27-20:32>, <SyntheticSubpDecl [""] __standard:112:20-114:41>, <SyntheticSubpDecl [""] __standard:112:20-114:41>]
    "-": [<SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:11:34-11:70>, <SyntheticSubpDecl [""] __standard:11:34-11:70>, <SyntheticSubpDecl [""] __standard:12:27-13:50>, <SyntheticSubpDecl [""] __standard:12:27-13:50>, <SyntheticSubpDecl [""] __standard:14:27-15:50>, <SyntheticSubpDecl [""] __standard:14:27-15:50>, <SyntheticSubpDecl [""] __standard:16:27-17:72>, <SyntheticSubpDecl [""] __standard:16:27-17:72>, <SyntheticSubpDecl [""] __standard:18:27-20:32>, <SyntheticSubpDecl [""] __standard:18:27-20:32>, <SyntheticSubpDecl [""] __standard:112:20-114:41>, <SyntheticSubpDecl [""] __standard:112:20-114:41>]
    "/": [<SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:11:34-11:70>, <SyntheticSubpDecl [""] __standard:12:27-13:50>, <SyntheticSubpDecl [""] __standard:14:27-15:50>, <SyntheticSubpDecl [""] __standard:16:27-17:72>, <SyntheticSubpDecl [""] __standard:18:27-20:32>, <SyntheticSubpDecl [""] __standard:112:20-114:41>, <SyntheticSubpDecl [""] __standard:112:20-114:41>]
    "/=": [<SyntheticSubpDecl [""] __standard:3:19-3:32>, <SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:11:34-11:70>, <SyntheticSubpDecl [""] __standard:12:27-13:50>, <SyntheticSubpDecl [""] __standard:14:27-15:50>, <SyntheticSubpDecl [""] __standard:16:27-17:72>, <SyntheticSubpDecl [""] __standard:18:27-20:32>, <SyntheticSubpDecl [""] __standard:21:21-21:26>, <SyntheticSubpDecl [""] __standard:22:26-22:31>, <SyntheticSubpDecl [""] __standard:23:31-23:36>, <SyntheticSubpDecl [""] __standard:105:18-105:56>, <SyntheticSubpDecl [""] __standard:107:23-108:38>, <SyntheticSubpDecl [""] __standard:109:28-110:43>, <SyntheticSubpDecl [""] __standard:112:20-114:41>]
    "<": [<SyntheticSubpDecl [""] __standard:3:19-3:32>, <SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:11:34-11:70>, <SyntheticSubpDecl [""] __standard:12:27-13:50>, <SyntheticSubpDecl [""] __standard:14:27-15:50>, <SyntheticSubpDecl [""] __standard:16:27-17:72>, <SyntheticSubpDecl [""] __standard:18:27-20:32>, <SyntheticSubpDecl [""] __standard:21:21-21:26>, <SyntheticSubpDecl [""] __standard:22:26-22:31>, <SyntheticSubpDecl [""] __standard:23:31-23:36>, <SyntheticSubpDecl [""] __standard:105:18-105:56>, <SyntheticSubpDecl [""] __standard:107:23-108:38>, <SyntheticSubpDecl [""] __standard:109:28-110:43>, <SyntheticSubpDecl [""] __standard:112:20-114:41>]
    "<=": [<SyntheticSubpDecl [""] __standard:3:19-3:32>, <SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:11:34-11:70>, <SyntheticSubpDecl [""] __standard:12:27-13:50>, <SyntheticSubpDecl [""] __standard:14:27-15:50>, <SyntheticSubpDecl [""] __standard:16:27-17:72>, <SyntheticSubpDecl [""] __standard:18:27-20:32>, <SyntheticSubpDecl [""] __standard:21:21-21:26>, <SyntheticSubpDecl [""] __standard:22:26-22:31>, <SyntheticSubpDecl [""] __standard:23:31-23:36>, <SyntheticSubpDecl [""] __standard:105:18-105:56>, <SyntheticSubpDecl [""] __standard:107:23-108:38>, <SyntheticSubpDecl [""] __standard:109:28-110:43>, <SyntheticSubpDecl [""] __standard:112:20-114:41>]
    "=": [<SyntheticSubpDecl [""] __standard:3:19-3:32>, <SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:11:34-11:70>, <SyntheticSubpDecl [""] __standard:12:27-13:50>, <SyntheticSubpDecl [""] __standard:14:27-15:50>, <SyntheticSubpDecl [""] __standard:16:27-17:72>, <SyntheticSubpDecl [""] __standard:18:27-20:32>, <SyntheticSubpDecl [""] __standard:21:21-21:26>, <SyntheticSubpDecl [""] __standard:22:26-22:31>, <SyntheticSubpDecl [""] __standard:23:31-23:36>, <SyntheticSubpDecl [""] __standard:105:18-105:56>, <SyntheticSubpDecl [""] __standard:107:23-108:38>, <SyntheticSubpDecl [""] __standard:109:28-110:43>, <SyntheticSubpDecl [""] __standard:112:20-114:41>]
    ">": [<SyntheticSubpDecl [""] __standard:3:19-3:32>, <SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:11:34-11:70>, <SyntheticSubpDecl [""] __standard:12:27-13:50>, <SyntheticSubpDecl [""] __standard:14:27-15:50>, <SyntheticSubpDecl [""] __standard:16:27-17:72>, <SyntheticSubpDecl [""] __standard:18:27-20:32>, <SyntheticSubpDecl [""] __standard:21:21-21:26>, <SyntheticSubpDecl [""] __standard:22:26-22:31>, <SyntheticSubpDecl [""] __standard:23:31-23:36>, <SyntheticSubpDecl [""] __standard:105:18-105:56>, <SyntheticSubpDecl [""] __standard:107:23-108:38>, <SyntheticSubpDecl [""] __standard:109:28-110:43>, <SyntheticSubpDecl [""] __standard:112:20-114:41>]
    ">=": [<SyntheticSubpDecl [""] __standard:3:19-3:32>, <SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:11:34-11:70>, <SyntheticSubpDecl [""] __standard:12:27-13:50>, <SyntheticSubpDecl [""] __standard:14:27-15:50>, <SyntheticSubpDecl [""] __standard:16:27-17:72>, <SyntheticSubpDecl [""] __standard:18:27-20:32>, <SyntheticSubpDecl [""] __standard:21:21-21:26>, <SyntheticSubpDecl [""] __standard:22:26-22:31>, <SyntheticSubpDecl [""] __standard:23:31-23:36>, <SyntheticSubpDecl [""] __standard:105:18-105:56>, <SyntheticSubpDecl [""] __standard:107:23-108:38>, <SyntheticSubpDecl [""] __standard:109:28-110:43>, <SyntheticSubpDecl [""] __standard:112:20-114:41>]
    "abs": [<SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:11:34-11:70>, <SyntheticSubpDecl [""] __standard:12:27-13:50>, <SyntheticSubpDecl [""] __standard:14:27-15:50>, <SyntheticSubpDecl [""] __standard:16:27-17:72>, <SyntheticSubpDecl [""] __standard:18:27-20:32>, <SyntheticSubpDecl [""] __standard:112:20-114:41>]
    "and": [<SyntheticSubpDecl [""] __standard:3:19-3:32>, <SyntheticSubpDecl [""] __standard:105:18-105:56>, <SyntheticSubpDecl [""] __standard:107:23-108:38>, <SyntheticSubpDecl [""] __standard:109:28-110:43>]
    "mod": [<SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:11:34-11:70>]
    "not": [<SyntheticSubpDecl [""] __standard:3:19-3:32>, <SyntheticSubpDecl [""] __standard:105:18-105:56>, <SyntheticSubpDecl [""] __standard:107:23-108:38>, <SyntheticSubpDecl [""] __standard:109:28-110:43>]
    "or": [<SyntheticSubpDecl [""] __standard:3:19-3:32>, <SyntheticSubpDecl [""] __standard:105:18-105:56>, <SyntheticSubpDecl [""] __standard:107:23-108:38>, <SyntheticSubpDecl [""] __standard:109:28-110:43>]
    "rem": [<SyntheticSubpDecl [""] __standard:4:19-4:53>, <SyntheticSubpDecl [""] __standard:7:34-7:66>, <SyntheticSubpDecl [""] __standard:8:34-8:68>, <SyntheticSubpDecl [""] __standard:9:34-9:68>, <SyntheticSubpDecl [""] __standard:10:34-10:68>, <SyntheticSubpDecl [""] __standard:11:34-11:70>]
    "xor": [<SyntheticSubpDecl [""] __standard:3:19-3:32>, <SyntheticSubpDecl [""] __standard:105:18-105:56>, <SyntheticSubpDecl [""] __standard:107:23-108:38>, <SyntheticSubpDecl [""] __standard:109:28-110:43>]
    'A': [<EnumLiteralDecl ["'A'"] __standard:21:22-21:25>, <EnumLiteralDecl ["'A'"] __standard:22:27-22:30>, <EnumLiteralDecl ["'A'"] __standard:23:32-23:35>]
    abort_signal_: [<ExceptionDecl ["Abort_Signal_"] __standard:129:3-129:32>]
    ascii: [<PackageDecl ["ASCII"] __standard:24:3-104:13>]
    boolean: [<ConcreteTypeDecl ["Boolean"] __standard:3:3-3:33>]
    character: [<ConcreteTypeDecl ["Character"] __standard:21:3-21:27>]
    constraint_error: [<ExceptionDecl ["Constraint_Error"] __standard:124:3-124:32>]
    duration: [<ConcreteTypeDecl ["Duration"] __standard:112:3-114:42>]
    false: [<EnumLiteralDecl ["False"] __standard:3:20-3:25>]
    float: [<ConcreteTypeDecl ["Float"] __standard:14:3-15:51>]
    foo: [<PackageDecl ["Foo"] input:1:1-11:9>]
    integer: [<ConcreteTypeDecl ["Integer"] __standard:4:3-4:54>]
    long_float: [<ConcreteTypeDecl ["Long_Float"] __standard:16:3-17:73>]
    long_integer: [<ConcreteTypeDecl ["Long_Integer"] __standard:9:3-9:69>]
    long_long_float: [<ConcreteTypeDecl ["Long_Long_Float"] __standard:18:3-20:33>]
    long_long_integer: [<ConcreteTypeDecl ["Long_Long_Integer"] __standard:10:3-10:69>]
    long_long_long_integer: [<ConcreteTypeDecl ["Long_Long_Long_Integer"] __standard:11:3-11:71>]
    natural: [<SubtypeDecl ["Natural"] __standard:5:3-5:57>]
    numeric_error: [<ExceptionDecl ["Numeric_Error"] __standard:125:3-125:32>]
    positive: [<SubtypeDecl ["Positive"] __standard:6:3-6:57>]
    program_error: [<ExceptionDecl ["Program_Error"] __standard:126:3-126:32>]
    root_types_: [<PackageDecl ["root_types_"] __standard:119:3-123:19>]
    short_float: [<ConcreteTypeDecl ["Short_Float"] __standard:12:3-13:51>]
    short_integer: [<ConcreteTypeDecl ["Short_Integer"] __standard:8:3-8:69>]
    short_short_integer: [<ConcreteTypeDecl ["Short_Short_Integer"] __standard:7:3-7:67>]
    storage_error: [<ExceptionDecl ["Storage_Error"] __standard:127:3-127:32>]
    string: [<ConcreteTypeDecl ["String"] __standard:105:3-105:57>]
    tasking_error: [<ExceptionDecl ["Tasking_Error"] __standard:128:3-128:32>]
    true: [<EnumLiteralDecl ["True"] __standard:3:27-3:31>]
    universal_fixed_type_: [<ConcreteTypeDecl ["Universal_Fixed_Type_"] __standard:118:3-118:62>]
    universal_int_type_: [<ConcreteTypeDecl ["Universal_Int_Type_"] __standard:116:3-116:45>]
    universal_real_type_: [<ConcreteTypeDecl ["Universal_Real_Type_"] __standard:117:3-117:42>]
    wide_character: [<ConcreteTypeDecl ["Wide_Character"] __standard:22:3-22:32>]
    wide_string: [<ConcreteTypeDecl ["Wide_String"] __standard:107:3-108:39>]
    wide_wide_character: [<ConcreteTypeDecl ["Wide_Wide_Character"] __standard:23:3-23:37>]
    wide_wide_string: [<ConcreteTypeDecl ["Wide_Wide_String"] __standard:109:3-110:44>]

$root = LexEnv(Static_Primary, Parent=null):
    standard: [<PackageDecl ["Standard"] __standard:1:1-130:14>]

@3 = LexEnv(Static_Primary, Parent=@2, Node=<ConcreteTypeDecl ["R1_Type"] input:2:4-5:15>):
    a: [<ComponentDecl ["A", "B"] input:3:7-3:22>]
    b: [<ComponentDecl ["A", "B"] input:3:7-3:22>]
    c: [<ComponentDecl ["C"] input:4:7-4:22>]
    r1_type: [<SyntheticObjectDecl ["R1_Type"] input:2:4-5:15>]

@4 = LexEnv(Static_Primary, Parent=@2, Node=<ConcreteTypeDecl ["R2_Type"] input:7:4-10:15>):
    i: [<ComponentDecl ["I"] input:8:7-8:19>]
    n: [<DiscriminantSpec ["N"] input:7:18-7:29>]
    r2_type: [<SyntheticObjectDecl ["R2_Type"] input:7:4-10:15>]
    s: [<ComponentDecl ["S"] input:9:7-9:27>]

