#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffd09f65a0 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffd09cba20 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffd09cba60 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000010>;
P_0x7fffd09cbaa0 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffd09cbae0 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000000100000000000>;
P_0x7fffd09cbb20 .param/str "REPLACEMENT" 0 2 32, "LRU";
P_0x7fffd09cbb60 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000000110>;
P_0x7fffd09cbba0 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010110>;
P_0x7fffd09cbbe0 .param/str "TRACE_FILE" 0 2 37, "helloc.mem";
P_0x7fffd09cbc20 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000010>;
v0x7fffd0a263e0_0 .var/i "address_file", 31 0;
v0x7fffd0a264e0_0 .var "address_in", 31 0;
v0x7fffd0a265d0_0 .var "clk", 0 0;
v0x7fffd0a266a0_0 .var "data_in", 31 0;
v0x7fffd0a26740_0 .net "data_out", 31 0, v0x7fffd0a25810_0;  1 drivers
v0x7fffd0a267e0_0 .var "enable", 0 0;
v0x7fffd0a268d0_0 .net "hit", 0 0, L_0x7fffd0a28170;  1 drivers
v0x7fffd0a26970_0 .var/i "miss_count", 31 0;
v0x7fffd0a26a10_0 .var "rst", 0 0;
v0x7fffd0a26b40_0 .var/i "scan_file", 31 0;
v0x7fffd0a26c20_0 .var/i "total_count", 31 0;
E_0x7fffd09c67a0 .event negedge, v0x7fffd0a21290_0;
S_0x7fffd09f7270 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffd09f65a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffd09e0880 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffd09e08c0 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000010>;
P_0x7fffd09e0900 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffd09e0940 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffd09e0980 .param/str "REPLACEMENT" 0 3 32, "LRU";
P_0x7fffd09e09c0 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000000110>;
P_0x7fffd09e0a00 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010110>;
P_0x7fffd09e0a40 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000010>;
v0x7fffd0a25320_0 .net *"_ivl_5", 6 0, L_0x7fffd0a282b0;  1 drivers
v0x7fffd0a25400_0 .net "address_in", 31 0, v0x7fffd0a264e0_0;  1 drivers
v0x7fffd0a254e0_0 .net "clk", 0 0, v0x7fffd0a265d0_0;  1 drivers
v0x7fffd0a255b0 .array "data", 0 1;
v0x7fffd0a255b0_0 .net v0x7fffd0a255b0 0, 31 0, L_0x7fffd09fd780; 1 drivers
v0x7fffd0a255b0_1 .net v0x7fffd0a255b0 1, 31 0, L_0x7fffd0a27f70; 1 drivers
v0x7fffd0a256d0_0 .net "data_in", 31 0, v0x7fffd0a266a0_0;  1 drivers
v0x7fffd0a25810_0 .var "data_out", 31 0;
v0x7fffd0a258d0_0 .net "enable", 0 0, v0x7fffd0a267e0_0;  1 drivers
v0x7fffd0a25970_0 .var "enables", 1 0;
v0x7fffd0a25a30_0 .net "hit_out", 0 0, L_0x7fffd0a28170;  alias, 1 drivers
v0x7fffd0a25af0_0 .var "hits", 1 0;
v0x7fffd0a25bb0_0 .net "match", 1 0, v0x7fffd0a251f0_0;  1 drivers
v0x7fffd0a25c50_0 .net "rst", 0 0, v0x7fffd0a26a10_0;  1 drivers
v0x7fffd0a25cf0_0 .net "set_idx", 5 0, L_0x7fffd0a283a0;  1 drivers
v0x7fffd0a25db0_0 .net "tag", 21 0, L_0x7fffd0a28490;  1 drivers
v0x7fffd0a25ec0 .array "tags", 0 1;
v0x7fffd0a25ec0_0 .net v0x7fffd0a25ec0 0, 21 0, L_0x7fffd0a05b20; 1 drivers
v0x7fffd0a25ec0_1 .net v0x7fffd0a25ec0 1, 21 0, L_0x7fffd09f45d0; 1 drivers
v0x7fffd0a25fa0 .array "valids", 0 1;
v0x7fffd0a25fa0_0 .net v0x7fffd0a25fa0 0, 0 0, L_0x7fffd0a04820; 1 drivers
v0x7fffd0a25fa0_1 .net v0x7fffd0a25fa0 1, 0 0, L_0x7fffd09f9530; 1 drivers
v0x7fffd0a260a0_0 .var/i "w", 31 0;
v0x7fffd0a26250_0 .net "way", 1 0, L_0x7fffd0a26d00;  1 drivers
E_0x7fffd09c4970 .event edge, v0x7fffd0a211b0_0, v0x7fffd0a05c80_0;
E_0x7fffd09bfb50 .event edge, v0x7fffd0a21350_0, v0x7fffd0a22e10_0;
L_0x7fffd0a27620 .part v0x7fffd0a25970_0, 0, 1;
L_0x7fffd0a28080 .part v0x7fffd0a25970_0, 1, 1;
L_0x7fffd0a28170 .reduce/or v0x7fffd0a25af0_0;
L_0x7fffd0a282b0 .part v0x7fffd0a264e0_0, 4, 7;
L_0x7fffd0a283a0 .part L_0x7fffd0a282b0, 0, 6;
L_0x7fffd0a28490 .part v0x7fffd0a264e0_0, 10, 22;
S_0x7fffd09f7fd0 .scope generate, "genblk3" "genblk3" 3 71, 3 71 0, S_0x7fffd09f7270;
 .timescale -9 -12;
S_0x7fffd09ec3c0 .scope module, "replacement" "lru_replacement" 3 76, 4 24 0, S_0x7fffd09f7fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "set_in";
    .port_info 4 /INPUT 2 "way_in";
    .port_info 5 /OUTPUT 2 "next_out";
P_0x7fffd0986620 .param/l "ASSOCIATIVITY" 0 4 27, +C4<00000000000000000000000000000010>;
P_0x7fffd0986660 .param/l "SET_SIZE" 0 4 26, +C4<0000000000000000000000000000000110>;
P_0x7fffd09866a0 .param/l "WAY_SIZE" 0 4 25, +C4<000000000000000000000000000000010>;
v0x7fffd09d96f0_0 .net "clk", 0 0, v0x7fffd0a265d0_0;  alias, 1 drivers
v0x7fffd0a03ed0 .array/i "counts", 127 0, 31 0;
v0x7fffd0a05c80_0 .net "enable", 0 0, v0x7fffd0a267e0_0;  alias, 1 drivers
v0x7fffd09fd920_0 .var/i "i", 31 0;
v0x7fffd09f8830_0 .var/i "j", 31 0;
v0x7fffd09f38d0_0 .var "min_idx", 5 0;
v0x7fffd0a210d0_0 .var "new_idx", 5 0;
v0x7fffd0a211b0_0 .net "next_out", 1 0, L_0x7fffd0a26d00;  alias, 1 drivers
v0x7fffd0a21290_0 .net "rst", 0 0, v0x7fffd0a26a10_0;  alias, 1 drivers
v0x7fffd0a21350_0 .net "set_in", 5 0, L_0x7fffd0a283a0;  alias, 1 drivers
v0x7fffd0a21430_0 .var/i "tick", 31 0;
v0x7fffd0a21510_0 .net "way_in", 1 0, v0x7fffd0a251f0_0;  alias, 1 drivers
E_0x7fffd0a05bf0 .event edge, v0x7fffd0a05c80_0, v0x7fffd0a21510_0, v0x7fffd0a21350_0;
E_0x7fffd09f5450 .event posedge, v0x7fffd09d96f0_0;
L_0x7fffd0a26d00 .part v0x7fffd0a210d0_0, 0, 2;
S_0x7fffd0a216b0 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffd09f7270;
 .timescale -9 -12;
P_0x7fffd0a21880 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffd0a21940 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd0a216b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd0a21b20 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd0a21b60 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffd0a21ba0 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffd0a04820 .functor BUFZ 1, L_0x7fffd0a26da0, C4<0>, C4<0>, C4<0>;
L_0x7fffd0a05b20 .functor BUFZ 22, L_0x7fffd0a270b0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffd09fd780 .functor BUFZ 32, L_0x7fffd0a27360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd0a21d10_0 .net *"_ivl_0", 0 0, L_0x7fffd0a26da0;  1 drivers
v0x7fffd0a21fb0_0 .net *"_ivl_10", 7 0, L_0x7fffd0a27150;  1 drivers
L_0x7f830d4c0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0a22090_0 .net *"_ivl_13", 1 0, L_0x7f830d4c0060;  1 drivers
v0x7fffd0a22180_0 .net *"_ivl_16", 31 0, L_0x7fffd0a27360;  1 drivers
v0x7fffd0a22260_0 .net *"_ivl_18", 7 0, L_0x7fffd0a27400;  1 drivers
v0x7fffd0a22390_0 .net *"_ivl_2", 7 0, L_0x7fffd0a26ec0;  1 drivers
L_0x7f830d4c00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0a22470_0 .net *"_ivl_21", 1 0, L_0x7f830d4c00a8;  1 drivers
L_0x7f830d4c0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0a22550_0 .net *"_ivl_5", 1 0, L_0x7f830d4c0018;  1 drivers
v0x7fffd0a22630_0 .net *"_ivl_8", 21 0, L_0x7fffd0a270b0;  1 drivers
v0x7fffd0a22710_0 .var/i "block", 31 0;
v0x7fffd0a227f0_0 .net "clk", 0 0, v0x7fffd0a265d0_0;  alias, 1 drivers
v0x7fffd0a22890 .array "data", 0 63, 31 0;
v0x7fffd0a22930_0 .net "data_in", 31 0, v0x7fffd0a266a0_0;  alias, 1 drivers
v0x7fffd0a22a10_0 .net "data_out", 31 0, L_0x7fffd09fd780;  alias, 1 drivers
v0x7fffd0a22af0_0 .net "enable", 0 0, L_0x7fffd0a27620;  1 drivers
v0x7fffd0a22bb0_0 .net "index_in", 5 0, L_0x7fffd0a283a0;  alias, 1 drivers
v0x7fffd0a22ca0_0 .net "rst", 0 0, v0x7fffd0a26a10_0;  alias, 1 drivers
v0x7fffd0a22d70 .array "tag", 0 63, 21 0;
v0x7fffd0a22e10_0 .net "tag_in", 21 0, L_0x7fffd0a28490;  alias, 1 drivers
v0x7fffd0a22ed0_0 .net "tag_out", 21 0, L_0x7fffd0a05b20;  alias, 1 drivers
v0x7fffd0a22fb0 .array "valid", 0 63, 0 0;
v0x7fffd0a23050_0 .net "valid_out", 0 0, L_0x7fffd0a04820;  alias, 1 drivers
E_0x7fffd09a8b80 .event posedge, v0x7fffd0a22af0_0;
L_0x7fffd0a26da0 .array/port v0x7fffd0a22fb0, L_0x7fffd0a26ec0;
L_0x7fffd0a26ec0 .concat [ 6 2 0 0], L_0x7fffd0a283a0, L_0x7f830d4c0018;
L_0x7fffd0a270b0 .array/port v0x7fffd0a22d70, L_0x7fffd0a27150;
L_0x7fffd0a27150 .concat [ 6 2 0 0], L_0x7fffd0a283a0, L_0x7f830d4c0060;
L_0x7fffd0a27360 .array/port v0x7fffd0a22890, L_0x7fffd0a27400;
L_0x7fffd0a27400 .concat [ 6 2 0 0], L_0x7fffd0a283a0, L_0x7f830d4c00a8;
S_0x7fffd0a23230 .scope generate, "genblk4[1]" "genblk4[1]" 3 90, 3 90 0, S_0x7fffd09f7270;
 .timescale -9 -12;
P_0x7fffd0a23410 .param/l "i" 0 3 90, +C4<01>;
S_0x7fffd0a234d0 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd0a23230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 6 "index_in";
    .port_info 4 /INPUT 22 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 22 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd0a236b0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd0a236f0 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000000110>;
P_0x7fffd0a23730 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010110>;
L_0x7fffd09f9530 .functor BUFZ 1, L_0x7fffd0a276c0, C4<0>, C4<0>, C4<0>;
L_0x7fffd09f45d0 .functor BUFZ 22, L_0x7fffd0a27940, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x7fffd0a27f70 .functor BUFZ 32, L_0x7fffd0a27d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd0a238d0_0 .net *"_ivl_0", 0 0, L_0x7fffd0a276c0;  1 drivers
v0x7fffd0a23b70_0 .net *"_ivl_10", 7 0, L_0x7fffd0a279e0;  1 drivers
L_0x7f830d4c0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0a23c50_0 .net *"_ivl_13", 1 0, L_0x7f830d4c0138;  1 drivers
v0x7fffd0a23d40_0 .net *"_ivl_16", 31 0, L_0x7fffd0a27d50;  1 drivers
v0x7fffd0a23e20_0 .net *"_ivl_18", 7 0, L_0x7fffd0a27df0;  1 drivers
v0x7fffd0a23f50_0 .net *"_ivl_2", 7 0, L_0x7fffd0a27760;  1 drivers
L_0x7f830d4c0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0a24030_0 .net *"_ivl_21", 1 0, L_0x7f830d4c0180;  1 drivers
L_0x7f830d4c00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd0a24110_0 .net *"_ivl_5", 1 0, L_0x7f830d4c00f0;  1 drivers
v0x7fffd0a241f0_0 .net *"_ivl_8", 21 0, L_0x7fffd0a27940;  1 drivers
v0x7fffd0a242d0_0 .var/i "block", 31 0;
v0x7fffd0a243b0_0 .net "clk", 0 0, v0x7fffd0a265d0_0;  alias, 1 drivers
v0x7fffd0a24450 .array "data", 0 63, 31 0;
v0x7fffd0a24510_0 .net "data_in", 31 0, v0x7fffd0a266a0_0;  alias, 1 drivers
v0x7fffd0a245d0_0 .net "data_out", 31 0, L_0x7fffd0a27f70;  alias, 1 drivers
v0x7fffd0a24690_0 .net "enable", 0 0, L_0x7fffd0a28080;  1 drivers
v0x7fffd0a24750_0 .net "index_in", 5 0, L_0x7fffd0a283a0;  alias, 1 drivers
v0x7fffd0a24860_0 .net "rst", 0 0, v0x7fffd0a26a10_0;  alias, 1 drivers
v0x7fffd0a24950 .array "tag", 0 63, 21 0;
v0x7fffd0a24a10_0 .net "tag_in", 21 0, L_0x7fffd0a28490;  alias, 1 drivers
v0x7fffd0a24ad0_0 .net "tag_out", 21 0, L_0x7fffd09f45d0;  alias, 1 drivers
v0x7fffd0a24b90 .array "valid", 0 63, 0 0;
v0x7fffd0a24c30_0 .net "valid_out", 0 0, L_0x7fffd09f9530;  alias, 1 drivers
E_0x7fffd09cf3a0 .event posedge, v0x7fffd0a24690_0;
L_0x7fffd0a276c0 .array/port v0x7fffd0a24b90, L_0x7fffd0a27760;
L_0x7fffd0a27760 .concat [ 6 2 0 0], L_0x7fffd0a283a0, L_0x7f830d4c00f0;
L_0x7fffd0a27940 .array/port v0x7fffd0a24950, L_0x7fffd0a279e0;
L_0x7fffd0a279e0 .concat [ 6 2 0 0], L_0x7fffd0a283a0, L_0x7f830d4c0138;
L_0x7fffd0a27d50 .array/port v0x7fffd0a24450, L_0x7fffd0a27df0;
L_0x7fffd0a27df0 .concat [ 6 2 0 0], L_0x7fffd0a283a0, L_0x7f830d4c0180;
S_0x7fffd0a24e60 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffd09f7270;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "out";
    .port_info 1 /INPUT 2 "in";
P_0x7fffd0a04dd0 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000010>;
P_0x7fffd0a04e10 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000010>;
v0x7fffd0a250f0_0 .net "in", 1 0, v0x7fffd0a25af0_0;  1 drivers
v0x7fffd0a251f0_0 .var "out", 1 0;
E_0x7fffd09b7ec0 .event edge, v0x7fffd0a250f0_0;
    .scope S_0x7fffd09ec3c0;
T_0 ;
    %wait E_0x7fffd09f5450;
    %load/vec4 v0x7fffd0a21290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd0a21430_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffd0a210d0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd09fd920_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffd09fd920_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd09f8830_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x7fffd09f8830_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffd09fd920_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fffd09f8830_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fffd0a03ed0, 4, 0;
    %load/vec4 v0x7fffd09f8830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd09f8830_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x7fffd09fd920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd09fd920_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd0a21430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd0a21430_0, 0, 32;
    %load/vec4 v0x7fffd0a21510_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x7fffd0a21430_0;
    %load/vec4 v0x7fffd0a21350_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffd0a21510_0;
    %pad/u 3;
    %pad/u 12;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x7fffd0a03ed0, 4, 0;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd09ec3c0;
T_1 ;
    %wait E_0x7fffd0a05bf0;
    %load/vec4 v0x7fffd0a05c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffd0a21510_0;
    %pad/u 6;
    %store/vec4 v0x7fffd0a210d0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffd09f38d0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd09fd920_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffd09fd920_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fffd0a21350_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffd09fd920_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffd0a03ed0, 4;
    %load/vec4 v0x7fffd0a21350_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffd09f38d0_0;
    %pad/u 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fffd0a03ed0, 4;
    %cmp/s;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fffd09fd920_0;
    %pad/s 6;
    %store/vec4 v0x7fffd09f38d0_0, 0, 6;
T_1.4 ;
    %load/vec4 v0x7fffd09fd920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd09fd920_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x7fffd0a21430_0;
    %load/vec4 v0x7fffd0a21350_0;
    %pad/u 10;
    %pad/u 11;
    %muli 2, 0, 11;
    %pad/u 12;
    %load/vec4 v0x7fffd09f38d0_0;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a03ed0, 0, 4;
    %load/vec4 v0x7fffd09f38d0_0;
    %assign/vec4 v0x7fffd0a210d0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd0a21940;
T_2 ;
    %wait E_0x7fffd09f5450;
    %load/vec4 v0x7fffd0a22ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd0a22710_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffd0a22710_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd0a22710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a22fb0, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffd0a22710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a22d70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd0a22710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a22890, 0, 4;
    %load/vec4 v0x7fffd0a22710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd0a22710_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd0a21940;
T_3 ;
    %wait E_0x7fffd09a8b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd0a22bb0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a22fb0, 0, 4;
    %load/vec4 v0x7fffd0a22e10_0;
    %load/vec4 v0x7fffd0a22bb0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a22d70, 0, 4;
    %load/vec4 v0x7fffd0a22930_0;
    %load/vec4 v0x7fffd0a22bb0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a22890, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd0a234d0;
T_4 ;
    %wait E_0x7fffd09f5450;
    %load/vec4 v0x7fffd0a24860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd0a242d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fffd0a242d0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd0a242d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a24b90, 0, 4;
    %pushi/vec4 0, 0, 22;
    %ix/getv/s 3, v0x7fffd0a242d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a24950, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd0a242d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a24450, 0, 4;
    %load/vec4 v0x7fffd0a242d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd0a242d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffd0a234d0;
T_5 ;
    %wait E_0x7fffd09cf3a0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd0a24750_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a24b90, 0, 4;
    %load/vec4 v0x7fffd0a24a10_0;
    %load/vec4 v0x7fffd0a24750_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a24950, 0, 4;
    %load/vec4 v0x7fffd0a24510_0;
    %load/vec4 v0x7fffd0a24750_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd0a24450, 0, 4;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd0a24e60;
T_6 ;
    %wait E_0x7fffd09b7ec0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffd0a251f0_0, 0, 2;
T_6.0 ;
    %load/vec4 v0x7fffd0a251f0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffd0a250f0_0;
    %load/vec4 v0x7fffd0a251f0_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_6.1, 8;
    %load/vec4 v0x7fffd0a251f0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7fffd0a251f0_0, 0, 2;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd09f7270;
T_7 ;
    %wait E_0x7fffd09f5450;
    %load/vec4 v0x7fffd0a25c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd0a25af0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd0a25970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd0a25810_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffd0a258d0_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffd0a26250_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd0a25970_0, 0;
    %load/vec4 v0x7fffd0a258d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x7fffd0a26250_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x7fffd0a25bb0_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffd0a255b0, 4;
    %assign/vec4 v0x7fffd0a25810_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd0a260a0_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x7fffd0a260a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.5, 5;
    %load/vec4 v0x7fffd0a25db0_0;
    %ix/getv/s 4, v0x7fffd0a260a0_0;
    %load/vec4a v0x7fffd0a25ec0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd0a260a0_0;
    %load/vec4a v0x7fffd0a25fa0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd0a260a0_0;
    %store/vec4 v0x7fffd0a25af0_0, 4, 1;
    %load/vec4 v0x7fffd0a260a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd0a260a0_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd09f7270;
T_8 ;
    %wait E_0x7fffd09bfb50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd0a260a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7fffd0a260a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x7fffd0a25db0_0;
    %ix/getv/s 4, v0x7fffd0a260a0_0;
    %load/vec4a v0x7fffd0a25ec0, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd0a260a0_0;
    %load/vec4a v0x7fffd0a25fa0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd0a260a0_0;
    %store/vec4 v0x7fffd0a25af0_0, 4, 1;
    %load/vec4 v0x7fffd0a260a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd0a260a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffd09f7270;
T_9 ;
    %wait E_0x7fffd09c4970;
    %load/vec4 v0x7fffd0a258d0_0;
    %pad/u 2;
    %ix/getv 4, v0x7fffd0a26250_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd0a25970_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffd09f65a0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd0a26970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd0a26c20_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fffd09f65a0;
T_11 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd09f7270 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffd09f65a0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd0a265d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd0a26a10_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd0a265d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd0a26a10_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd0a265d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd0a26a10_0, 0, 1;
T_12.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffd0a265d0_0;
    %inv;
    %store/vec4 v0x7fffd0a265d0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x7fffd09f65a0;
T_13 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffd09cbbe0, "r" {0 0 0};
    %store/vec4 v0x7fffd0a263e0_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffd0a263e0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffd0a263e0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_13.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffd09f65a0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd0a267e0_0, 0;
    %wait E_0x7fffd09c67a0;
T_14.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffd0a263e0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffd0a26970_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffd0a26c20_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffd0a26970_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffd0a26c20_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffd09e0a40 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffd09e09c0 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffd09e0a00 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffd09cba60 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000000100000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffd09cbb20 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_14.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffd0a263e0_0, "%x\012", v0x7fffd0a264e0_0 {0 0 0};
    %store/vec4 v0x7fffd0a26b40_0, 0, 32;
    %wait E_0x7fffd09f5450;
    %load/vec4 v0x7fffd0a26c20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd0a26c20_0, 0;
    %load/vec4 v0x7fffd0a268d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.3, 6;
    %load/vec4 v0x7fffd0a26970_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd0a26970_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffd0a266a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd0a267e0_0, 0;
T_14.3 ;
    %wait E_0x7fffd09f5450;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd0a267e0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "lru_replacement.v";
    "set.v";
    "encoder.v";
