
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023651                       # Number of seconds simulated
sim_ticks                                 23650949000                       # Number of ticks simulated
final_tick                                23650949000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 199966                       # Simulator instruction rate (inst/s)
host_op_rate                                   222870                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              472938375                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658960                       # Number of bytes of host memory used
host_seconds                                    50.01                       # Real time elapsed on the host
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11145386                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        28865920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          205184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29071104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     28865920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      28865920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        79872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           79872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           451030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              454236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1248                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1248                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1220497325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            8675508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1229172834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1220497325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1220497325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3377116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3377116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3377116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1220497325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           8675508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1232549950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      454236                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1248                       # Number of write requests accepted
system.mem_ctrls.readBursts                    454236                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1248                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               29059200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   73920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29071104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                79872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    66                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            128536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             75250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            118617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            32590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   23650616000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                454236                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1248                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  427238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        66874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    435.619942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   273.802006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   376.892959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12639     18.90%     18.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16800     25.12%     44.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9605     14.36%     58.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4218      6.31%     64.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2860      4.28%     68.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1917      2.87%     71.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2056      3.07%     74.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2088      3.12%     78.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14691     21.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        66874                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           72                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    6242.388889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   6056.144300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1584.367280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      1.39%      1.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      2.78%      4.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            6      8.33%     12.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            9     12.50%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631           11     15.28%     40.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143           11     15.28%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            4      5.56%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167           11     15.28%     76.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            9     12.50%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      1.39%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      1.39%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      2.78%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            1      1.39%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            2      2.78%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      1.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            72                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           72                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.039695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.262034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               70     97.22%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.39%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      1.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            72                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2205762500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10719200000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2270250000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      4857.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23607.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1228.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1229.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   387309                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1016                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.96                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      51924.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                401647680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                219153000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2965606800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6745680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1544496720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          16040627640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            117534750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            21295812270                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            900.567560                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    105187000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     789620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   22752369000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                103912200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 56698125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               575679000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 738720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1544496720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          13941533385                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1958845500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            18181903650                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            768.885093                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   3171496000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     789620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   19689501000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2274278                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1635126                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            114810                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1083233                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  972138                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.744127                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  248414                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16102                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   31                       # Number of system calls
system.cpu.numCycles                         47301899                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           12136592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12720364                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2274278                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1220552                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2886017                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  233358                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           294                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          127                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1907439                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 69084                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           15139747                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.942354                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.287124                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 12402504     81.92%     81.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   294596      1.95%     83.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   301885      1.99%     85.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   263940      1.74%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   274215      1.81%     89.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   241512      1.60%     91.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   236067      1.56%     92.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   144230      0.95%     93.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   980798      6.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15139747                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.048080                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.268919                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11797025                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                655714                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2424597                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                153671                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 108740                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               376767                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7972                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               13909968                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 22514                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 108740                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 11888185                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  222770                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         127305                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2485559                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                307188                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               13670420                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                 283186                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   2150                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    326                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            17584063                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              63199756                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         17754802                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                26                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              14080277                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3503694                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10317                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           5186                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    595095                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1695683                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1240597                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             66654                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           268259                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   13188157                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                9817                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12121763                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4981                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2052540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5977223                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             19                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      15139747                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.800658                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.437084                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9997575     66.04%     66.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2009168     13.27%     79.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1330300      8.79%     88.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              716708      4.73%     92.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              542922      3.59%     96.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              270303      1.79%     98.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              171120      1.13%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               61260      0.40%     99.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               40391      0.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15139747                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   36965     36.35%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29201     28.71%     65.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 35539     34.94%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9175389     75.69%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                81220      0.67%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     76.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           6119      0.05%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1688120     13.93%     90.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1170912      9.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12121763                       # Type of FU issued
system.cpu.iq.rate                           0.256264                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      101705                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008390                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           39489897                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          15250970                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11898007                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  60                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 42                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12223436                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            75378                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       215629                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          855                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          503                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       122198                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        54533                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            27                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 108740                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  207676                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 10733                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            13197989                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             50738                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1695683                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1240597                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               5677                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     42                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10603                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            503                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          72172                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        43529                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               115701                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12007848                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1651631                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            113913                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            15                       # number of nop insts executed
system.cpu.iew.exec_refs                      2811161                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1920798                       # Number of branches executed
system.cpu.iew.exec_stores                    1159530                       # Number of stores executed
system.cpu.iew.exec_rate                     0.253856                       # Inst execution rate
system.cpu.iew.wb_sent                       11910411                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      11898033                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7084718                       # num instructions producing a value
system.cpu.iew.wb_consumers                  15520167                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.251534                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.456485                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2052587                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            9798                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            106871                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14823894                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.751853                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.559920                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10095809     68.10%     68.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2336198     15.76%     83.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1030487      6.95%     90.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       383092      2.58%     93.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       327465      2.21%     95.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       188971      1.27%     96.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       141607      0.96%     97.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        67539      0.46%     98.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       252726      1.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14823894                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               11145386                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2598448                       # Number of memory references committed
system.cpu.commit.loads                       1480052                       # Number of loads committed
system.cpu.commit.membars                        4140                       # Number of memory barriers committed
system.cpu.commit.branches                    1804548                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9843381                       # Number of committed integer instructions.
system.cpu.commit.function_calls               210314                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8467076     75.97%     75.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           73743      0.66%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         6119      0.05%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1480052     13.28%     89.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1118396     10.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11145386                       # Class of committed instruction
system.cpu.commit.bw_lim_events                252726                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27767250                       # The number of ROB reads
system.cpu.rob.rob_writes                    26710859                       # The number of ROB writes
system.cpu.timesIdled                          427177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        32162152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11145386                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.730189                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.730189                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.211408                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.211408                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14436923                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7842921                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       10                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  40827722                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7071322                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2903942                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9767                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              2950                       # number of replacements
system.cpu.dcache.tags.tagsinuse           254.750610                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2535705                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3206                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            790.924828                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3033763500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   254.750610                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995120                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995120                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10177646                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10177646                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1456539                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1456539                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1070854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1070854                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         4140                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4140                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         4139                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4139                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2527393                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2527393                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2527393                       # number of overall hits
system.cpu.dcache.overall_hits::total         2527393                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3319                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3319                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4616                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4616                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         7935                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7935                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         7935                       # number of overall misses
system.cpu.dcache.overall_misses::total          7935                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    189598987                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    189598987                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    236978718                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    236978718                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       200250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    426577705                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    426577705                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    426577705                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    426577705                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1459858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1459858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         4143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2535328                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2535328                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2535328                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2535328                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002274                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002274                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004292                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004292                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000724                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000724                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003130                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003130                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003130                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003130                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 57125.335041                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57125.335041                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51338.543761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51338.543761                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        66750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53759.005041                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53759.005041                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53759.005041                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53759.005041                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          337                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.466667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1248                       # number of writebacks
system.cpu.dcache.writebacks::total              1248                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1407                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1407                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3315                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3315                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4722                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4722                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4722                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4722                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1912                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1912                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1301                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1301                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3213                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3213                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    110276750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    110276750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     74418505                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     74418505                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    184695255                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    184695255                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    184695255                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    184695255                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001210                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001267                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001267                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001267                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001267                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57676.124477                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57676.124477                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57201.003075                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57201.003075                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57483.739496                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57483.739496                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57483.739496                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57483.739496                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            450966                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.993287                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1436698                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            451030                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.185371                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           8861250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.993287                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4265913                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4265913                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1436698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1436698                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1436698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1436698                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1436698                       # number of overall hits
system.cpu.icache.overall_hits::total         1436698                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       470740                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        470740                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       470740                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         470740                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       470740                       # number of overall misses
system.cpu.icache.overall_misses::total        470740                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  23525380246                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  23525380246                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  23525380246                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  23525380246                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  23525380246                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  23525380246                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1907438                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1907438                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1907438                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1907438                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1907438                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1907438                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.246792                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.246792                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.246792                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.246792                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.246792                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.246792                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49975.315983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49975.315983                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49975.315983                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49975.315983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49975.315983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49975.315983                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2116                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.457143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        19703                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19703                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        19703                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19703                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        19703                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19703                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       451037                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       451037                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       451037                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       451037                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       451037                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       451037                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  21661603248                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  21661603248                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  21661603248                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  21661603248                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  21661603248                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  21661603248                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.236462                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.236462                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.236462                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.236462                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.236462                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.236462                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48026.222345                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48026.222345                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48026.222345                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48026.222345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48026.222345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48026.222345                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              452949                       # Transaction distribution
system.membus.trans_dist::ReadResp             452949                       # Transaction distribution
system.membus.trans_dist::Writeback              1248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1294                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1294                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       902067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 909741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     28865920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       285056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29150976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                7                       # Total snoops (count)
system.membus.snoop_fanout::samples            455498                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  455498    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              455498                       # Request fanout histogram
system.membus.reqLayer0.occupancy           230245000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1230639750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            8496742                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
