// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module read_romcode_read_romcode_Pipeline_VITIS_LOOP_31_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_BUS0_AWVALID,
        m_axi_BUS0_AWREADY,
        m_axi_BUS0_AWADDR,
        m_axi_BUS0_AWID,
        m_axi_BUS0_AWLEN,
        m_axi_BUS0_AWSIZE,
        m_axi_BUS0_AWBURST,
        m_axi_BUS0_AWLOCK,
        m_axi_BUS0_AWCACHE,
        m_axi_BUS0_AWPROT,
        m_axi_BUS0_AWQOS,
        m_axi_BUS0_AWREGION,
        m_axi_BUS0_AWUSER,
        m_axi_BUS0_WVALID,
        m_axi_BUS0_WREADY,
        m_axi_BUS0_WDATA,
        m_axi_BUS0_WSTRB,
        m_axi_BUS0_WLAST,
        m_axi_BUS0_WID,
        m_axi_BUS0_WUSER,
        m_axi_BUS0_ARVALID,
        m_axi_BUS0_ARREADY,
        m_axi_BUS0_ARADDR,
        m_axi_BUS0_ARID,
        m_axi_BUS0_ARLEN,
        m_axi_BUS0_ARSIZE,
        m_axi_BUS0_ARBURST,
        m_axi_BUS0_ARLOCK,
        m_axi_BUS0_ARCACHE,
        m_axi_BUS0_ARPROT,
        m_axi_BUS0_ARQOS,
        m_axi_BUS0_ARREGION,
        m_axi_BUS0_ARUSER,
        m_axi_BUS0_RVALID,
        m_axi_BUS0_RREADY,
        m_axi_BUS0_RDATA,
        m_axi_BUS0_RLAST,
        m_axi_BUS0_RID,
        m_axi_BUS0_RFIFONUM,
        m_axi_BUS0_RUSER,
        m_axi_BUS0_RRESP,
        m_axi_BUS0_BVALID,
        m_axi_BUS0_BREADY,
        m_axi_BUS0_BRESP,
        m_axi_BUS0_BID,
        m_axi_BUS0_BUSER,
        sext_ln31,
        select_ln26,
        internal_bram_Addr_A,
        internal_bram_EN_A,
        internal_bram_WEN_A,
        internal_bram_Din_A,
        internal_bram_Dout_A
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_BUS0_AWVALID;
input   m_axi_BUS0_AWREADY;
output  [63:0] m_axi_BUS0_AWADDR;
output  [0:0] m_axi_BUS0_AWID;
output  [31:0] m_axi_BUS0_AWLEN;
output  [2:0] m_axi_BUS0_AWSIZE;
output  [1:0] m_axi_BUS0_AWBURST;
output  [1:0] m_axi_BUS0_AWLOCK;
output  [3:0] m_axi_BUS0_AWCACHE;
output  [2:0] m_axi_BUS0_AWPROT;
output  [3:0] m_axi_BUS0_AWQOS;
output  [3:0] m_axi_BUS0_AWREGION;
output  [0:0] m_axi_BUS0_AWUSER;
output   m_axi_BUS0_WVALID;
input   m_axi_BUS0_WREADY;
output  [31:0] m_axi_BUS0_WDATA;
output  [3:0] m_axi_BUS0_WSTRB;
output   m_axi_BUS0_WLAST;
output  [0:0] m_axi_BUS0_WID;
output  [0:0] m_axi_BUS0_WUSER;
output   m_axi_BUS0_ARVALID;
input   m_axi_BUS0_ARREADY;
output  [63:0] m_axi_BUS0_ARADDR;
output  [0:0] m_axi_BUS0_ARID;
output  [31:0] m_axi_BUS0_ARLEN;
output  [2:0] m_axi_BUS0_ARSIZE;
output  [1:0] m_axi_BUS0_ARBURST;
output  [1:0] m_axi_BUS0_ARLOCK;
output  [3:0] m_axi_BUS0_ARCACHE;
output  [2:0] m_axi_BUS0_ARPROT;
output  [3:0] m_axi_BUS0_ARQOS;
output  [3:0] m_axi_BUS0_ARREGION;
output  [0:0] m_axi_BUS0_ARUSER;
input   m_axi_BUS0_RVALID;
output   m_axi_BUS0_RREADY;
input  [31:0] m_axi_BUS0_RDATA;
input   m_axi_BUS0_RLAST;
input  [0:0] m_axi_BUS0_RID;
input  [10:0] m_axi_BUS0_RFIFONUM;
input  [0:0] m_axi_BUS0_RUSER;
input  [1:0] m_axi_BUS0_RRESP;
input   m_axi_BUS0_BVALID;
output   m_axi_BUS0_BREADY;
input  [1:0] m_axi_BUS0_BRESP;
input  [0:0] m_axi_BUS0_BID;
input  [0:0] m_axi_BUS0_BUSER;
input  [61:0] sext_ln31;
input  [11:0] select_ln26;
output  [31:0] internal_bram_Addr_A;
output   internal_bram_EN_A;
output  [3:0] internal_bram_WEN_A;
output  [31:0] internal_bram_Din_A;
input  [31:0] internal_bram_Dout_A;

reg ap_idle;
reg m_axi_BUS0_RREADY;
reg internal_bram_EN_A;
reg[3:0] internal_bram_WEN_A;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln31_reg_146;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln31_fu_102_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    BUS0_blk_n_R;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
reg   [11:0] i_1_reg_141;
reg   [11:0] i_1_reg_141_pp0_iter1_reg;
reg   [31:0] BUS0_addr_read_reg_150;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [63:0] zext_ln31_fu_125_p1;
reg   [11:0] i_fu_56;
wire   [11:0] add_ln31_fu_108_p2;
wire    ap_loop_init;
reg   [11:0] ap_sig_allocacmp_i_1;
wire   [31:0] internal_bram_Addr_A_orig;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

read_romcode_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln31_fu_102_p2 == 1'd0))) begin
            i_fu_56 <= add_ln31_fu_108_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_56 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln31_reg_146 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        BUS0_addr_read_reg_150 <= m_axi_BUS0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        i_1_reg_141 <= ap_sig_allocacmp_i_1;
        i_1_reg_141_pp0_iter1_reg <= i_1_reg_141;
        icmp_ln31_reg_146 <= icmp_ln31_fu_102_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln31_reg_146 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        BUS0_blk_n_R = m_axi_BUS0_RVALID;
    end else begin
        BUS0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln31_fu_102_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln31_reg_146 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 12'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_56;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        internal_bram_EN_A = 1'b1;
    end else begin
        internal_bram_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        internal_bram_WEN_A = 4'd15;
    end else begin
        internal_bram_WEN_A = 4'd0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln31_reg_146 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_BUS0_RREADY = 1'b1;
    end else begin
        m_axi_BUS0_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln31_fu_108_p2 = (ap_sig_allocacmp_i_1 + 12'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln31_reg_146 == 1'd0) & (m_axi_BUS0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln31_reg_146 == 1'd0) & (m_axi_BUS0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((icmp_ln31_reg_146 == 1'd0) & (m_axi_BUS0_RVALID == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln31_fu_102_p2 = ((ap_sig_allocacmp_i_1 == select_ln26) ? 1'b1 : 1'b0);

assign internal_bram_Addr_A = internal_bram_Addr_A_orig << 32'd2;

assign internal_bram_Addr_A_orig = zext_ln31_fu_125_p1;

assign internal_bram_Din_A = BUS0_addr_read_reg_150;

assign m_axi_BUS0_ARADDR = 64'd0;

assign m_axi_BUS0_ARBURST = 2'd0;

assign m_axi_BUS0_ARCACHE = 4'd0;

assign m_axi_BUS0_ARID = 1'd0;

assign m_axi_BUS0_ARLEN = 32'd0;

assign m_axi_BUS0_ARLOCK = 2'd0;

assign m_axi_BUS0_ARPROT = 3'd0;

assign m_axi_BUS0_ARQOS = 4'd0;

assign m_axi_BUS0_ARREGION = 4'd0;

assign m_axi_BUS0_ARSIZE = 3'd0;

assign m_axi_BUS0_ARUSER = 1'd0;

assign m_axi_BUS0_ARVALID = 1'b0;

assign m_axi_BUS0_AWADDR = 64'd0;

assign m_axi_BUS0_AWBURST = 2'd0;

assign m_axi_BUS0_AWCACHE = 4'd0;

assign m_axi_BUS0_AWID = 1'd0;

assign m_axi_BUS0_AWLEN = 32'd0;

assign m_axi_BUS0_AWLOCK = 2'd0;

assign m_axi_BUS0_AWPROT = 3'd0;

assign m_axi_BUS0_AWQOS = 4'd0;

assign m_axi_BUS0_AWREGION = 4'd0;

assign m_axi_BUS0_AWSIZE = 3'd0;

assign m_axi_BUS0_AWUSER = 1'd0;

assign m_axi_BUS0_AWVALID = 1'b0;

assign m_axi_BUS0_BREADY = 1'b0;

assign m_axi_BUS0_WDATA = 32'd0;

assign m_axi_BUS0_WID = 1'd0;

assign m_axi_BUS0_WLAST = 1'b0;

assign m_axi_BUS0_WSTRB = 4'd0;

assign m_axi_BUS0_WUSER = 1'd0;

assign m_axi_BUS0_WVALID = 1'b0;

assign zext_ln31_fu_125_p1 = i_1_reg_141_pp0_iter1_reg;

endmodule //read_romcode_read_romcode_Pipeline_VITIS_LOOP_31_1
