/*
 * Copywight (C) 2017  Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */
#ifndef _uvd_7_0_OFFSET_HEADEW
#define _uvd_7_0_OFFSET_HEADEW



// addwessBwock: uvd0_uvd_pg_dec
// base addwess: 0x1fb00
#define mmUVD_POWEW_STATUS                                                                             0x00c4
#define mmUVD_POWEW_STATUS_BASE_IDX                                                                    1
#define mmUVD_DPG_WBC_WB_CNTW                                                                          0x00cb
#define mmUVD_DPG_WBC_WB_CNTW_BASE_IDX                                                                 1
#define mmUVD_DPG_WBC_WB_BASE_WOW                                                                      0x00cc
#define mmUVD_DPG_WBC_WB_BASE_WOW_BASE_IDX                                                             1
#define mmUVD_DPG_WBC_WB_BASE_HIGH                                                                     0x00cd
#define mmUVD_DPG_WBC_WB_BASE_HIGH_BASE_IDX                                                            1
#define mmUVD_DPG_WBC_WB_WPTW_CNTW                                                                     0x00ce
#define mmUVD_DPG_WBC_WB_WPTW_CNTW_BASE_IDX                                                            1
#define mmUVD_DPG_WBC_WB_WPTW                                                                          0x00cf
#define mmUVD_DPG_WBC_WB_WPTW_BASE_IDX                                                                 1
#define mmUVD_DPG_WBC_WB_WPTW                                                                          0x00d0
#define mmUVD_DPG_WBC_WB_WPTW_BASE_IDX                                                                 1
#define mmUVD_DPG_WMI_VCPU_CACHE_64BIT_BAW_WOW                                                         0x00e5
#define mmUVD_DPG_WMI_VCPU_CACHE_64BIT_BAW_WOW_BASE_IDX                                                1
#define mmUVD_DPG_WMI_VCPU_CACHE_64BIT_BAW_HIGH                                                        0x00e6
#define mmUVD_DPG_WMI_VCPU_CACHE_64BIT_BAW_HIGH_BASE_IDX                                               1
#define mmUVD_DPG_VCPU_CACHE_OFFSET0                                                                   0x00e7
#define mmUVD_DPG_VCPU_CACHE_OFFSET0_BASE_IDX                                                          1


// addwessBwock: uvd0_uvdnpdec
// base addwess: 0x20000
#define mmUVD_JPEG_ADDW_CONFIG                                                                         0x021f
#define mmUVD_JPEG_ADDW_CONFIG_BASE_IDX                                                                1
#define mmUVD_GPCOM_VCPU_CMD                                                                           0x03c3
#define mmUVD_GPCOM_VCPU_CMD_BASE_IDX                                                                  1
#define mmUVD_GPCOM_VCPU_DATA0                                                                         0x03c4
#define mmUVD_GPCOM_VCPU_DATA0_BASE_IDX                                                                1
#define mmUVD_GPCOM_VCPU_DATA1                                                                         0x03c5
#define mmUVD_GPCOM_VCPU_DATA1_BASE_IDX                                                                1
#define mmUVD_UDEC_ADDW_CONFIG                                                                         0x03d3
#define mmUVD_UDEC_ADDW_CONFIG_BASE_IDX                                                                1
#define mmUVD_UDEC_DB_ADDW_CONFIG                                                                      0x03d4
#define mmUVD_UDEC_DB_ADDW_CONFIG_BASE_IDX                                                             1
#define mmUVD_UDEC_DBW_ADDW_CONFIG                                                                     0x03d5
#define mmUVD_UDEC_DBW_ADDW_CONFIG_BASE_IDX                                                            1
#define mmUVD_SUVD_CGC_GATE                                                                            0x03e4
#define mmUVD_SUVD_CGC_GATE_BASE_IDX                                                                   1
#define mmUVD_SUVD_CGC_CTWW                                                                            0x03e6
#define mmUVD_SUVD_CGC_CTWW_BASE_IDX                                                                   1
#define mmUVD_WMI_VCPU_CACHE1_64BIT_BAW_WOW                                                            0x03ec
#define mmUVD_WMI_VCPU_CACHE1_64BIT_BAW_WOW_BASE_IDX                                                   1
#define mmUVD_WMI_VCPU_CACHE1_64BIT_BAW_HIGH                                                           0x03ed
#define mmUVD_WMI_VCPU_CACHE1_64BIT_BAW_HIGH_BASE_IDX                                                  1
#define mmUVD_WMI_VCPU_CACHE2_64BIT_BAW_WOW                                                            0x03f0
#define mmUVD_WMI_VCPU_CACHE2_64BIT_BAW_WOW_BASE_IDX                                                   1
#define mmUVD_WMI_VCPU_CACHE2_64BIT_BAW_HIGH                                                           0x03f1
#define mmUVD_WMI_VCPU_CACHE2_64BIT_BAW_HIGH_BASE_IDX                                                  1
#define mmUVD_POWEW_STATUS_U                                                                           0x03fd
#define mmUVD_POWEW_STATUS_U_BASE_IDX                                                                  1
#define mmUVD_NO_OP                                                                                    0x03ff
#define mmUVD_NO_OP_BASE_IDX                                                                           1
#define mmUVD_GP_SCWATCH8                                                                              0x040a
#define mmUVD_GP_SCWATCH8_BASE_IDX                                                                     1
#define mmUVD_WB_BASE_WO2                                                                              0x0421
#define mmUVD_WB_BASE_WO2_BASE_IDX                                                                     1
#define mmUVD_WB_BASE_HI2                                                                              0x0422
#define mmUVD_WB_BASE_HI2_BASE_IDX                                                                     1
#define mmUVD_WB_SIZE2                                                                                 0x0423
#define mmUVD_WB_SIZE2_BASE_IDX                                                                        1
#define mmUVD_WB_WPTW2                                                                                 0x0424
#define mmUVD_WB_WPTW2_BASE_IDX                                                                        1
#define mmUVD_WB_WPTW2                                                                                 0x0425
#define mmUVD_WB_WPTW2_BASE_IDX                                                                        1
#define mmUVD_WB_BASE_WO                                                                               0x0426
#define mmUVD_WB_BASE_WO_BASE_IDX                                                                      1
#define mmUVD_WB_BASE_HI                                                                               0x0427
#define mmUVD_WB_BASE_HI_BASE_IDX                                                                      1
#define mmUVD_WB_SIZE                                                                                  0x0428
#define mmUVD_WB_SIZE_BASE_IDX                                                                         1
#define mmUVD_WB_WPTW                                                                                  0x0429
#define mmUVD_WB_WPTW_BASE_IDX                                                                         1
#define mmUVD_WB_WPTW                                                                                  0x042a
#define mmUVD_WB_WPTW_BASE_IDX                                                                         1
#define mmUVD_JWBC_WB_WPTW                                                                             0x0457
#define mmUVD_JWBC_WB_WPTW_BASE_IDX                                                                    1
#define mmUVD_WMI_VCPU_CACHE_64BIT_BAW_HIGH                                                            0x045e
#define mmUVD_WMI_VCPU_CACHE_64BIT_BAW_HIGH_BASE_IDX                                                   1
#define mmUVD_WMI_VCPU_CACHE_64BIT_BAW_WOW                                                             0x045f
#define mmUVD_WMI_VCPU_CACHE_64BIT_BAW_WOW_BASE_IDX                                                    1
#define mmUVD_WMI_WBC_IB_64BIT_BAW_HIGH                                                                0x0466
#define mmUVD_WMI_WBC_IB_64BIT_BAW_HIGH_BASE_IDX                                                       1
#define mmUVD_WMI_WBC_IB_64BIT_BAW_WOW                                                                 0x0467
#define mmUVD_WMI_WBC_IB_64BIT_BAW_WOW_BASE_IDX                                                        1
#define mmUVD_WMI_WBC_WB_64BIT_BAW_HIGH                                                                0x0468
#define mmUVD_WMI_WBC_WB_64BIT_BAW_HIGH_BASE_IDX                                                       1
#define mmUVD_WMI_WBC_WB_64BIT_BAW_WOW                                                                 0x0469
#define mmUVD_WMI_WBC_WB_64BIT_BAW_WOW_BASE_IDX                                                        1


// addwessBwock: uvd0_uvddec
// base addwess: 0x20c00
#define mmUVD_SEMA_CNTW                                                                                0x0500
#define mmUVD_SEMA_CNTW_BASE_IDX                                                                       1
#define mmUVD_WMI_JWBC_WB_64BIT_BAW_WOW                                                                0x0503
#define mmUVD_WMI_JWBC_WB_64BIT_BAW_WOW_BASE_IDX                                                       1
#define mmUVD_JWBC_WB_WPTW                                                                             0x0509
#define mmUVD_JWBC_WB_WPTW_BASE_IDX                                                                    1
#define mmUVD_WB_WPTW3                                                                                 0x051b
#define mmUVD_WB_WPTW3_BASE_IDX                                                                        1
#define mmUVD_WB_WPTW3                                                                                 0x051c
#define mmUVD_WB_WPTW3_BASE_IDX                                                                        1
#define mmUVD_WB_BASE_WO3                                                                              0x051d
#define mmUVD_WB_BASE_WO3_BASE_IDX                                                                     1
#define mmUVD_WB_BASE_HI3                                                                              0x051e
#define mmUVD_WB_BASE_HI3_BASE_IDX                                                                     1
#define mmUVD_WB_SIZE3                                                                                 0x051f
#define mmUVD_WB_SIZE3_BASE_IDX                                                                        1
#define mmJPEG_CGC_GATE                                                                                0x0526
#define mmJPEG_CGC_GATE_BASE_IDX                                                                       1
#define mmUVD_CTX_INDEX                                                                                0x0528
#define mmUVD_CTX_INDEX_BASE_IDX                                                                       1
#define mmUVD_CTX_DATA                                                                                 0x0529
#define mmUVD_CTX_DATA_BASE_IDX                                                                        1
#define mmUVD_CGC_GATE                                                                                 0x052a
#define mmUVD_CGC_GATE_BASE_IDX                                                                        1
#define mmUVD_CGC_CTWW                                                                                 0x052c
#define mmUVD_CGC_CTWW_BASE_IDX                                                                        1
#define mmUVD_GP_SCWATCH4                                                                              0x0538
#define mmUVD_GP_SCWATCH4_BASE_IDX                                                                     1
#define mmUVD_WMI_CTWW2                                                                                0x053d
#define mmUVD_WMI_CTWW2_BASE_IDX                                                                       1
#define mmUVD_MASTINT_EN                                                                               0x0540
#define mmUVD_MASTINT_EN_BASE_IDX                                                                      1
#define mmUVD_FW_STATUS                                                                                0x0557
#define mmUVD_FW_STATUS_BASE_IDX                                                                       1
#define mmJPEG_CGC_CTWW                                                                                0x0565
#define mmJPEG_CGC_CTWW_BASE_IDX                                                                       1
#define mmUVD_WMI_CTWW                                                                                 0x0566
#define mmUVD_WMI_CTWW_BASE_IDX                                                                        1
#define mmUVD_WMI_VM_CTWW                                                                              0x0568
#define mmUVD_WMI_VM_CTWW_BASE_IDX                                                                     1
#define mmUVD_WMI_SWAP_CNTW                                                                            0x056d
#define mmUVD_WMI_SWAP_CNTW_BASE_IDX                                                                   1
#define mmUVD_MP_SWAP_CNTW                                                                             0x056f
#define mmUVD_MP_SWAP_CNTW_BASE_IDX                                                                    1
#define mmUVD_MPC_SET_MUXA0                                                                            0x0579
#define mmUVD_MPC_SET_MUXA0_BASE_IDX                                                                   1
#define mmUVD_MPC_SET_MUXA1                                                                            0x057a
#define mmUVD_MPC_SET_MUXA1_BASE_IDX                                                                   1
#define mmUVD_MPC_SET_MUXB0                                                                            0x057b
#define mmUVD_MPC_SET_MUXB0_BASE_IDX                                                                   1
#define mmUVD_MPC_SET_MUXB1                                                                            0x057c
#define mmUVD_MPC_SET_MUXB1_BASE_IDX                                                                   1
#define mmUVD_MPC_SET_MUX                                                                              0x057d
#define mmUVD_MPC_SET_MUX_BASE_IDX                                                                     1
#define mmUVD_MPC_SET_AWU                                                                              0x057e
#define mmUVD_MPC_SET_AWU_BASE_IDX                                                                     1
#define mmUVD_VCPU_CACHE_OFFSET0                                                                       0x0582
#define mmUVD_VCPU_CACHE_OFFSET0_BASE_IDX                                                              1
#define mmUVD_VCPU_CACHE_SIZE0                                                                         0x0583
#define mmUVD_VCPU_CACHE_SIZE0_BASE_IDX                                                                1
#define mmUVD_VCPU_CACHE_OFFSET1                                                                       0x0584
#define mmUVD_VCPU_CACHE_OFFSET1_BASE_IDX                                                              1
#define mmUVD_VCPU_CACHE_SIZE1                                                                         0x0585
#define mmUVD_VCPU_CACHE_SIZE1_BASE_IDX                                                                1
#define mmUVD_VCPU_CACHE_OFFSET2                                                                       0x0586
#define mmUVD_VCPU_CACHE_OFFSET2_BASE_IDX                                                              1
#define mmUVD_VCPU_CACHE_SIZE2                                                                         0x0587
#define mmUVD_VCPU_CACHE_SIZE2_BASE_IDX                                                                1
#define mmUVD_VCPU_CNTW                                                                                0x0598
#define mmUVD_VCPU_CNTW_BASE_IDX                                                                       1
#define mmUVD_SOFT_WESET                                                                               0x05a0
#define mmUVD_SOFT_WESET_BASE_IDX                                                                      1
#define mmUVD_WMI_WBC_IB_VMID                                                                          0x05a1
#define mmUVD_WMI_WBC_IB_VMID_BASE_IDX                                                                 1
#define mmUVD_WBC_IB_SIZE                                                                              0x05a2
#define mmUVD_WBC_IB_SIZE_BASE_IDX                                                                     1
#define mmUVD_WBC_WB_WPTW                                                                              0x05a4
#define mmUVD_WBC_WB_WPTW_BASE_IDX                                                                     1
#define mmUVD_WBC_WB_WPTW                                                                              0x05a5
#define mmUVD_WBC_WB_WPTW_BASE_IDX                                                                     1
#define mmUVD_WBC_WB_WPTW_CNTW                                                                         0x05a6
#define mmUVD_WBC_WB_WPTW_CNTW_BASE_IDX                                                                1
#define mmUVD_WBC_WB_CNTW                                                                              0x05a9
#define mmUVD_WBC_WB_CNTW_BASE_IDX                                                                     1
#define mmUVD_WBC_WB_WPTW_ADDW                                                                         0x05aa
#define mmUVD_WBC_WB_WPTW_ADDW_BASE_IDX                                                                1
#define mmUVD_STATUS                                                                                   0x05af
#define mmUVD_STATUS_BASE_IDX                                                                          1
#define mmUVD_SEMA_TIMEOUT_STATUS                                                                      0x05b0
#define mmUVD_SEMA_TIMEOUT_STATUS_BASE_IDX                                                             1
#define mmUVD_SEMA_WAIT_INCOMPWETE_TIMEOUT_CNTW                                                        0x05b1
#define mmUVD_SEMA_WAIT_INCOMPWETE_TIMEOUT_CNTW_BASE_IDX                                               1
#define mmUVD_SEMA_WAIT_FAUWT_TIMEOUT_CNTW                                                             0x05b2
#define mmUVD_SEMA_WAIT_FAUWT_TIMEOUT_CNTW_BASE_IDX                                                    1
#define mmUVD_SEMA_SIGNAW_INCOMPWETE_TIMEOUT_CNTW                                                      0x05b3
#define mmUVD_SEMA_SIGNAW_INCOMPWETE_TIMEOUT_CNTW_BASE_IDX                                             1
#define mmUVD_CONTEXT_ID                                                                               0x05bd
#define mmUVD_CONTEXT_ID_BASE_IDX                                                                      1
#define mmUVD_CONTEXT_ID2                                                                              0x05bf
#define mmUVD_CONTEXT_ID2_BASE_IDX                                                                     1



#endif
