<stg><name>receiver_Pipeline_VITIS_LOOP_68_1</name>


<trans_list>

<trans id="162" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.0.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc.0.split:0 %i_2 = load i12 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.0.split:3 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %i_2, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
for.inc.0.split:4 %zext_ln68 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:5 %samples_I_1_addr = getelementptr i18 %samples_I_1, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_1_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:7 %samples_I_1_load = load i8 %samples_I_1_addr

]]></Node>
<StgValue><ssdm name="samples_I_1_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:8 %samples_Q_1_addr = getelementptr i18 %samples_Q_1, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_1_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:10 %samples_I_2_addr = getelementptr i18 %samples_I_2, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_2_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:11 %samples_Q_2_addr = getelementptr i18 %samples_Q_2, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_2_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:12 %samples_I_3_addr = getelementptr i18 %samples_I_3, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_3_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:13 %samples_Q_3_addr = getelementptr i18 %samples_Q_3, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_3_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:14 %samples_I_4_addr = getelementptr i18 %samples_I_4, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_4_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:15 %samples_Q_4_addr = getelementptr i18 %samples_Q_4, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_4_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:16 %samples_I_5_addr = getelementptr i18 %samples_I_5, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_5_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:17 %samples_Q_5_addr = getelementptr i18 %samples_Q_5, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_5_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:18 %samples_I_6_addr = getelementptr i18 %samples_I_6, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_6_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:19 %samples_Q_6_addr = getelementptr i18 %samples_Q_6, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_6_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:20 %samples_I_7_addr = getelementptr i18 %samples_I_7, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_7_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:21 %samples_Q_7_addr = getelementptr i18 %samples_Q_7, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_7_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:22 %samples_I_8_addr = getelementptr i18 %samples_I_8, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_8_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:23 %samples_Q_8_addr = getelementptr i18 %samples_Q_8, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_8_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:24 %samples_I_9_addr = getelementptr i18 %samples_I_9, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_9_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:25 %samples_Q_9_addr = getelementptr i18 %samples_Q_9, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_9_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:26 %samples_I_10_addr = getelementptr i18 %samples_I_10, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_10_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:27 %samples_Q_10_addr = getelementptr i18 %samples_Q_10, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_10_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.0.split:28 %or_ln70 = or i12 %i_2, i12 11

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:29 %samples_I_11_addr = getelementptr i18 %samples_I_11, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_11_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:30 %samples_Q_11_addr = getelementptr i18 %samples_Q_11, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_11_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:31 %samples_I_2_load = load i8 %samples_I_2_addr

]]></Node>
<StgValue><ssdm name="samples_I_2_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:32 %samples_I_3_load = load i8 %samples_I_3_addr

]]></Node>
<StgValue><ssdm name="samples_I_3_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:33 %samples_I_4_load = load i8 %samples_I_4_addr

]]></Node>
<StgValue><ssdm name="samples_I_4_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:34 %samples_I_5_load = load i8 %samples_I_5_addr

]]></Node>
<StgValue><ssdm name="samples_I_5_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:35 %samples_I_6_load = load i8 %samples_I_6_addr

]]></Node>
<StgValue><ssdm name="samples_I_6_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:36 %samples_I_7_load = load i8 %samples_I_7_addr

]]></Node>
<StgValue><ssdm name="samples_I_7_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:37 %samples_I_8_load = load i8 %samples_I_8_addr

]]></Node>
<StgValue><ssdm name="samples_I_8_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:38 %samples_I_9_load = load i8 %samples_I_9_addr

]]></Node>
<StgValue><ssdm name="samples_I_9_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:39 %samples_I_10_load = load i8 %samples_I_10_addr

]]></Node>
<StgValue><ssdm name="samples_I_10_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:40 %samples_I_11_load = load i8 %samples_I_11_addr

]]></Node>
<StgValue><ssdm name="samples_I_11_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:52 %samples_Q_11_load = load i8 %samples_Q_11_addr

]]></Node>
<StgValue><ssdm name="samples_Q_11_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:53 %samples_Q_1_load = load i8 %samples_Q_1_addr

]]></Node>
<StgValue><ssdm name="samples_Q_1_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:55 %samples_Q_2_load = load i8 %samples_Q_2_addr

]]></Node>
<StgValue><ssdm name="samples_Q_2_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:57 %samples_Q_3_load = load i8 %samples_Q_3_addr

]]></Node>
<StgValue><ssdm name="samples_Q_3_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:59 %samples_Q_4_load = load i8 %samples_Q_4_addr

]]></Node>
<StgValue><ssdm name="samples_Q_4_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:61 %samples_Q_5_load = load i8 %samples_Q_5_addr

]]></Node>
<StgValue><ssdm name="samples_Q_5_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:63 %samples_Q_6_load = load i8 %samples_Q_6_addr

]]></Node>
<StgValue><ssdm name="samples_Q_6_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:65 %samples_Q_7_load = load i8 %samples_Q_7_addr

]]></Node>
<StgValue><ssdm name="samples_Q_7_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:67 %samples_Q_8_load = load i8 %samples_Q_8_addr

]]></Node>
<StgValue><ssdm name="samples_Q_8_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:69 %samples_Q_9_load = load i8 %samples_Q_9_addr

]]></Node>
<StgValue><ssdm name="samples_Q_9_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:71 %samples_Q_10_load = load i8 %samples_Q_10_addr

]]></Node>
<StgValue><ssdm name="samples_Q_10_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.0.split:74 %icmp_ln68 = icmp_ult  i12 %or_ln70, i12 3915

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.0.split:76 %br_ln68 = br i1 %icmp_ln68, void %for.end.exitStub, void %for.inc.11

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:0 %samples_I_12_addr = getelementptr i18 %samples_I_12, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_12_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:1 %samples_I_12_load = load i8 %samples_I_12_addr

]]></Node>
<StgValue><ssdm name="samples_I_12_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:2 %samples_Q_12_addr = getelementptr i18 %samples_Q_12, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_12_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:3 %samples_I_13_addr = getelementptr i18 %samples_I_13, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_13_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:4 %samples_Q_13_addr = getelementptr i18 %samples_Q_13, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_13_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:5 %samples_I_14_addr = getelementptr i18 %samples_I_14, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_14_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:6 %samples_Q_14_addr = getelementptr i18 %samples_Q_14, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_14_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:7 %samples_I_15_addr = getelementptr i18 %samples_I_15, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_15_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:8 %samples_Q_15_addr = getelementptr i18 %samples_Q_15, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_15_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.11:9 %add_ln70 = add i12 %i_2, i12 16

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.11:10 %add_ln70_1 = add i8 %lshr_ln, i8 1

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="8">
<![CDATA[
for.inc.11:11 %zext_ln70 = zext i8 %add_ln70_1

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:12 %samples_I_0_addr_1 = getelementptr i18 %samples_I_0, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="samples_I_0_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.11:13 %samples_Q_0_addr_1 = getelementptr i18 %samples_Q_0, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="samples_Q_0_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:14 %samples_I_13_load = load i8 %samples_I_13_addr

]]></Node>
<StgValue><ssdm name="samples_I_13_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:15 %samples_I_14_load = load i8 %samples_I_14_addr

]]></Node>
<StgValue><ssdm name="samples_I_14_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:16 %samples_I_15_load = load i8 %samples_I_15_addr

]]></Node>
<StgValue><ssdm name="samples_I_15_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:17 %samples_I_0_load = load i8 %samples_I_0_addr_1

]]></Node>
<StgValue><ssdm name="samples_I_0_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:23 %samples_Q_0_load = load i8 %samples_Q_0_addr_1

]]></Node>
<StgValue><ssdm name="samples_Q_0_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:24 %samples_Q_12_load = load i8 %samples_Q_12_addr

]]></Node>
<StgValue><ssdm name="samples_Q_12_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:26 %samples_Q_13_load = load i8 %samples_Q_13_addr

]]></Node>
<StgValue><ssdm name="samples_Q_13_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:28 %samples_Q_14_load = load i8 %samples_Q_14_addr

]]></Node>
<StgValue><ssdm name="samples_Q_14_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:30 %samples_Q_15_load = load i8 %samples_Q_15_addr

]]></Node>
<StgValue><ssdm name="samples_Q_15_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.11:33 %store_ln68 = store i12 %add_ln70, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:7 %samples_I_1_load = load i8 %samples_I_1_addr

]]></Node>
<StgValue><ssdm name="samples_I_1_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:31 %samples_I_2_load = load i8 %samples_I_2_addr

]]></Node>
<StgValue><ssdm name="samples_I_2_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:32 %samples_I_3_load = load i8 %samples_I_3_addr

]]></Node>
<StgValue><ssdm name="samples_I_3_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:33 %samples_I_4_load = load i8 %samples_I_4_addr

]]></Node>
<StgValue><ssdm name="samples_I_4_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:34 %samples_I_5_load = load i8 %samples_I_5_addr

]]></Node>
<StgValue><ssdm name="samples_I_5_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:35 %samples_I_6_load = load i8 %samples_I_6_addr

]]></Node>
<StgValue><ssdm name="samples_I_6_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:36 %samples_I_7_load = load i8 %samples_I_7_addr

]]></Node>
<StgValue><ssdm name="samples_I_7_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:37 %samples_I_8_load = load i8 %samples_I_8_addr

]]></Node>
<StgValue><ssdm name="samples_I_8_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:38 %samples_I_9_load = load i8 %samples_I_9_addr

]]></Node>
<StgValue><ssdm name="samples_I_9_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:39 %samples_I_10_load = load i8 %samples_I_10_addr

]]></Node>
<StgValue><ssdm name="samples_I_10_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:40 %samples_I_11_load = load i8 %samples_I_11_addr

]]></Node>
<StgValue><ssdm name="samples_I_11_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:52 %samples_Q_11_load = load i8 %samples_Q_11_addr

]]></Node>
<StgValue><ssdm name="samples_Q_11_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:53 %samples_Q_1_load = load i8 %samples_Q_1_addr

]]></Node>
<StgValue><ssdm name="samples_Q_1_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:55 %samples_Q_2_load = load i8 %samples_Q_2_addr

]]></Node>
<StgValue><ssdm name="samples_Q_2_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:57 %samples_Q_3_load = load i8 %samples_Q_3_addr

]]></Node>
<StgValue><ssdm name="samples_Q_3_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:59 %samples_Q_4_load = load i8 %samples_Q_4_addr

]]></Node>
<StgValue><ssdm name="samples_Q_4_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:61 %samples_Q_5_load = load i8 %samples_Q_5_addr

]]></Node>
<StgValue><ssdm name="samples_Q_5_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:63 %samples_Q_6_load = load i8 %samples_Q_6_addr

]]></Node>
<StgValue><ssdm name="samples_Q_6_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:65 %samples_Q_7_load = load i8 %samples_Q_7_addr

]]></Node>
<StgValue><ssdm name="samples_Q_7_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:67 %samples_Q_8_load = load i8 %samples_Q_8_addr

]]></Node>
<StgValue><ssdm name="samples_Q_8_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:69 %samples_Q_9_load = load i8 %samples_Q_9_addr

]]></Node>
<StgValue><ssdm name="samples_Q_9_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="8">
<![CDATA[
for.inc.0.split:71 %samples_Q_10_load = load i8 %samples_Q_10_addr

]]></Node>
<StgValue><ssdm name="samples_Q_10_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:1 %samples_I_12_load = load i8 %samples_I_12_addr

]]></Node>
<StgValue><ssdm name="samples_I_12_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:14 %samples_I_13_load = load i8 %samples_I_13_addr

]]></Node>
<StgValue><ssdm name="samples_I_13_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:15 %samples_I_14_load = load i8 %samples_I_14_addr

]]></Node>
<StgValue><ssdm name="samples_I_14_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:16 %samples_I_15_load = load i8 %samples_I_15_addr

]]></Node>
<StgValue><ssdm name="samples_I_15_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:17 %samples_I_0_load = load i8 %samples_I_0_addr_1

]]></Node>
<StgValue><ssdm name="samples_I_0_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:23 %samples_Q_0_load = load i8 %samples_Q_0_addr_1

]]></Node>
<StgValue><ssdm name="samples_Q_0_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:24 %samples_Q_12_load = load i8 %samples_Q_12_addr

]]></Node>
<StgValue><ssdm name="samples_Q_12_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:26 %samples_Q_13_load = load i8 %samples_Q_13_addr

]]></Node>
<StgValue><ssdm name="samples_Q_13_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:28 %samples_Q_14_load = load i8 %samples_Q_14_addr

]]></Node>
<StgValue><ssdm name="samples_Q_14_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="18" op_0_bw="8">
<![CDATA[
for.inc.11:30 %samples_Q_15_load = load i8 %samples_Q_15_addr

]]></Node>
<StgValue><ssdm name="samples_Q_15_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.0.split:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.0.split:2 %specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln68"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:6 %samples_I_0_addr = getelementptr i18 %samples_I_0, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_I_0_addr"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.0.split:9 %samples_Q_0_addr = getelementptr i18 %samples_Q_0, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="samples_Q_0_addr"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.inc.0.split:41 %store_ln70 = store i18 %samples_I_1_load, i8 %samples_I_0_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:42 %store_ln70 = store i18 %samples_I_2_load, i8 %samples_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:43 %store_ln70 = store i18 %samples_I_3_load, i8 %samples_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:44 %store_ln70 = store i18 %samples_I_4_load, i8 %samples_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:45 %store_ln70 = store i18 %samples_I_5_load, i8 %samples_I_4_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:46 %store_ln70 = store i18 %samples_I_6_load, i8 %samples_I_5_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:47 %store_ln70 = store i18 %samples_I_7_load, i8 %samples_I_6_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:48 %store_ln70 = store i18 %samples_I_8_load, i8 %samples_I_7_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:49 %store_ln70 = store i18 %samples_I_9_load, i8 %samples_I_8_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:50 %store_ln70 = store i18 %samples_I_10_load, i8 %samples_I_9_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:51 %store_ln70 = store i18 %samples_I_11_load, i8 %samples_I_10_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="18" op_1_bw="8">
<![CDATA[
for.inc.0.split:54 %store_ln71 = store i18 %samples_Q_1_load, i8 %samples_Q_0_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:56 %store_ln71 = store i18 %samples_Q_2_load, i8 %samples_Q_1_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:58 %store_ln71 = store i18 %samples_Q_3_load, i8 %samples_Q_2_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:60 %store_ln71 = store i18 %samples_Q_4_load, i8 %samples_Q_3_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:62 %store_ln71 = store i18 %samples_Q_5_load, i8 %samples_Q_4_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:64 %store_ln71 = store i18 %samples_Q_6_load, i8 %samples_Q_5_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:66 %store_ln71 = store i18 %samples_Q_7_load, i8 %samples_Q_6_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:68 %store_ln71 = store i18 %samples_Q_8_load, i8 %samples_Q_7_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:70 %store_ln71 = store i18 %samples_Q_9_load, i8 %samples_Q_8_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:72 %store_ln71 = store i18 %samples_Q_10_load, i8 %samples_Q_9_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.0.split:73 %store_ln71 = store i18 %samples_Q_11_load, i8 %samples_Q_10_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.0.split:75 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 244, i64 244, i64 244

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:18 %store_ln70 = store i18 %samples_I_12_load, i8 %samples_I_11_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:19 %store_ln70 = store i18 %samples_I_13_load, i8 %samples_I_12_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:20 %store_ln70 = store i18 %samples_I_14_load, i8 %samples_I_13_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:21 %store_ln70 = store i18 %samples_I_15_load, i8 %samples_I_14_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:22 %store_ln70 = store i18 %samples_I_0_load, i8 %samples_I_15_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:25 %store_ln71 = store i18 %samples_Q_12_load, i8 %samples_Q_11_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:27 %store_ln71 = store i18 %samples_Q_13_load, i8 %samples_Q_12_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:29 %store_ln71 = store i18 %samples_Q_14_load, i8 %samples_Q_13_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:31 %store_ln71 = store i18 %samples_Q_15_load, i8 %samples_Q_14_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="18" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc.11:32 %store_ln71 = store i18 %samples_Q_0_load, i8 %samples_Q_15_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
for.inc.11:34 %br_ln68 = br void %for.inc.0.split

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
