#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar 17 08:14:13 2020
# Process ID: 11882
# Current directory: /home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.runs/synth_1/top.vds
# Journal file: /home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7s25ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11891 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1289.562 ; gain = 86.887 ; free physical = 7654 ; free virtual = 13558
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/top.vhd:19]
INFO: [Synth 8-3491] module 'bus_master' declared at '/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/new/bus_master.vhd:34' bound to instance 'bus_master0' of component 'bus_master' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/top.vhd:83]
INFO: [Synth 8-638] synthesizing module 'bus_master' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/new/bus_master.vhd:80]
	Parameter ASCII_HASHTAG bound to: 8'b00100011 
	Parameter ASCII_COLON bound to: 8'b00111010 
	Parameter ASCII_CR bound to: 8'b00001101 
	Parameter ASCII_0 bound to: 8'b00110000 
	Parameter ASCII_1 bound to: 8'b00110001 
	Parameter ASCII_2 bound to: 8'b00110010 
	Parameter ASCII_3 bound to: 8'b00110011 
	Parameter ASCII_4 bound to: 8'b00110100 
	Parameter ASCII_5 bound to: 8'b00110101 
	Parameter ASCII_6 bound to: 8'b00110110 
	Parameter ASCII_7 bound to: 8'b00110111 
	Parameter ASCII_8 bound to: 8'b00111000 
	Parameter ASCII_9 bound to: 8'b00111001 
	Parameter ASCII_A bound to: 8'b01000001 
	Parameter ASCII_B bound to: 8'b01000010 
	Parameter ASCII_C bound to: 8'b01000011 
	Parameter ASCII_D bound to: 8'b01000100 
	Parameter ASCII_E bound to: 8'b01000101 
	Parameter ASCII_F bound to: 8'b01000110 
	Parameter ASCII_aa bound to: 8'b01100001 
	Parameter ASCII_bb bound to: 8'b01100010 
	Parameter ASCII_cc bound to: 8'b01100011 
	Parameter ASCII_dd bound to: 8'b01100100 
	Parameter ASCII_ee bound to: 8'b01100101 
	Parameter ASCII_ff bound to: 8'b01100110 
	Parameter ASCII_W bound to: 8'b01010111 
	Parameter ASCII_R bound to: 8'b01010010 
	Parameter ASCII_ww bound to: 8'b01110111 
	Parameter ASCII_rr bound to: 8'b01110010 
INFO: [Synth 8-3491] module 'uart_module' declared at '/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_module.vhd:28' bound to instance 'uart_module0' of component 'uart_module' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/new/bus_master.vhd:474]
INFO: [Synth 8-638] synthesizing module 'uart_module' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_module.vhd:42]
INFO: [Synth 8-3491] module 'uart_tx' declared at '/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:37' bound to instance 'uart_tx0' of component 'uart_tx' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_module.vhd:69]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:48]
WARNING: [Synth 8-614] signal 'tx_out_signal_i' is read in the process but is not in the sensitivity list [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:89]
WARNING: [Synth 8-614] signal 'tx_data_snapshot' is read in the process but is not in the sensitivity list [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:89]
WARNING: [Synth 8-614] signal 'bit_index' is read in the process but is not in the sensitivity list [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:89]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:113]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:109]
WARNING: [Synth 8-614] signal 'tx_data_snapshot' is read in the process but is not in the sensitivity list [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:109]
WARNING: [Synth 8-614] signal 'START_IN' is read in the process but is not in the sensitivity list [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:109]
WARNING: [Synth 8-614] signal 'TX_DATA' is read in the process but is not in the sensitivity list [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:109]
WARNING: [Synth 8-614] signal 'substate' is read in the process but is not in the sensitivity list [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:109]
WARNING: [Synth 8-614] signal 'substate_count' is read in the process but is not in the sensitivity list [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:109]
WARNING: [Synth 8-614] signal 'bit_index' is read in the process but is not in the sensitivity list [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (1#1) [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:48]
INFO: [Synth 8-3491] module 'uart_rx' declared at '/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_rx.vhd:28' bound to instance 'uart_rx0' of component 'uart_rx' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_module.vhd:80]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_rx.vhd:37]
INFO: [Synth 8-226] default block is never used [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_rx.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (2#1) [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_rx.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'uart_module' (3#1) [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_module.vhd:42]
INFO: [Synth 8-3491] module 'clock_generator' declared at '/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/clock_generator.vhd:35' bound to instance 'clock_generator0' of component 'clock_generator' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/new/bus_master.vhd:488]
INFO: [Synth 8-638] synthesizing module 'clock_generator' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/clock_generator.vhd:40]
WARNING: [Synth 8-5640] Port 'xtal_o' is missing in component declaration [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/clock_generator.vhd:49]
	Parameter M bound to: 51.000000 - type: float 
	Parameter D bound to: 5 - type: integer 
	Parameter O bound to: 10.625000 - type: float 
	Parameter CLK_IN_PERIOD bound to: 10.000000 - type: float 
INFO: [Synth 8-3491] module 'clock_module_TE0277' declared at '/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/clock_module_TE0277.vhd:33' bound to instance 'clock_module_TE02770' of component 'clock_module_TE0277' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/clock_generator.vhd:78]
INFO: [Synth 8-638] synthesizing module 'clock_module_TE0277' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/clock_module_TE0277.vhd:61]
	Parameter M bound to: 51.000000 - type: float 
	Parameter D bound to: 5 - type: integer 
	Parameter O bound to: 10.625000 - type: float 
	Parameter CLK_IN_PERIOD bound to: 10.000000 - type: float 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 51.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 100 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_BASE_inst' to cell 'MMCME2_BASE' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/clock_module_TE0277.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'clock_module_TE0277' (4#1) [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/clock_module_TE0277.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'clock_generator' (5#1) [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/clock_generator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'bus_master' (6#1) [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/new/bus_master.vhd:80]
	Parameter module_adr bound to: 8'b10101011 
INFO: [Synth 8-3491] module 'segment_display' declared at '/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/new/segment_display.vhd:34' bound to instance 'segment_display0' of component 'segment_display' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/top.vhd:96]
INFO: [Synth 8-638] synthesizing module 'segment_display' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/new/segment_display.vhd:43]
	Parameter module_adr bound to: 8'b10101011 
INFO: [Synth 8-256] done synthesizing module 'segment_display' (7#1) [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/new/segment_display.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/top.vhd:19]
WARNING: [Synth 8-3331] design segment_display has unconnected port reset_in
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[31]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[30]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[29]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[28]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[27]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[26]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[25]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[24]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[23]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[22]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[21]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[20]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[19]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[18]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[17]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[16]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[15]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[14]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[13]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[12]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[11]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[10]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[9]
WARNING: [Synth 8-3331] design segment_display has unconnected port data_in[8]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[31]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[30]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[29]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[28]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[27]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[26]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[25]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[24]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[23]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[22]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[21]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[20]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[19]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[18]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[17]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[16]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[15]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[14]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[13]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[12]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[11]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[10]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[9]
WARNING: [Synth 8-3331] design bus_master has unconnected port data_bus_in[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1334.188 ; gain = 131.512 ; free physical = 7663 ; free virtual = 13568
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1334.188 ; gain = 131.512 ; free physical = 7664 ; free virtual = 13568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1334.188 ; gain = 131.512 ; free physical = 7664 ; free virtual = 13568
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s25ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/constrs_1/imports/new/const.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_in_hw_IBUF'. [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/constrs_1/imports/new/const.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/constrs_1/imports/new/const.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/constrs_1/imports/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/constrs_1/imports/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1659.227 ; gain = 0.000 ; free physical = 7445 ; free virtual = 13350
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7522 ; free virtual = 13427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7522 ; free virtual = 13427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7523 ; free virtual = 13428
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "running" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxDataIsWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxDataIsRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxDataIsNumb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rxDataNumb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "address_bus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_wait |                               00 |                               00
                 s_start |                               01 |                               01
                  s_bits |                               10 |                               10
                  s_stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
WARNING: [Synth 8-327] inferring latch for variable 'tx_data_snapshot_reg' [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/uart_tx.vhd:112]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7515 ; free virtual = 13420
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  21 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	  21 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 3     
	  21 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
	  23 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module clock_module_TE0277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bus_master 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  21 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	  21 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	  23 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	  23 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 2     
	  22 Input      1 Bit        Muxes := 1     
Module segment_display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element bus_master0/clock_generator0/clock_module_TE02770/STABLE_O_reg was removed.  [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/imports/new/clock_module_TE0277.vhd:176]
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_master0/data_bus_out_signal_reg' and it is trimmed from '32' to '8' bits. [/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.srcs/sources_1/new/bus_master.vhd:234]
INFO: [Synth 8-5546] ROM "bus_master0/uart_module0/uart_rx0/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bus_master0/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bus_master0/rxDataIsNumb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bus_master0/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bus_master0/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bus_master0/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "bus_master0/rxDataNumb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "segment_display0/data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'bus_master0/tx_data_reg[7]' (FDE) to 'bus_master0/tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_master0/tx_data_reg[6]' (FDE) to 'bus_master0/tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_master0/tx_data_reg[5]' (FDE) to 'bus_master0/tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_master0/tx_data_reg[4]' (FDE) to 'bus_master0/tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_master0/tx_data_reg[3]' (FDE) to 'bus_master0/tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_master0/tx_data_reg[2]' (FDE) to 'bus_master0/tx_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_master0/tx_data_reg[1]' (FDE) to 'bus_master0/tx_data_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_master0/tx_data_reg[0] )
INFO: [Synth 8-3886] merging instance 'bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[7]' (LD) to 'bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[6]' (LD) to 'bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[5]' (LD) to 'bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[4]' (LD) to 'bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[3]' (LD) to 'bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[2]' (LD) to 'bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[1]' (LD) to 'bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[0] )
WARNING: [Synth 8-3332] Sequential element (bus_master0/uart_module0/uart_tx0/tx_data_snapshot_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/tx_data_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_master0/data_signal_reg[8]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7502 ; free virtual = 13409
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7378 ; free virtual = 13285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7374 ; free virtual = 13281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7374 ; free virtual = 13281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7374 ; free virtual = 13281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7374 ; free virtual = 13281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7374 ; free virtual = 13281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7374 ; free virtual = 13281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7374 ; free virtual = 13281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7374 ; free virtual = 13281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |LUT1        |     3|
|3     |LUT2        |    12|
|4     |LUT3        |    13|
|5     |LUT4        |    11|
|6     |LUT5        |    27|
|7     |LUT6        |    39|
|8     |MMCME2_BASE |     1|
|9     |FDRE        |    94|
|10    |IBUF        |     2|
|11    |OBUF        |    18|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------+--------------------+------+
|      |Instance                   |Module              |Cells |
+------+---------------------------+--------------------+------+
|1     |top                        |                    |   222|
|2     |  bus_master0              |bus_master          |   189|
|3     |    clock_generator0       |clock_generator     |     1|
|4     |      clock_module_TE02770 |clock_module_TE0277 |     1|
|5     |    uart_module0           |uart_module         |   130|
|6     |      uart_rx0             |uart_rx             |   102|
|7     |      uart_tx0             |uart_tx             |    28|
|8     |  segment_display0         |segment_display     |    10|
+------+---------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7374 ; free virtual = 13281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1659.227 ; gain = 131.512 ; free physical = 7428 ; free virtual = 13335
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1659.227 ; gain = 456.551 ; free physical = 7428 ; free virtual = 13335
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 90 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1667.234 ; gain = 477.125 ; free physical = 7425 ; free virtual = 13333
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/jacoboffersen/advanced_programmable_electronics/sem3_advanced_fpga/advanced_fpga.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1691.246 ; gain = 0.000 ; free physical = 7425 ; free virtual = 13332
INFO: [Common 17-206] Exiting Vivado at Tue Mar 17 08:14:45 2020...
