# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" \
"../../../../../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/Verilog/drive_group_head_phase.v" \
"../../../../../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/Verilog/drive_group_head_phase_run_single_head.v" \

sv xil_defaultlib  --include "../../../../../../../../../../../../tools/Xilinx/2025.1/data/rsb/busdef" \
"../../../../../../../../HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/Verilog/drive_group_head_phase_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
