\begin{thebibliography}{100}

\bibitem{ITRS07}
{International Technology Roadmap for Semiconductor}, 2007.
\newblock {http://www.itrs.net/}.

\bibitem{Kinam07}
K.~Kinam and J.~Gitae.
\newblock Memory technologies for sub-40nm node.
\newblock In {\em IEEE International Electron Devices Meeting (IEDM)}, pages
  27--30, 2007.

\bibitem{burr:scm08}
G.~W. Burr, B.~N. Kurdi, J.~C. Scott, C.~H. Lam, K.~Gopalakrishnan, and R.~S.
  Shenoty.
\newblock Overview of candidate device technologies for storage-class memory.
\newblock {\em IBM Journal Research and Device}, 52(4/5):449--464, 2008.

\bibitem{Bedeschi09}
Ferdinando Bedeschi, Rich Fackenthal, Claudio Resta, Enzo Michele
  Donz��and~Meenatchi Jagasivamani, Egidio~Cassiodoro Buda, Fabio
  Pellizzer, David~W. Chow, Alessandro Cabrini, Giacomo Matteo~Angelo Calvi,
  Roberto Faravelli, Andrea Fantini, Guido Torelli, Duane Mills, Roberto
  Gastaldi, and Giulio Casagrande.
\newblock A bipolar-selected phase change memory featuring multi-level cell
  storage.
\newblock {\em IEEE Journal of Solid-State Circuits}, 44(1):217--227, 2009.

\bibitem{Oh06}
J.~H. Oh, J.~H. Park, Y.~S. Lim, H.~S. Lim, Y.~T. Oh, J.~S. Kim, J.~M. Shin,
  and et~al.
\newblock Full integration of highly manufacturable 512{M}b {PRAM} based on
  90nm technology.
\newblock In {\em Proceedings of the IEEE International Electron Devices
  Meeting}, pages 2.6.1--2.6.4, 2006.

\bibitem{Pirovano03}
A.~Pirovano, A.~L. Lacaita, A.~Benvenuti, F.~Pellizzer, S.~Hudgens, , and
  R.~Bez.
\newblock Scaling analysis of phase-change memory technology.
\newblock In {\em Proceedings of the IEEE International Electron Devices
  Meeting (IEDM)}, pages 29.6.1--29.6.4, 2003.

\bibitem{Lai03}
S.~Lai.
\newblock Current status of the phase change memory and its future.
\newblock In {\em Proceedings of the IEEE International Electron Devices
  Meeting (IEDM)}, pages 10.1.1--10.1.4, 2003.

\bibitem{Chen06}
Y.~C. Chen, C.~T. Rettner, S.~Raoux, G.~W. Burr, S.~H. Chen, R.~M. Shelby,
  M.~Salinga, and et~al.
\newblock Ultra-thin phase-change bridge memory device using {G}e{S}b.
\newblock In {\em Proceedings of the IEEE International Electron Devices
  Meeting (IEDM)}, pages 30.3.1--30.3.4, 2006.

\bibitem{Cho05}
S.~L.~Cho et~al.
\newblock Highly scalable on-axis confined cell structure for high density
  {PRAM} beyond 256{M}b.
\newblock In {\em Symposium on VLSI Technology Digest of Technical Papers},
  pages 96--97, 2005.

\bibitem{Kim06}
S.~Kim and H.-S.~P. Wong.
\newblock Generalized phase change memory scaling rule analysis.
\newblock In {\em Non-Volatile Semiconductor Memory Workshop}, 2006.

\bibitem{Lai01}
S.~Lai and T.~Lowrey.
\newblock {OUM -- A} 180nm nonvolatile memory cell element technology for
  standalone and embedded applications.
\newblock In {\em IEEE International Electron Devices Meeting (IEDM)}, pages
  36.5.1--36.5.4, 2001.

\bibitem{Raoux08}
S.~Raoux, G.~W. Burr, M.~J. Breitwisch, C.~T. Rettner, Y.-C.Chen, R.~M. Shelby,
  M.~Salinga, and et~al.
\newblock Phase-change random access memory: A scalable technology.
\newblock {\em IBM Journal Research and Device}, 52(4/5), 2008.

\bibitem{Nirschl07}
T.~Nirschl andJ. B.~Philipp, T~D. Happ, G.~W Burrt, B.~Rajendrant, M.-H. Lee,
  A.~Schrottt, M.~YangT, M.~Breitwischt, C.-F. Chen, E.~JosephT~M Lamorey,
  R.~Chee, S.-H. Chen, S.~Zaidi, S.~Raoux, Y.C. Chen, Y.~Zhu, R.Bergmann, H.-L.
  Lunge, and C.~Lamf.
\newblock Write strategies for 2 and 4-bit multi-level phase-change memory.
\newblock In {\em Proceedings of the IEEE International Electron Device Meeting
  Technology (IEDM)}, pages 461--464, 2007.

\bibitem{Chen07-iedm}
W.~S. Chen, C.~Lee, D.~S. Chao, Y.~C. Chen, F.~Chen, C.~W. Chen, R.~Yen, M.~J.
  Chen, W.~H. Wang, T.~C. Hsiao, J.~T. Yeh, S.~H. Chiou, M.~Y. Liu, T.~C. Wang,
  L.~L. Chein, C.~Huang, N.~T. Shih, L.~S. Tu, D.~Huang, T.~H. Yu, M.~J. Kao,
  and M.~J. Tsai.
\newblock A novel cross-spacer phase change memory with ultra-small lithography
  independent contact area.
\newblock In {\em IEEE International Electron Devices Meeting (IEDM)}, pages
  319--322, 2007.

\bibitem{Im08}
D.~H. Im, J.~I. Lee, S.~L. Cho, H.~G. An, D.~H. Kim, I.~S. Kim, H.~Park, D.~H.
  Ahn, H.~Horii, S.~O. Park, U.~I. Chung, and J.~T. Moon.
\newblock A unified 7.5nm dash-type confined cell for high performance {PRAM}
  device.
\newblock In {\em IEEE International Electron Devices Meeting (IEDM)}, pages
  1--4, 2008.

\bibitem{Ielmini07}
D.~Ielmini, S.~Lavizzari, D.~Sharma, and A.~L. Lacaita.
\newblock Physical interpretation, modeling and impact on phase change memory
  {(PCM)} reliability of resistance drift due to chalcogenide structural
  relaxation.
\newblock In {\em IEEE International Electron Devices Meeting (IEDM)}, pages
  939--942, 2007.

\bibitem{Fantini08}
P.~Fantini, G.~Betti Beneventi, A.~Calderoni, L.~Larcher, P.~Pavan, and
  F.~Pellizzer.
\newblock Characterization and modelling of low-frequency noise in {PCM}
  devices.
\newblock In {\em IEEE International Electron Devices Meeting (IEDM)}, pages
  1--4, 2008.

\bibitem{Mantegazza07}
D.~Mantegazza, D.~Ielmini, E.~Varesi, A.~Pirovano, and A.~L. Lacaita.
\newblock Statistical analysis and modeling of programming and retention in
  {PCM} arrays.
\newblock In {\em IEEE International Electron Devices Meeting (IEDM)}, pages
  311--314, 2007.

\bibitem{Hanzawa07}
S.~Hanzawa, N.~Kitai, K.~Osada, A.~Kotabe, Y.~Matsui, N.~Matsuzaki, N.~Takaura,
  M.~Moniwa, and T.~Kawahara.
\newblock A 512{KB} embedded {PRAM} with 416{KB\/s} write throughput at
  100{$\mu$A} cell write current.
\newblock In {\em IEEE International Solid-State Circuits Conference (ISSCC)},
  page 26.2, 2007.

\bibitem{Lee07-isscc}
K-J. Lee, B.~Cho, W-Y. Cho, S.~Kang, B-G. Choi, H-R. Oh, C-S. Lee, H-J. Kim,
  J-M. Park, Q.~Wang, M-H. Park, Y-H. Ro, J-Y. Choi, K-S. Kim, Y-R. Kim, W-R.
  Chung, H-K. Cho, K-W. Lim, C-H. Choi, I-C. Shin, D-E. Kim, K-S. Yu, C-K.
  Kwak, and C-H. Kim.
\newblock A 90nm 1.8{V} 512{M}b diode-switch {PRAM} with 266{MB}/s read
  throughput.
\newblock In {\em IEEE International Solid-State Circuits Conference (ISSCC)},
  page 26.1, 2007.

\bibitem{Bedeschi08}
F.~Bedeschi, R.~Fackenthal, C.~Resta, E.~Donze, M.~Jagasivamani, E.~Buda,
  F.~Pellizzer, D.~Chow, A.~Fantini, A.~Calibrini, G.~Calvi, R.~Faravelli,
  G.~Torelli, D.~Mills, R.~Gastaldi, and G.~Casagrande.
\newblock A multi-level-cell bipolar-selected phase-change memory.
\newblock In {\em IEEE International Solid-State Circuits Conference (ISSCC)},
  page 23.5, 2008.

\bibitem{Sandre10}
G.~De Sandre, L.~Bettini, A.~Pirola, L.~Marmonier, M.~Pasotti, M.~Borghi,
  P.~Mattavelli, P.~Zuliani, L.~Scotti, G.~Mastracchio, F.~Bedeschi,
  R.~Gastaldi, and R.~Bez.
\newblock A 90nm 4{M}b embedded phase-change memory with 1.2{V} 12ns read
  access time and 1{MB/s} write throughput.
\newblock In {\em IEEE International Solid-State Circuits Conference (ISSCC)},
  page 14.7, 2010.

\bibitem{Villa10}
C.~Villa, D.~Mills, G.~Barkley, H.~Giduturi, S.~Schippers, and D.~Vimercati.
\newblock A 45nm 1{G}b 1.8{V} phase-change memory.
\newblock In {\em IEEE International Solid-State Circuits Conference (ISSCC)},
  page 14.8, 2010.

\bibitem{Hosomi05}
M.~Hosomi, H.~Yamagishi, T.~Yamamoto, K.~Bessho, Y.~Higo, K.~Yamane, H.~Yamada,
  M.~Shoji, H.~Hachino, C.~Fukumoto, H.~Nagao, and H.~Kano.
\newblock A novel nonvolatile memory with spin torque transfer magnetization
  switching: {S}pin-{RAM}.
\newblock In {\em Proceeding of IEEE International Electron Device Meeting
  (IEDM)}, pages 459--462, 2005.

\bibitem{MRAM:TTO+06}
Hiroaki Tanizaki, Takaharu Tsuji, Jun Otani, and et~al.
\newblock {A high-density and high-speed {1T-4MTJ MRAM} with Voltage Offset
  Self-Reference Sensing Scheme}.
\newblock In {\em IEEE Asian Solid-State Circuits Conference}, pages 303--306,
  2006.

\bibitem{MRAM:ZBM+06}
W.~Zhao, E.~Belhaire, Q.~Mistral, C.~Chappert, V.~Javerliac, B.~Dieny, and
  E.~Nicolle.
\newblock Macro-model of spin-transfer torque based magnetic tunnel junction
  device for hybrid magnetic-{CMOS} design.
\newblock In {\em IEEE International Behavioral Modeling and Simulation
  Workshop}, pages 40--43, 2006.

\bibitem{mram:ibm:maffitt}
T.~M. Maffitt, J.~K. DeBrosse, J.~A. Gabric, E.~T. Gow, M.~C. Lamorey, J.~S.
  Parenteau, D.~R. Willmott, M.~A. Wood, and W.~J. Gallagher.
\newblock Design considerations for {MRAM}.
\newblock {\em IBM Journal of Research and Development}, 2006.

\bibitem{Motoyoshi04}
M.~Motoyoshi, I.~Yamamura, W.~Ohtsuka, M.~Shouji, H.~Yamagishi, M.~Nakamura,
  H.~Yamada, K.~Tai, T.~Kikutani, T.~Sagara, K.~Moriyama, H.~Mori, C.~Fukamoto,
  M.~Watanabe, R.~Hachino, H.~Kano, K.~Bessho, H.~Narisawa, M.~Hosomi, and
  N.~Okazaki.
\newblock A study for 0.18{$\mu$}m high-density {MRAM}.
\newblock In {\em IEEE VLSI Symposium on Technology}, pages 22--23, 2004.

\bibitem{Ha04}
Y.K. Ha, J.E. Lee, H.-J. Kim, J.S. Bae, S.C. Oh, K.T. Nam, S.O. Park, N.I. Lee,
  H.K. Kang, U.-I. Chung, and J.T. Moon.
\newblock {MRAM} with novel shaped cell using synthetic anti-ferromagnetic free
  layer.
\newblock In {\em VLSI Symposium on Technology}, pages 24--25, 2004.

\bibitem{Kawahara07}
T.~Kawahara et~al.
\newblock 2{M}b spin-transfer torque ram ({SPRAM}) with bit-by-bit
  bidirectional current write and parallelizing-direction current read.
\newblock In {\em Proc. IEEE International Solid-State Circuits Conference,
  Tech. Dig}, pages 480--617, 2007.

\bibitem{Diao07}
Z.~Diao, Z.~Li, S.~Wang, Y.~Ding, A.~Panchula, E.~Chen, L.-C. Wang, and
  Y.~Huai.
\newblock Spin-transfer torque switching in magnetic tunnel junctions and
  spin-transfer torque random access memory.
\newblock {\em Journal of Physics: Condensed matter}, 19(16):165209, 2007.

\bibitem{Salahuddin07}
S.~Salahuddin, D.~Datta, P.~Srivastava, and S.~Datta.
\newblock Quantum transport simulation of tunneling based spin torque transfer
  ({STT}) devices: Design trade offs and torque efficiency.
\newblock In {\em IEEE International Electron Devices Meeting (IEDM)}, pages
  121--124, 2007.

\bibitem{Beach08}
R.~Beach, T.~Min, C.~Horng, Q.~Chen, P.~Sherman, S.~Le, S.~Young, K.~Yang,
  H.~Yu, X.~Lu, W.~Kula, R.~Xiao T.~Zhong, A.~Zhong, G.~Liu, J.~Kan, J.~Yuan,
  J.~Chen, R.~Tong, J.~Chien, T.~Torng, D.~Tang, P.~Wang, M.~Chen, S.~Assefa,
  M.~Qazi, J.~DeBrosse, M.~Gaidis, S.~Kanakasabapathy, Y.~Lu, J.~Nowak,
  E.~O'Sullivan, T.~Maffitt, J.~Z. Sun, and W.~J. Gallagher.
\newblock A statistical study of magnetic tunnel junctions for high-density
  spin torque transfer-{MRAM (STT-MRAM)}.
\newblock In {\em IEEE International Electron Devices Meeting (IEDM)}, pages
  1--4, 2008.

\bibitem{Kishi08}
T.~Kishi, H.~Yoda, T.~Kai, T.~Nagase, E.~Kitagawa, M.~Yoshikawa, K.~Nishiyama,
  T.~Daibou, M.~Nagamine, M.~Amano, S.~Takahashi, M.~Nakayama, N.~Shimomura,
  H.~Aikawa, S.~Ikegawa, S.~Yuasa, K.~Yakushiji, H.~Kubota, A.~Fukushima,
  M.~Oogane, T.~Miyazaki, and K.~Ando.
\newblock Lower-current and fast switching of a perpendicular {TMR} for high
  speed and high density spin-transfer-torque {MRAM}.
\newblock In {\em IEEE International Electron Devices Meeting (IEDM)}, pages
  1--4, 2008.

\bibitem{Miura07}
K.~Miura, T.~Kawahara, R.~Takemura, J.~Hayakawa, S.~Ikeda, R.~Sasaki,
  H.~Takahashi, H.~Matsuoka, and H.~Ohno.
\newblock A novel {SPRAM} ({SP}in-transfer torque {RAM}) with a synthetic
  ferrimagnetic free layer for higher immunity to read disturbance and reducing
  write-current dispersion.
\newblock In {\em IEEE VLSI Symposium on Technology}, pages 234--235, 2007.

\bibitem{Durlam03}
M.~Durlam, P.~J. Naji, A.~Omair, M.~DeHerrera, J.~Calder, J.~M. Slaughter,
  B.~N. Engel, N.~D. Rizzo, G.~Grynkewich, B.~Butcher, C.~Tracy, K.~Smith,
  K.~W. Kyler, J.~J. Ren, J.~A. Molla, W.~A. Feil, R.~G. Williams, and
  S.~Tehrani.
\newblock {A 1-Mbit MRAM based on 1T1MTJ bit cell integrated with copper
  interconnects}.
\newblock {\em IEEE Journal of Solid-State Circuits}, 38(5):769--773, 2003.

\bibitem{Lou08}
X.~Lou, Z.~Gao, D.~V. Dimitrov, and M.~X. Tang.
\newblock Demonstration of multilevel cell spin transfer switching in {MgO}
  magnetic tunnel junctions.
\newblock {\em Applied Physics Letter}, 93:242502, 2008.

\bibitem{Nebashi09}
R.~Nebashi, N.~Sakimura, H.~Honjo, S.~Saito, Y.~Ito, S.~Miura, Y.~Kato,
  K.~Mori, Y.~Ozaki, Y.~Kobayashi, N.~Ohshima, K.~Kinoshita, T.~Suzuki,
  K.~Nagahara, N.~Ishiwata, K.~Suemitsu, S.~Fukami, H.~Hada, T.~Sugibayashi,
  and N.~Kasai.
\newblock A 90nm 12ns 32{M}b {2T1MTJ MRAM}.
\newblock In {\em IEEE International Solid-State Circuits Conference (ISSCC)},
  pages 462--463, 2009.

\bibitem{Andre05}
T.~W. Andre, J.~J. Nahas, C.~K. Subramanian, B.~J. Garni, H.~S. Lin, A.~Omair,
  and Jr. W.~L.~Martino.
\newblock A 4-{M}b 0.18-$\mu$m {1T1MTJ} toggle {MRAM} with balanced three input
  sensing scheme and locally mirrored unidirectional write drivers.
\newblock {\em IEEE Jour. Of Solid-State Circuits}, 40(1):301--309, 2005.

\bibitem{Kawahara08}
T.~Kawahara, R.~Takemura, K.~Miura, J.~Hayakawa, S.~Ikeda, Y.~M. Lee,
  R.~Sasaki, Y.~Goto, K.~Ito, T.~Meguro, F.~Matsukura, H.~Takahashi,
  H.~Matsuoka, and H.~Ohno.
\newblock 2 {M}b {SPRAM} ({SP}in-transfer torque {RAM}) with bit-by-bit
  bi-directional current write and parallelizing-direction current read.
\newblock {\em IEEE Jour. of Solid-State Circuits}, 43(1):109--120, 2008.

\bibitem{Chen08}
Y.~Chen, X.~Wang, H.~Li, H.~Liu, and D.~Dimitrov.
\newblock Design margin exploration of spin-torque transfer {RAM (SPRAM)}.
\newblock In {\em International Symposium on Quality Electronic Design}, pages
  684--690, 2008.

\bibitem{Li09}
H.~Li and Y.~Chen.
\newblock An overview of nonvolatile memory technology and the implication for
  tools and architectures.
\newblock In {\em Design, Automation and Test in Europe Conference and
  Exhibition}, pages 731--736, 2009.

\bibitem{Gibbons64}
J.~F. Gibbons and W.~E. Beadle.
\newblock Switching properties of thin {NiO} films.
\newblock {\em Solid State Electronics}, 7:785--797, 1964.

\bibitem{Fujimoto06}
M.~Fujimoto, H.~Koyama, M.~Konagai, Y.~Hosoi, K.~Ishihara, S.~Ohnishi, and
  N.~Awaya.
\newblock {TiO$_2$} anatase nanolayer on {TiN} thin film exhibiting high-speed
  bipolar resistive switching.
\newblock {\em Applied Physics Letter}, 89(22):223509, 2006.

\bibitem{Jung07}
R.~Jung, M.-J. Lee, S.~Seo, D.~C. Kim, G.-S. Park, K.~Kim, S.~Ahn, Y.~Park,
  I.-K. Yoo, J.-S. Kim, and B.~H. Park.
\newblock Decrease in switching voltage fluctuation of {Pt/NiO$_x$/Pt}
  structure by process control.
\newblock {\em Applied Physics Letter}, 91(2):022112, 2007.

\bibitem{Janousch07}
M.~Janousch, G.~I. Meijer, U.~Staub, B.~Delley, S.~F. Karg, and B.~P.
  Andreasson.
\newblock Role of oxygen vacancies in {C}r-doped {SrTiO$_3$} for
  resistance-change memory.
\newblock {\em Adv. Mater.}, 19(7):2232--2235, 2007.

\bibitem{Liu00}
S.~Q. Liu, N.~J. Wu, and A.~Ignatiev.
\newblock Electric-pulse-induced reversible resistance change effect in
  magnetoresistive films.
\newblock {\em Applied Physics Letter}, 76(19):2749, 2000.

\bibitem{Hsu07}
S.~T. Hsu and T.~Li.
\newblock Resistance random access memory switching mechanism.
\newblock {\em Journal of Applied Physics}, 101(2):024517, 2007.

\bibitem{Kozicki05}
M.N. Kozicki, M.~Balakrishnan, C.~Gopalan, C.~Ratnakumar, and Mitkova.
\newblock Programmable metallization cell memory based on {Ag-Ge-S and Cu-Ge-S}
  solid electrolytes.
\newblock In {\em Non-Volatile Memory Technology Symposium}, pages 83--89,
  2005.

\bibitem{Inoue}
I.~H. Inoue, S.~Yasuda, H.~Akinaga, and H.~Takagi.
\newblock Nonpolar resistance switching of metal/binary-transition-metal
  oxides/metal sandwiches: Homogeneous/inhomogeneous transition of current
  distribution.
\newblock {\em Physical Review B}, 77(3):035105, 2008.

\bibitem{Chua71}
L.~O. Chua.
\newblock Memristor {--} the missing circuit element.
\newblock {\em IEEE Trans. Circuit Theory}, CT-18(5):507--519, 1971.

\bibitem{Tour08}
J.~M. Tour and T.~He.
\newblock The fourth element.
\newblock {\em Nature}, 453(7191):42--43, 2008.

\bibitem{Strukov08}
Dmitri~B. Strukov, Gregory~S. Snider, Duncan~R. Stewart, and
  R.~StanleyWilliams.
\newblock The missing memristor found.
\newblock {\em Nature}, 453:80--83, 2008.

\bibitem{Chua76}
L.~O. Chua.
\newblock Memristive devices and systems.
\newblock {\em Proc. IEEE}, 64:209--223, 1976.

\bibitem{Pershin08}
Yu.~V. Pershin and M.~Di Ventra.
\newblock Spin memristive systems: Spin memory effects in semiconductor
  spintronics.
\newblock {\em Phys. Rev. B, Condens. Matter}, 78(11):113309, 2008.

\bibitem{Wang09}
X.~Wang et~al.
\newblock Spin memristor through spin-torque-induced magnetization motion.
\newblock {\em IEEE Electron Device Lett.}, 30(3):294--297, 2009.

\bibitem{Chen09}
Y.~Chen and X.~Wang.
\newblock Compact modeling and corner analysis of spintronic memristor.
\newblock In {\em IEEE/ACM International Symposium on Nanoscale Architectures
  2009 (Nanoarch09)}, pages 7--12, 2009.

\bibitem{Johnson10}
R.~C. Johnson.
\newblock Superlattices enable small, fast, low-power rram.

\bibitem{Balasubramanian09}
Rabindranath Balasubramanian and Gregory Bakker.
\newblock Programmable system on a chip for power-supply voltage and current
  monitoring and control, 2009.
\newblock {US Patent pending, application number 12/350,419}.

\bibitem{Kwak09}
Jongtae Kwak.
\newblock Delay line circuit, 2009.
\newblock {US Patent US 2009/0243689 A1}.

\bibitem{LaPedus09}
Mark LaPedus.
\newblock Unity rolls `storageclass' memory technology, 2009.
\newblock {http://www.eetimes.eu/217500737}.

\bibitem{Johnson08}
R.~Colin Johnson.
\newblock Memristors ready for prime time, 2008.
\newblock {http://www.eetimes.com/showArticle.jhtml?articleID=208803176}.

\bibitem{MRAM:NEC09}
R.~Hoding.
\newblock {NEC develops 32 Megabit MRAM for embedded SoCs}, 2009.
\newblock {EETimes, Feb. 12}.

\bibitem{PRAM:ST2004}
F.~Pellizzer, A.~Pirovano, F.~Ottogalli, M.~Magistretti, M.~Scaravaggi, and
  et~al.
\newblock {Novel }$\mu${Trench Phase-Change Memory Cell for Embedded and
  Stand-Alone Non-Volatile Memory Applications}.
\newblock In {\em IEEE Symposium on VLSI Technology 2004}, pages 18--19, 2004.

\bibitem{xie:jetcs06}
Y.~Xie, G.~Loh, B.~Black, and K.~Bernstein.
\newblock Design space exploration for 3{D} architectures.
\newblock {\em ACM Journal of Emerging Technologies in Compuing Systems},
  2(2):65--103, 2006.

\bibitem{Xie:dac08}
Xiangyu Dong, Xiaoxia Wu, Guangyu Sun, Yuan Xie, Hai Li, and Yiran Chen.
\newblock Circuit and microarchitecture evaluation of 3{D} stacking magnetic
  {RAM (MRAM)} as a universal memory replacement.
\newblock In {\em 45th ACM/IEEE Design Automation Conference (DAC)}, pages
  554--559, 2008.

\bibitem{synopsys}
{http://www.synopsys.com}.

\bibitem{Spectrum09}
Spintronic memristors, March 2009.
\newblock
  http://www.spectrum.ieee.org/semiconductors/devices/spintronic-memristors/0.

\bibitem{xie:iccd05-3d}
Yuh-Fang Tsai, Yuan Xie, N.~Vijaykrishnan, and M.~J. Irwin.
\newblock Three-dimensional cache design exploration using {3DC}acti.
\newblock In {\em International Conference on Computer Design (ICCD)}, pages
  519--524, 2005.

\bibitem{XIE:TVLSI2008-3DCacti}
Yuh-Fang Tsai, Feng Wang, Yuan Xie, N.~Vijaykrishnan, and M.~J. Irwin.
\newblock Design space exploration for 3-{D} cache.
\newblock {\em IEEE Transactions on Very Large Scale Integration (VLSI)
  Systems}, 16(4):444--455, 2008.

\bibitem{XIE:HPCA09}
Guangyu Sun, Xiangyu Dong, Yuan Xie, Jian Li, and Yiran Chen.
\newblock A novel architecture of the 3{D} stacked {MRAM L2} cache for {CMPs}.
\newblock In {\em IEEE 15th International Symposium on High Performance
  Computer Architecture, 2009.}, pages 239--249, 2009.

\bibitem{xie:pcramsim}
Xiangyu Dong, Norm Jouppi, and Yuan Xie.
\newblock {PCRAM}sim: System-level performance, energy, and area modeling for
  phase-change {RAM}.
\newblock In {\em Proceedings of International Conference on Computer-Aided
  Design (ICCAD)}, pages 269--275, 2009.

\bibitem{Lee09}
Benjamin Lee, Engin Ipek, Onur Mutlu, and Doug Burger.
\newblock Architecting phase change memory as a scalable {DRAM} alternative.
\newblock In {\em The 36th International Symposium on Computer Architecture
  (ISCA)}, 2009.

\bibitem{PRAM:IBM}
Moinuddin~K. Qureshi, Viji Srinivasan, and Jude~A. Rivers.
\newblock {Scalable High Performance Main Memory System Using Phase-Change
  Memory Technology}.
\newblock In {\em 36th International Symposium on Computer Architecture
  (ISCA)}, 2009.

\bibitem{Park04}
Jong-Ho Park, Sung-Hoi Hur, Joon-Hee Leex, Jin-Taek Park, Jong-Sun Sel,
  Jong-Won Kim, Sang-Bin Song, Jung-Young Lee, Ji-Hwon Lee, Suk-Joon Son,
  Yong-Seok Kim, Min-Cheol Park, Soo-Jin Chai, Jung-Dal Choi, U.~In Chung,
  Joo-Tae Moon, Kyeong-Tae Kim, Kinam Kim, and Byung-Il Ryu.
\newblock 8{G}b {MLC} (multi-level cell) {NAND} flash memory using 63nm process
  technology.
\newblock In {\em IEEE International Electron Devices Meeting (IEDM)}, pages
  876--876, 2004.

\bibitem{Baek05}
I.G. Baek, D.C. Kim, M.J. Lee, H.J. Kim, E.K. Yim, M.S. Lee, J.E. Lee, S.E.
  Ahn, S.~Seo, J.H. Lee, J.C. Park, Y.K. Cha, S.O. Park, H.S. Kim, I.K. Yoo,
  U.In Chung, J.T. Moon, and B.I. Ryu.
\newblock Multi-layer cross-point binary oxide resistive memory ({O}x{RRAM})
  for post-{NAND} storage application.
\newblock In {\em IEEE International Electron Devices Meeting (IEDM)}, pages
  750--753, 2005.

\bibitem{Asenov03}
A.~Asenov, S.~Kaya, and A.R. Brown.
\newblock Intrinsic parameter fluctuations in decananometer mosfets introduced
  by gate line edge roughness.
\newblock {\em IEEE Transactions on Electron Devices}, 50(5):1254--1260, 2003.

\bibitem{Tehrani00}
S.~Tehrani et~al.
\newblock Recent developments in magnetic tunnel junction {MRAM}.
\newblock In {\em IEEE Trans. Magn.}, volume~36, pages 2752--2757, 2000.

\bibitem{Jeong03}
Gitae Jeong, Wooyoung Cho, S.~Ahn, Hongsik Jeong, Gwanhyeob Koh, Youngnam
  Hwang, and K.~Kim.
\newblock A 0.24$\mu$m 2.0-{V} 1{T}1{MTJ} 16-kb nonvolatile magnetoresistance
  {RAM} with self-reference sensing scheme.
\newblock {\em IEEE Jour. of Solid-State Circuits}, 38(11):1906--1910, 2003.

\bibitem{Li:147723}
H.~Li, Y.~Chen, H.~Liu, K.~Kim, and H.~Huang.
\newblock Spin-transfer torque memory self-reference read scheme.
\newblock US Patent pending, application number 12/147,723.

\bibitem{Pirovano04}
A.~Pirovano, A.~L. Lacaita, S.~A. Kostylev, A.~Benvenuti, and R.~Bez.
\newblock Low-field amorphous state resistance and threshold voltage drift in
  chalcogenide materials.
\newblock {\em IEEE Transactions on Electron Devices}, 51:714--719, 2004.

\bibitem{Ho09}
Y.~Ho, G.~M. Huang, and P.~Li.
\newblock Nonvolatile memristor memory: device characteristics and design
  implications.
\newblock In {\em IEEE/ACM 2009 International Conference on Computer-Aided
  Design (ICCAD)}, pages 482--490, 2009.

\bibitem{Xu10}
W.~Xu and T.~Zhang.
\newblock Using time-aware memory sensing to address resistance drift issue in
  multi-level phase change memory.
\newblock In {\em IEEE International Symposium on Quality Electronic Design
  (ISQED)}, 2010.

\bibitem{Lu09}
Chih-Yuan Lu, Kuang-Yeu Hsieh, and Rich Liu.
\newblock Future challenges of flash memory technologies.
\newblock {\em Microelectronic Engineering}, 86(3):283--286, 2009.

\bibitem{Yan4430255}
Man~F. Yan.
\newblock Non-ohmic device using {$TiO_2$}.
\newblock US Patent number 4430255.

\bibitem{Song08}
Ihun Song, Sunil Kim, Huaxiang Yin, Chang~Jung Kim, Jaechul Park, Sangwook Kim,
  Hyuk~Soon Choi, Eunha Lee, and Youngsoo Park.
\newblock Short channel characteristics of {G}allium-{I}ndium-{Z}inc-{O}xide
  thin film transistors for three-dimensional stacking memory.
\newblock {\em IEEE Electron Device Letters}, 29:549--552, 2008.

\bibitem{Agarwal02}
Agarwal, H.~Li, and K.~Roy.
\newblock Drg-cache: A data retention gated-ground cache for low power.
\newblock In {\em 39th Design Automation Conference (DAC)}, pages 473--478,
  2002.

\bibitem{Agarwal03}
Agarwal, H.~Li, and K.~Roy.
\newblock A single-vt low-leakage gated-ground cache for deep submicron.
\newblock {\em IEEE Jour. Of Solid-State Circuits}, 35(2):319--328, 2003.

\bibitem{Bhunia02}
S.~Bhunia, H.~Li, and K.~Roy.
\newblock A high performance iddq testable cache for scaled cmos technologies.
\newblock In {\em IEEE Proceedings of the 11th Asian Test Symposium (ATS'02)},
  pages 157--162, 2002.

\bibitem{Chen:147727}
Y.~Chen, H.~Li, H.~Liu, R.~Wang, and D.~Dimitrov.
\newblock Spin-transfer torque memory non-destructive self-reference read.
\newblock US Patent pending, application number 112/147,727.

\bibitem{Li:242331}
H.~Li, Y.~Chen, H.~Liu, and X.~Wang.
\newblock Static source line in stat-ram.
\newblock US Patent pending, application number 12/242,331.

\bibitem{Chen:170549}
Y.~Chen, H.~Li, H.~Liu, Y.~Lu, and Y.~Li.
\newblock Transmission gate-based spin-transfer torque memory unit.
\newblock US Patent pending, application number 112/170,549.

\bibitem{Li:250027}
H.~Li, Y.~Chen, H.~Liu, and H.~Huang.
\newblock Non-volatile resistive sense memory on-chip cache.
\newblock US Patent pending, application number 12/250,027.

\bibitem{Li:426098}
H.~Li, Y.~Chen, H.~Liu, H.~Huang, and R.~Wang.
\newblock Write current compensation using word line boosting circuitry.
\newblock US Patent pending, application number 12/426,098.

\bibitem{Chen:198516}
Y.~Chen, H.~Li, H.~Liu, Y.~Lu, and S.~Xue.
\newblock Data devices including multiple error correction codes and methods of
  utilizing.
\newblock US Patent pending, application number 112/198,516.

\bibitem{Li:502194}
H.~Li, Y.~Chen, D.~Setiadi, H.~Liu, and B.~Lee.
\newblock Defective bit scheme for multi-layer integrated memory device.
\newblock US Patent pending, application number 12/502,194.

\bibitem{xie_url}
{http://www.cse.psu.edu/$\sim$yuanxie/}.

\bibitem{Xie:MTDT09}
B.~Vaidyanathan, Yu~Wang, and Yuan Xie.
\newblock Cost-aware lifetime yield analysis of heterogeneous {3D} on-chip
  cache.
\newblock In {\em IEEE International Workshop on Memory Technology, Design, and
  Testing}, pages 65--70, 2009.

\bibitem{XIE:ASPDAC09-3D}
S.~Sridharan, M.~DeBole, Guangyu Sun, Yuan Xie, and V.~Narayanan.
\newblock A criticality-driven microarchitectural three dimensional (3d)
  floorplanner.
\newblock In {\em Asia and South Pacific Design Automation Conference}, pages
  763--768, 2009.

\bibitem{xie:isca08}
Dongkook Park, S.~Eachempati, R.~Das, A.~K. Mishra, Y.~Xie, N.~Vijaykrishnan,
  and C.~R. Das.
\newblock {MIRA}: {A} multi-layered on-chip interconnect router architecture.
\newblock In {\em 35th International Symposium on Computer Architecture
  (ISCA)}, pages 251--261, 2008.

\bibitem{Xie:ISCA09}
Xiaoxia Wu, Jian Li, Lixin Zhang, Evan Speight, Ram Rajamony, and Yuan Xie.
\newblock Hybrid cache architecture with disparate memory technologies.
\newblock In {\em International Conference on Computer Architecture (ISCA)},
  pages 34--45, 2009.

\bibitem{xie:isca06}
F.~Li, C.~Nicopoulos, T.~Richardson, Y.~Xie, N.~Vijaykrishnan, and M.~Kandemir.
\newblock Design and management of 3{D} chip multiprocessors using
  network-in-memory.
\newblock In {\em International Symposium on Computer Architecture (ISCA'06)},
  2006.

\bibitem{3D:LXB07}
Gabriel~H. Loh, Yuan Xie, and Bryan Black.
\newblock Processor design in {3D} die-stacking technologies.
\newblock {\em IEEE Micro}, 27(3):31--48, 2007.

\bibitem{xie:tutorial-micro06}
Y.~Xie, G.~Loh, B.~Black, and K.~Bernstein.
\newblock Tutorial: {3D} integration for microarchitecture.
\newblock In {\em The 39th Annual IEEE/ACM International Symposium on
  Microarchitecture}, 2006.

\bibitem{XIE:ASPDAC2009-3Dcost}
Xiangyu Dong and Yuan Xie.
\newblock System-level cost analysis and design exploration for
  three-dimensional integrated circuits {(3D ICs)}.
\newblock In {\em Asia and South Pacific Design Automation Conference (ASP-DAC
  2009)}, pages 234--241, 2009.

\bibitem{xie:iccd07-3d}
Xiaoxia Wu, Paul Frankstein, and Yuan Xie.
\newblock Scan chain design for three-dimentional{(3D) ICs}.
\newblock In {\em International Conference on Computer Design}, 2007.

\bibitem{XIE:ICCD08-3D}
Xiaoxia Wu, Yibo Chen, Yuan Xie, and Krish Chakrabarty.
\newblock Test-access mechanism optimization for core-based three-dimensional
  {SOC}s.
\newblock In {\em International Conference on Computer Design}, 2008.

\bibitem{xie:isqed06-3d}
W.~L. Hung, G.~M. Link, Y.~Xie, N.~Vijaykrishnan, and M.~J. Irwin.
\newblock Interconnect and thermal-aware floorplanning for 3{D}
  microprocessors.
\newblock In {\em International Symposium on Quality Electronic Device}, pages
  98--104, 2006.

\bibitem{xie:aspdac06}
O.~Ozturk, Feng Wang, M.~Kandemir, and Yuan Xie.
\newblock Optimal topology exploration for application-specific {3D}
  architectures.
\newblock In {\em Asia and South Pacific Design Automation Conference}, page~6,
  2006.

\end{thebibliography}
