var pipelineJSON='{"1936717936":{"nodes":[{"name":"Exit", "id":2356135968, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Entry", "id":2375343328, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Src", "id":2431356112, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"+", "id":2442524944, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"Select", "id":2442529680, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"/", "id":2442599792, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"900 (0x384)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":81}]], "type":"inst"}, {"name":"+", "id":2704590480, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"_P_extent_1", "id":2705216272, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":76}]], "type":"inst"}, {"name":"Compare", "id":2705274144, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"Compare", "id":2705332736, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"FFwd Src", "id":2705819312, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"_P_extent_1", "id":2705897712, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":76}]], "type":"inst"}], "links":[{"from":2442524944, "to":2704590480, "details":[{"type":"table", "Width":"32"}]}, {"from":2442529680, "to":2442524944, "details":[{"type":"table", "Width":"32"}]}, {"from":2442599792, "to":2442529680, "details":[{"type":"table", "Width":"32"}]}, {"from":2442599792, "to":2705332736, "details":[{"type":"table", "Width":"32"}]}, {"from":2704590480, "to":2705819312, "details":[{"type":"table", "Width":"33"}]}, {"from":2705216272, "to":2442599792, "details":[{"type":"table", "Width":"32"}]}, {"from":2705274144, "to":2431356112, "details":[{"type":"table", "Width":"1"}]}, {"from":2705332736, "to":2442529680, "details":[{"type":"table", "Width":"1"}]}, {"from":2705897712, "to":2705274144, "details":[{"type":"table", "Width":"32"}]}]}, "1936803024":{"nodes":[{"name":"Entry", "id":2342393872, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Dest", "id":2428595888, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"Select", "id":2428676080, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":80}]], "type":"inst"}, {"name":"Loop Orch", "id":2430451056, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"FFwd Dest", "id":2433701888, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"Loop Orch", "id":2543423456, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"And", "id":2602341088, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"Exit", "id":2643141520, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":2428595888, "to":2602341088, "details":[{"type":"table", "Width":"1"}]}, {"from":2428676080, "to":2428676080, "details":[{"type":"table", "Width":"33"}]}, {"from":2428676080, "to":2602341088, "details":[{"type":"table", "Width":"33"}]}, {"from":2430451056, "to":2428676080, "details":[{"type":"table", "Width":"1"}]}, {"from":2430451056, "to":2643141520, "details":[{"type":"table", "Width":"1"}]}, {"from":2433701888, "to":2428676080, "details":[{"type":"table", "Width":"33"}]}, {"from":2543423456, "to":2643141520, "details":[{"type":"table", "Width":"1"}]}, {"from":2602341088, "to":2428676080, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2602341088, "to":2430451056, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2602341088, "to":2543423456, "details":[{"type":"table", "Width":"1"}]}, {"from":2602341088, "to":2643141520, "details":[{"type":"table", "Width":"1"}]}]}, "1937060464":{"nodes":[{"name":"Loop Orch", "id":2254798752, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"<<", "id":2271484064, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"5 (0x5)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":87}]], "type":"inst"}, {"name":"Loop Orch", "id":2277409104, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"Exit", "id":2354404592, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"_P_serializer_mem_channel", "id":2367042448, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_serializer_mem_channel\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":77}]], "type":"inst"}, {"name":"And", "id":2395308224, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":84}]], "type":"inst"}, {"name":"FFwd Dest", "id":2419216192, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"Entry", "id":2424255360, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Dest", "id":2427482720, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"Loop Orch", "id":2544325632, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"\'_4,_addr_temp\'", "id":2585455136, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_4,_addr_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":80}]], "type":"inst"}, {"name":"Feedback", "id":2664291968, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_4,_addr_temp\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":91}]], "type":"inst"}, {"name":"Xor", "id":2705017664, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2705397264, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"+", "id":3436171360, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":91}]], "type":"inst"}, {"name":"Loop Orch", "id":3460247088, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":84}]], "type":"inst"}], "links":[{"from":2254798752, "to":2354404592, "details":[{"type":"table", "Width":"1"}]}, {"from":2271484064, "to":2705397264, "details":[{"type":"table", "Width":"32"}]}, {"from":2277409104, "to":2585455136, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2367042448, "to":2705397264, "details":[{"type":"table", "Width":"64"}]}, {"from":2395308224, "to":2254798752, "details":[{"type":"table", "Width":"1"}]}, {"from":2395308224, "to":2277409104, "details":[{"type":"table", "Width":"1"}]}, {"from":2395308224, "to":2354404592, "details":[{"type":"table", "Width":"1"}]}, {"from":2395308224, "to":2395308224, "details":[{"type":"table", "Width":"1"}]}, {"from":2395308224, "to":2544325632, "details":[{"type":"table", "Width":"1"}]}, {"from":2395308224, "to":3460247088, "details":[{"type":"table", "Width":"1"}]}, {"from":2419216192, "to":2705017664, "details":[{"type":"table", "Width":"1"}]}, {"from":2424255360, "to":2254798752, "details":[{"type":"table", "Width":"40"}]}, {"from":2424255360, "to":2277409104, "details":[{"type":"table", "Width":"40"}]}, {"from":2424255360, "to":2395308224, "details":[{"type":"table", "Width":"40"}]}, {"from":2424255360, "to":2544325632, "details":[{"type":"table", "Width":"40"}]}, {"from":2427482720, "to":2395308224, "details":[{"type":"table", "Width":"1"}]}, {"from":2544325632, "to":2664291968, "details":[{"type":"table", "Width":"1"}]}, {"from":2585455136, "to":2271484064, "details":[{"type":"table", "Width":"32"}]}, {"from":2585455136, "to":3436171360, "details":[{"type":"table", "Width":"32"}]}, {"from":2664291968, "to":2585455136, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2705017664, "to":2354404592, "details":[{"type":"table", "Width":"1"}]}, {"from":2705397264, "to":2354404592, "details":[{"type":"table", "Width":"64"}]}, {"from":3436171360, "to":2664291968, "details":[{"type":"table", "Width":"32"}]}, {"from":3460247088, "to":2354404592, "details":[{"type":"table", "Width":"1"}]}]}, "1937413792":{"nodes":[{"name":"Exit", "id":2439881280, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"8", "Exit FIFO Width":"1056", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Entry", "id":2700840112, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":2700840112, "to":2439881280, "details":[{"type":"table", "Width":"1032"}]}]}, "1982506144":{"nodes":[{"name":"Exit", "id":2296212864, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Src", "id":2386921856, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}, {"name":"FFwd Src", "id":2386974976, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}, {"name":"FFwd Src", "id":2387847056, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":117}]], "type":"inst"}, {"name":"Compare", "id":2391396592, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}, {"name":"Compare", "id":2391486800, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}, {"name":"+", "id":2392992832, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":117}]], "type":"inst"}, {"name":"+", "id":2393166176, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}, {"name":"+", "id":2393840736, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"9216 (0x2400)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":119}]], "type":"inst"}, {"name":"/", "id":2394054912, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"900 (0x384)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":117}]], "type":"inst"}, {"name":"_P_extent_1", "id":2394073776, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":99}]], "type":"inst"}, {"name":"<<", "id":2397362960, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"12 (0xC)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":117}]], "type":"inst"}, {"name":"Entry", "id":2402605888, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"+", "id":2405955232, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}, {"name":"Select", "id":2406036208, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}, {"name":"<<", "id":2642185840, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"15 (0xF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":117}]], "type":"inst"}], "links":[{"from":2391396592, "to":2406036208, "details":[{"type":"table", "Width":"1"}]}, {"from":2391486800, "to":2386974976, "details":[{"type":"table", "Width":"1"}]}, {"from":2392992832, "to":2393840736, "details":[{"type":"table", "Width":"32"}]}, {"from":2393166176, "to":2386921856, "details":[{"type":"table", "Width":"33"}]}, {"from":2393840736, "to":2391396592, "details":[{"type":"table", "Width":"32"}]}, {"from":2393840736, "to":2391486800, "details":[{"type":"table", "Width":"32"}]}, {"from":2393840736, "to":2406036208, "details":[{"type":"table", "Width":"32"}]}, {"from":2394054912, "to":2387847056, "details":[{"type":"table", "Width":"32"}]}, {"from":2394054912, "to":2397362960, "details":[{"type":"table", "Width":"32"}]}, {"from":2394054912, "to":2642185840, "details":[{"type":"table", "Width":"32"}]}, {"from":2394073776, "to":2394054912, "details":[{"type":"table", "Width":"32"}]}, {"from":2397362960, "to":2392992832, "details":[{"type":"table", "Width":"32"}]}, {"from":2405955232, "to":2393166176, "details":[{"type":"table", "Width":"32"}]}, {"from":2406036208, "to":2405955232, "details":[{"type":"table", "Width":"32"}]}, {"from":2642185840, "to":2392992832, "details":[{"type":"table", "Width":"32"}]}]}, "1982696032":{"nodes":[{"name":"Loop Orch", "id":2398187936, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}, {"name":"/", "id":2398368464, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"9216 (0x2400)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":127}]], "type":"inst"}, {"name":"<<", "id":2400038960, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":130}]], "type":"inst"}, {"name":"Exit", "id":2439311168, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"160", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"+", "id":2451718752, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":260}]], "type":"inst"}, {"name":"Compare", "id":2459142592, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"Entry", "id":2496679744, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Dest", "id":2506163520, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":117}]], "type":"inst"}, {"name":"And", "id":2520856992, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":132}]], "type":"inst"}, {"name":"+", "id":2527835200, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":125}]], "type":"inst"}, {"name":"Xor", "id":2575306560, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}, {"name":"\'_128,_PFeeder_cycle_temp\'", "id":2588498720, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_128,_PFeeder_cycle_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":105}]], "type":"inst"}, {"name":"FFwd Dest", "id":2591093088, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}, {"name":"Select", "id":2612758368, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":101}]], "type":"inst"}, {"name":"FFwd Dest", "id":2631988080, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}, {"name":"Compare", "id":2640686256, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":131}]], "type":"inst"}, {"name":"And", "id":2651034944, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}, {"name":"*", "id":2657760544, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"-9216 (0xFFFFDC00)"}], "type":"inst"}, {"name":"And", "id":2685632000, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}, {"name":"Loop Orch", "id":2694132144, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}, {"name":"Feedback", "id":2695035136, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_128,_PFeeder_cycle_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":260}]], "type":"inst"}, {"name":"FFwd Dest", "id":2713443280, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":120}]], "type":"inst"}], "links":[{"from":2398187936, "to":2439311168, "details":[{"type":"table", "Width":"1"}]}, {"from":2398187936, "to":2588498720, "details":[{"type":"table", "Width":"1"}]}, {"from":2398187936, "to":2612758368, "details":[{"type":"table", "Width":"1"}]}, {"from":2398368464, "to":2640686256, "details":[{"type":"table", "Width":"32"}]}, {"from":2398368464, "to":2657760544, "details":[{"type":"table", "Width":"32"}]}, {"from":2400038960, "to":2439311168, "details":[{"type":"table", "Width":"32"}]}, {"from":2400038960, "to":2640686256, "details":[{"type":"table", "Width":"32"}]}, {"from":2451718752, "to":2695035136, "details":[{"type":"table", "Width":"32"}]}, {"from":2459142592, "to":2520856992, "details":[{"type":"table", "Width":"1"}]}, {"from":2506163520, "to":2400038960, "details":[{"type":"table", "Width":"32"}]}, {"from":2520856992, "to":2439311168, "details":[{"type":"table", "Width":"1"}]}, {"from":2520856992, "to":2685632000, "details":[{"type":"table", "Width":"1"}]}, {"from":2527835200, "to":2459142592, "details":[{"type":"table", "Width":"32"}]}, {"from":2575306560, "to":2439311168, "details":[{"type":"table", "Width":"1"}]}, {"from":2588498720, "to":2398368464, "details":[{"type":"table", "Width":"32"}]}, {"from":2588498720, "to":2439311168, "details":[{"type":"table", "Width":"32"}]}, {"from":2588498720, "to":2451718752, "details":[{"type":"table", "Width":"32"}]}, {"from":2588498720, "to":2527835200, "details":[{"type":"table", "Width":"32"}]}, {"from":2591093088, "to":2612758368, "details":[{"type":"table", "Width":"33"}]}, {"from":2612758368, "to":2612758368, "details":[{"type":"table", "Width":"33"}]}, {"from":2612758368, "to":2651034944, "details":[{"type":"table", "Width":"33"}]}, {"from":2631988080, "to":2685632000, "details":[{"type":"table", "Width":"1"}]}, {"from":2640686256, "to":2520856992, "details":[{"type":"table", "Width":"1"}]}, {"from":2651034944, "to":2398187936, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2651034944, "to":2439311168, "details":[{"type":"table", "Width":"1"}]}, {"from":2651034944, "to":2612758368, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2651034944, "to":2694132144, "details":[{"type":"table", "Width":"1"}]}, {"from":2651034944, "to":2695035136, "details":[{"type":"table", "Width":"1"}]}, {"from":2657760544, "to":2527835200, "details":[{"type":"table", "Width":"32"}]}, {"from":2685632000, "to":2575306560, "details":[{"type":"table", "Width":"1"}]}, {"from":2694132144, "to":2439311168, "details":[{"type":"table", "Width":"1"}]}, {"from":2695035136, "to":2588498720, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2713443280, "to":2651034944, "details":[{"type":"table", "Width":"1"}]}]}, "1983568928":{"nodes":[], "links":[], "message":"Graph contains too many nodes to render."}, "2255312144":{"nodes":[], "links":[], "message":"Graph contains too many nodes to render."}, "2260481664":{"nodes":[{"name":"32-bit Integer Remainder", "id":1936814112, "details":[{"type":"table", "Instruction":"32-bit Integer Remainder"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":282}]], "type":"inst"}, {"name":"\'_134,_addr_temp\'", "id":1937088928, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_134,_addr_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":275}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2249103968, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":284}]], "type":"inst"}, {"name":"Loop Orch", "id":2375765136, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"Loop Orch", "id":2381709920, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"Loop Orch", "id":2412015280, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"Feedback", "id":2427730944, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_134,_addr_temp\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":287}]], "type":"inst"}, {"name":"Loop Orch", "id":2432837232, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"And", "id":2471961424, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"FFwd Dest", "id":2488714720, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"<<", "id":2559206272, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"5 (0x5)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":283}]], "type":"inst"}, {"name":"+", "id":2571263584, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":287}]], "type":"inst"}, {"name":"_W_serializer_mem_channel", "id":2692425232, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_W_serializer_mem_channel\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":272}]], "type":"inst"}, {"name":"Exit", "id":2705707264, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"128", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Dest", "id":2844364912, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"Xor", "id":2844383888, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"Entry", "id":3533836192, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":1937088928, "to":1936814112, "details":[{"type":"table", "Width":"32"}]}, {"from":1937088928, "to":1936814112, "details":[{"type":"table", "Width":"32"}]}, {"from":1937088928, "to":1936814112, "details":[{"type":"table", "Width":"32"}]}, {"from":1937088928, "to":2571263584, "details":[{"type":"table", "Width":"32"}]}, {"from":2249103968, "to":2705707264, "details":[{"type":"table", "Width":"64"}]}, {"from":2375765136, "to":2705707264, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2381709920, "to":2427730944, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2412015280, "to":2705707264, "details":[{"type":"table", "Width":"1"}]}, {"from":2427730944, "to":1937088928, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2432837232, "to":1937088928, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2471961424, "to":2375765136, "details":[{"type":"table", "Width":"1"}]}, {"from":2471961424, "to":2381709920, "details":[{"type":"table", "Width":"1"}]}, {"from":2471961424, "to":2412015280, "details":[{"type":"table", "Width":"1"}]}, {"from":2471961424, "to":2432837232, "details":[{"type":"table", "Width":"1"}]}, {"from":2471961424, "to":2471961424, "details":[{"type":"table", "Width":"1"}]}, {"from":2471961424, "to":2705707264, "details":[{"type":"table", "Width":"1"}]}, {"from":2488714720, "to":2471961424, "details":[{"type":"table", "Width":"1"}]}, {"from":2559206272, "to":2249103968, "details":[{"type":"table", "Width":"32"}]}, {"from":2571263584, "to":2427730944, "details":[{"type":"table", "Width":"32"}]}, {"from":1936814112, "to":2559206272, "details":[{"type":"table", "Width":"32"}]}, {"from":2692425232, "to":2249103968, "details":[{"type":"table", "Width":"64"}]}, {"from":2844364912, "to":2844383888, "details":[{"type":"table", "Width":"1"}]}, {"from":2844383888, "to":2705707264, "details":[{"type":"table", "Width":"1"}]}, {"from":3533836192, "to":2375765136, "details":[{"type":"table", "Width":"40"}]}, {"from":3533836192, "to":2381709920, "details":[{"type":"table", "Width":"40"}]}, {"from":3533836192, "to":2432837232, "details":[{"type":"table", "Width":"40"}]}, {"from":3533836192, "to":2471961424, "details":[{"type":"table", "Width":"40"}]}]}, "2278869440":{"nodes":[{"name":"FFwd Dest", "id":1939440256, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}, {"name":"Loop Orch", "id":2210507104, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":505}]], "type":"inst"}, {"name":"Loop Orch", "id":2373842928, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}, {"name":"?", "id":2396853056, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":505}]], "type":"inst"}, {"name":"Feedback", "id":2398149776, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}, {"name":"Exit", "id":2438939408, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"And", "id":2679784096, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":480}]], "type":"inst"}, {"name":"?", "id":2718686080, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}, {"name":"Feedback", "id":2761125312, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":505}]], "type":"inst"}, {"name":"Entry", "id":2784259216, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Xor", "id":2824922864, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":505}]], "type":"inst"}, {"name":"Or", "id":2968777632, "details":[{"type":"table", "Instruction":"1-bit Or"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":505}]], "type":"inst"}, {"name":"FFwd Dest", "id":3288420368, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":476}]], "type":"inst"}, {"name":"Compare", "id":3292485712, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":505}]], "type":"inst"}, {"name":"FFwd Dest", "id":3331705904, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "type":"inst"}, {"name":"Loop Orch", "id":3375745392, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":480}]], "type":"inst"}], "links":[{"from":1939440256, "to":2968777632, "details":[{"type":"table", "Width":"1"}]}, {"from":2210507104, "to":2438939408, "details":[{"type":"table", "Width":"1"}]}, {"from":2373842928, "to":2438939408, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2396853056, "to":2438939408, "details":[{"type":"table", "Width":"1"}]}, {"from":2396853056, "to":2761125312, "details":[{"type":"table", "Width":"1"}]}, {"from":2398149776, "to":2718686080, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2679784096, "to":2210507104, "details":[{"type":"table", "Width":"1"}]}, {"from":2679784096, "to":2373842928, "details":[{"type":"table", "Width":"1"}]}, {"from":2679784096, "to":2398149776, "details":[{"type":"table", "Width":"1"}]}, {"from":2679784096, "to":2438939408, "details":[{"type":"table", "Width":"1"}]}, {"from":2679784096, "to":2679784096, "details":[{"type":"table", "Width":"1"}]}, {"from":2679784096, "to":2761125312, "details":[{"type":"table", "Width":"1"}]}, {"from":2679784096, "to":3375745392, "details":[{"type":"table", "Width":"1"}]}, {"from":2718686080, "to":2398149776, "details":[{"type":"table", "Width":"32"}]}, {"from":2718686080, "to":3292485712, "details":[{"type":"table", "Width":"32"}]}, {"from":2761125312, "to":2396853056, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2784259216, "to":2210507104, "details":[{"type":"table", "Width":"128"}]}, {"from":2784259216, "to":2373842928, "details":[{"type":"table", "Width":"128"}]}, {"from":2784259216, "to":2396853056, "details":[{"type":"table", "Width":"128"}]}, {"from":2784259216, "to":2438939408, "details":[{"type":"table", "Width":"128"}]}, {"from":2784259216, "to":2679784096, "details":[{"type":"table", "Width":"128"}]}, {"from":2784259216, "to":2718686080, "details":[{"type":"table", "Width":"128"}]}, {"from":2824922864, "to":2968777632, "details":[{"type":"table", "Width":"1"}]}, {"from":2968777632, "to":2438939408, "details":[{"type":"table", "Width":"1"}]}, {"from":3288420368, "to":3292485712, "details":[{"type":"table", "Width":"32"}]}, {"from":3292485712, "to":2438939408, "details":[{"type":"table", "Width":"1"}]}, {"from":3292485712, "to":2824922864, "details":[{"type":"table", "Width":"1"}]}, {"from":3331705904, "to":2679784096, "details":[{"type":"table", "Width":"1"}]}, {"from":3375745392, "to":2438939408, "details":[{"type":"table", "Width":"1"}]}]}, "2279055248":{"nodes":[{"name":"+", "id":2237585056, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}, {"name":"Feedback", "id":2237977472, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_C_pipe_iter_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":480}]], "type":"inst"}, {"name":"Feedback", "id":2238154224, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_A_s0_n\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}, {"name":"\'_A_s0_n\'", "id":2270945856, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_A_s0_n\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}, {"name":"FFwd Dest", "id":2357836576, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "type":"inst"}, {"name":"And", "id":2468905664, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":505}]], "type":"inst"}, {"name":"\'_C_pipe_iter_temp\'", "id":2548083760, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_C_pipe_iter_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":474}]], "type":"inst"}, {"name":"Exit", "id":2555746048, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Loop Orch", "id":2617411072, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":505}]], "type":"inst"}, {"name":"Select", "id":2672019200, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":509}]], "type":"inst"}, {"name":"Loop Orch", "id":2677667856, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}, {"name":"Entry", "id":3006278528, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"+", "id":3377436496, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"36864 (0x9000)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":480}]], "type":"inst"}, {"name":"FFwd Dest", "id":3464980816, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}], "links":[{"from":2237585056, "to":2238154224, "details":[{"type":"table", "Width":"32"}]}, {"from":2237977472, "to":2548083760, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2238154224, "to":2270945856, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2270945856, "to":2237585056, "details":[{"type":"table", "Width":"32"}]}, {"from":2270945856, "to":2555746048, "details":[{"type":"table", "Width":"32"}]}, {"from":2357836576, "to":2468905664, "details":[{"type":"table", "Width":"1"}]}, {"from":2468905664, "to":2237977472, "details":[{"type":"table", "Width":"1"}]}, {"from":2468905664, "to":2238154224, "details":[{"type":"table", "Width":"1"}]}, {"from":2468905664, "to":2555746048, "details":[{"type":"table", "Width":"1"}]}, {"from":2468905664, "to":2617411072, "details":[{"type":"table", "Width":"1"}]}, {"from":2468905664, "to":2672019200, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2468905664, "to":2677667856, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2548083760, "to":2555746048, "details":[{"type":"table", "Width":"32"}]}, {"from":2548083760, "to":3377436496, "details":[{"type":"table", "Width":"32"}]}, {"from":2617411072, "to":2555746048, "details":[{"type":"table", "Width":"1"}]}, {"from":2672019200, "to":2468905664, "details":[{"type":"table", "Width":"33"}]}, {"from":2672019200, "to":2672019200, "details":[{"type":"table", "Width":"33"}]}, {"from":2677667856, "to":2270945856, "details":[{"type":"table", "Width":"1"}]}, {"from":2677667856, "to":2548083760, "details":[{"type":"table", "Width":"1"}]}, {"from":2677667856, "to":2555746048, "details":[{"type":"table", "Width":"1"}]}, {"from":2677667856, "to":2672019200, "details":[{"type":"table", "Width":"1"}]}, {"from":3377436496, "to":2237977472, "details":[{"type":"table", "Width":"32"}]}, {"from":3464980816, "to":2672019200, "details":[{"type":"table", "Width":"33"}]}]}, "2328914720":{"nodes":[{"name":"Select", "id":2235118912, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}, {"name":"Compare", "id":2237935040, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}, {"name":"+", "id":2486986000, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":313}]], "type":"inst"}, {"name":"<<", "id":2498242112, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"12 (0xC)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":313}]], "type":"inst"}, {"name":"/", "id":2510716656, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"900 (0x384)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":313}]], "type":"inst"}, {"name":"FFwd Src", "id":2517601440, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}, {"name":"Exit", "id":2521204848, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Src", "id":2578207760, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}, {"name":"_P_extent_1", "id":2620573936, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":295}]], "type":"inst"}, {"name":"+", "id":2620657024, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"9216 (0x2400)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":315}]], "type":"inst"}, {"name":"<<", "id":2668029664, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"15 (0xF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":313}]], "type":"inst"}, {"name":"Entry", "id":2669066000, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"+", "id":2677686352, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}, {"name":"+", "id":2708403680, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}, {"name":"FFwd Src", "id":2708515232, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":313}]], "type":"inst"}, {"name":"Compare", "id":2765084736, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}], "links":[{"from":2235118912, "to":2708403680, "details":[{"type":"table", "Width":"32"}]}, {"from":2237935040, "to":2578207760, "details":[{"type":"table", "Width":"1"}]}, {"from":2486986000, "to":2620657024, "details":[{"type":"table", "Width":"32"}]}, {"from":2498242112, "to":2486986000, "details":[{"type":"table", "Width":"32"}]}, {"from":2510716656, "to":2498242112, "details":[{"type":"table", "Width":"32"}]}, {"from":2510716656, "to":2668029664, "details":[{"type":"table", "Width":"32"}]}, {"from":2510716656, "to":2708515232, "details":[{"type":"table", "Width":"32"}]}, {"from":2620573936, "to":2510716656, "details":[{"type":"table", "Width":"32"}]}, {"from":2620657024, "to":2235118912, "details":[{"type":"table", "Width":"32"}]}, {"from":2620657024, "to":2237935040, "details":[{"type":"table", "Width":"32"}]}, {"from":2620657024, "to":2765084736, "details":[{"type":"table", "Width":"32"}]}, {"from":2668029664, "to":2486986000, "details":[{"type":"table", "Width":"32"}]}, {"from":2677686352, "to":2517601440, "details":[{"type":"table", "Width":"33"}]}, {"from":2708403680, "to":2677686352, "details":[{"type":"table", "Width":"32"}]}, {"from":2765084736, "to":2235118912, "details":[{"type":"table", "Width":"1"}]}]}, "2332015056":{"nodes":[{"name":"\'_253,_WFeeder_cycle_temp\'", "id":2237506960, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_253,_WFeeder_cycle_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":301}]], "type":"inst"}, {"name":"/", "id":2237740368, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"9216 (0x2400)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":323}]], "type":"inst"}, {"name":"Compare", "id":2378256768, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":327}]], "type":"inst"}, {"name":"FFwd Dest", "id":2632863376, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}, {"name":"Loop Orch", "id":2668029072, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}, {"name":"Entry", "id":2673609328, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":2705091712, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"160", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"+", "id":2706598128, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":321}]], "type":"inst"}, {"name":"*", "id":2708658640, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"-9216 (0xFFFFDC00)"}], "type":"inst"}, {"name":"And", "id":2708959664, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":328}]], "type":"inst"}, {"name":"+", "id":2710286176, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":453}]], "type":"inst"}, {"name":"Select", "id":2711287408, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":297}]], "type":"inst"}, {"name":"And", "id":2711963600, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}, {"name":"Compare", "id":2712048224, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":322}]], "type":"inst"}, {"name":"And", "id":2712893328, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}, {"name":"Loop Orch", "id":2713957184, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}, {"name":"FFwd Dest", "id":2714401184, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}, {"name":"FFwd Dest", "id":2714403664, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}, {"name":"FFwd Dest", "id":2714774208, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":313}]], "type":"inst"}, {"name":"Xor", "id":2715361744, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "type":"inst"}, {"name":"Feedback", "id":2716850464, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_253,_WFeeder_cycle_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":453}]], "type":"inst"}, {"name":"<<", "id":3432516384, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":326}]], "type":"inst"}], "links":[{"from":2237506960, "to":2237740368, "details":[{"type":"table", "Width":"32"}]}, {"from":2237506960, "to":2705091712, "details":[{"type":"table", "Width":"32"}]}, {"from":2237506960, "to":2706598128, "details":[{"type":"table", "Width":"32"}]}, {"from":2237506960, "to":2710286176, "details":[{"type":"table", "Width":"32"}]}, {"from":2237740368, "to":2378256768, "details":[{"type":"table", "Width":"32"}]}, {"from":2237740368, "to":2708658640, "details":[{"type":"table", "Width":"32"}]}, {"from":2378256768, "to":2708959664, "details":[{"type":"table", "Width":"1"}]}, {"from":2632863376, "to":2711287408, "details":[{"type":"table", "Width":"33"}]}, {"from":2668029072, "to":2237506960, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2668029072, "to":2705091712, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2668029072, "to":2711287408, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2706598128, "to":2712048224, "details":[{"type":"table", "Width":"32"}]}, {"from":2708658640, "to":2706598128, "details":[{"type":"table", "Width":"32"}]}, {"from":2708959664, "to":2705091712, "details":[{"type":"table", "Width":"1"}]}, {"from":2708959664, "to":2711963600, "details":[{"type":"table", "Width":"1"}]}, {"from":2710286176, "to":2716850464, "details":[{"type":"table", "Width":"32"}]}, {"from":2711287408, "to":2711287408, "details":[{"type":"table", "Width":"33"}]}, {"from":2711287408, "to":2712893328, "details":[{"type":"table", "Width":"33"}]}, {"from":2711963600, "to":2715361744, "details":[{"type":"table", "Width":"1"}]}, {"from":2712048224, "to":2708959664, "details":[{"type":"table", "Width":"1"}]}, {"from":2712893328, "to":2668029072, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2712893328, "to":2705091712, "details":[{"type":"table", "Width":"1"}]}, {"from":2712893328, "to":2711287408, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2712893328, "to":2713957184, "details":[{"type":"table", "Width":"1"}]}, {"from":2712893328, "to":2716850464, "details":[{"type":"table", "Width":"1"}]}, {"from":2713957184, "to":2705091712, "details":[{"type":"table", "Width":"1"}]}, {"from":2714401184, "to":2712893328, "details":[{"type":"table", "Width":"1"}]}, {"from":2714403664, "to":2711963600, "details":[{"type":"table", "Width":"1"}]}, {"from":2714774208, "to":3432516384, "details":[{"type":"table", "Width":"32"}]}, {"from":2715361744, "to":2705091712, "details":[{"type":"table", "Width":"1"}]}, {"from":2716850464, "to":2237506960, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":3432516384, "to":2378256768, "details":[{"type":"table", "Width":"32"}]}, {"from":3432516384, "to":2705091712, "details":[{"type":"table", "Width":"32"}]}]}, "2450763344":{"nodes":[{"name":"/", "id":2219314416, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"900 (0x384)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":476}]], "type":"inst"}, {"name":"Entry", "id":2224538080, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"_P_extent_1", "id":2225218448, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":459}]], "type":"inst"}, {"name":"_P_extent_1", "id":2225667008, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":459}]], "type":"inst"}, {"name":"Xor", "id":2336928768, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "type":"inst"}, {"name":"FFwd Src", "id":2390758736, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}, {"name":"Exit", "id":2438990672, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"+", "id":2572778016, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}, {"name":"FFwd Src", "id":2620412144, "details":[{"type":"table", "Instruction":"FFwd Source"}], "type":"inst"}, {"name":"FFwd Src", "id":2744255728, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":476}]], "type":"inst"}, {"name":"FFwd Src", "id":2960656960, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}, {"name":"Compare", "id":2976506656, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}, {"name":"Select", "id":3002261472, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}, {"name":"Compare", "id":3364456080, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}], "links":[{"from":2219314416, "to":2744255728, "details":[{"type":"table", "Width":"32"}]}, {"from":2219314416, "to":3002261472, "details":[{"type":"table", "Width":"32"}]}, {"from":2219314416, "to":3364456080, "details":[{"type":"table", "Width":"32"}]}, {"from":2225218448, "to":2976506656, "details":[{"type":"table", "Width":"32"}]}, {"from":2225667008, "to":2219314416, "details":[{"type":"table", "Width":"32"}]}, {"from":2336928768, "to":2620412144, "details":[{"type":"table", "Width":"1"}]}, {"from":2572778016, "to":2390758736, "details":[{"type":"table", "Width":"33"}]}, {"from":2976506656, "to":2336928768, "details":[{"type":"table", "Width":"1"}]}, {"from":2976506656, "to":2960656960, "details":[{"type":"table", "Width":"1"}]}, {"from":3002261472, "to":2572778016, "details":[{"type":"table", "Width":"32"}]}, {"from":3364456080, "to":3002261472, "details":[{"type":"table", "Width":"1"}]}]}, "2592591104":{"nodes":[], "links":[], "message":"Graph contains too many nodes to render."}, "2772750944":{"nodes":[{"name":"Loop Orch", "id":2269204288, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"Exit", "id":2269597216, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Dest", "id":2279909856, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"Loop Orch", "id":2439830112, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"And", "id":3540803888, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"Entry", "id":3569322816, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Dest", "id":3711720176, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"Select", "id":3747723424, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":275}]], "type":"inst"}], "links":[{"from":2269204288, "to":2269597216, "details":[{"type":"table", "Width":"1"}]}, {"from":2269204288, "to":3747723424, "details":[{"type":"table", "Width":"1"}]}, {"from":2279909856, "to":3540803888, "details":[{"type":"table", "Width":"1"}]}, {"from":2439830112, "to":2269597216, "details":[{"type":"table", "Width":"1"}]}, {"from":3540803888, "to":2269204288, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3540803888, "to":2269597216, "details":[{"type":"table", "Width":"1"}]}, {"from":3540803888, "to":2439830112, "details":[{"type":"table", "Width":"1"}]}, {"from":3540803888, "to":3747723424, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3711720176, "to":3747723424, "details":[{"type":"table", "Width":"33"}]}, {"from":3747723424, "to":3540803888, "details":[{"type":"table", "Width":"33"}]}, {"from":3747723424, "to":3747723424, "details":[{"type":"table", "Width":"33"}]}]}, "2867982992":{"nodes":[{"name":"Compare", "id":2422043872, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"Exit", "id":2439818800, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"/", "id":2474049968, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"900 (0x384)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":276}]], "type":"inst"}, {"name":"Compare", "id":3031095872, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"_P_extent_1", "id":3513957216, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":271}]], "type":"inst"}, {"name":"FFwd Src", "id":3515748144, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"+", "id":3518455648, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"Select", "id":3538709120, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"+", "id":3538765504, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"Entry", "id":3546271728, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"_P_extent_1", "id":3548276064, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":271}]], "type":"inst"}, {"name":"FFwd Src", "id":467540688, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}], "links":[{"from":2422043872, "to":467540688, "details":[{"type":"table", "Width":"1"}]}, {"from":2474049968, "to":3031095872, "details":[{"type":"table", "Width":"32"}]}, {"from":2474049968, "to":3538709120, "details":[{"type":"table", "Width":"32"}]}, {"from":3031095872, "to":3538709120, "details":[{"type":"table", "Width":"1"}]}, {"from":3513957216, "to":2474049968, "details":[{"type":"table", "Width":"32"}]}, {"from":3518455648, "to":3515748144, "details":[{"type":"table", "Width":"33"}]}, {"from":3538709120, "to":3538765504, "details":[{"type":"table", "Width":"32"}]}, {"from":3538765504, "to":3518455648, "details":[{"type":"table", "Width":"32"}]}, {"from":3548276064, "to":2422043872, "details":[{"type":"table", "Width":"32"}]}]}, "3033771872":{"nodes":[{"name":"Entry", "id":2349896864, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":2524785120, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"8", "Exit FIFO Width":"1056", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":2349896864, "to":2524785120, "details":[{"type":"table", "Width":"1032"}]}]}, "3180597008":{"nodes":[{"name":"Exit", "id":2271426416, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"8", "Exit FIFO Width":"264", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Entry", "id":3280082960, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":3280082960, "to":2271426416, "details":[{"type":"table", "Width":"512"}]}]}, "3180606608":{"nodes":[{"name":"<<", "id":2243318768, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"Entry", "id":2322193824, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"+", "id":2388350704, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":739}]], "type":"inst"}, {"name":"Exit", "id":2520668960, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":2749859952, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":737}]], "type":"inst"}, {"name":"\'_388,_addr_temp\'", "id":2993286800, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_388,_addr_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":728}]], "type":"inst"}, {"name":"Feedback", "id":3028657984, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_388,_addr_temp\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":739}]], "type":"inst"}, {"name":"_unloader_mem_channel", "id":3383823024, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_unloader_mem_channel\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":725}]], "type":"inst"}], "links":[{"from":2243318768, "to":2749859952, "details":[{"type":"table", "Width":"32"}]}, {"from":2322193824, "to":2993286800, "details":[{"type":"table", "Width":"24"}]}, {"from":2322193824, "to":3028657984, "details":[{"type":"table", "Width":"24"}]}, {"from":2388350704, "to":3028657984, "details":[{"type":"table", "Width":"32"}]}, {"from":2749859952, "to":2520668960, "details":[{"type":"table", "Width":"64"}]}, {"from":2993286800, "to":2243318768, "details":[{"type":"table", "Width":"32"}]}, {"from":2993286800, "to":2388350704, "details":[{"type":"table", "Width":"32"}]}, {"from":3028657984, "to":2993286800, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":3383823024, "to":2749859952, "details":[{"type":"table", "Width":"64"}]}]}, "3183234640":{"nodes":[{"name":"And", "id":2271619984, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"Loop Orch", "id":2280160096, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"FFwd Dest", "id":2290498112, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"Entry", "id":2351529136, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Dest", "id":2567684592, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"Exit", "id":2665210000, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Loop Orch", "id":3083873536, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"Select", "id":3310056608, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":728}]], "type":"inst"}], "links":[{"from":2271619984, "to":2280160096, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2271619984, "to":2665210000, "details":[{"type":"table", "Width":"1"}]}, {"from":2271619984, "to":3083873536, "details":[{"type":"table", "Width":"1"}]}, {"from":2271619984, "to":3310056608, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2280160096, "to":2665210000, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2280160096, "to":3310056608, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2290498112, "to":3310056608, "details":[{"type":"table", "Width":"33"}]}, {"from":2567684592, "to":2271619984, "details":[{"type":"table", "Width":"1"}]}, {"from":3083873536, "to":2665210000, "details":[{"type":"table", "Width":"1"}]}, {"from":3310056608, "to":2271619984, "details":[{"type":"table", "Width":"33"}]}, {"from":3310056608, "to":3310056608, "details":[{"type":"table", "Width":"33"}]}]}, "3189248800":{"nodes":[{"name":"And", "id":2209719120, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":732}]], "type":"inst"}, {"name":"FFwd Dest", "id":2229437376, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"Loop Orch", "id":2258477648, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"Loop Orch", "id":2279178960, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"Xor", "id":2340521984, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"FFwd Dest", "id":2433441632, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"Loop Orch", "id":2574631920, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"Exit", "id":2705276352, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"8", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Entry", "id":2770704032, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Loop Orch", "id":3383301168, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":732}]], "type":"inst"}], "links":[{"from":2209719120, "to":2209719120, "details":[{"type":"table", "Width":"1"}]}, {"from":2209719120, "to":2258477648, "details":[{"type":"table", "Width":"1"}]}, {"from":2209719120, "to":2279178960, "details":[{"type":"table", "Width":"1"}]}, {"from":2209719120, "to":2574631920, "details":[{"type":"table", "Width":"1"}]}, {"from":2209719120, "to":2705276352, "details":[{"type":"table", "Width":"1"}]}, {"from":2209719120, "to":3383301168, "details":[{"type":"table", "Width":"1"}]}, {"from":2229437376, "to":2209719120, "details":[{"type":"table", "Width":"1"}]}, {"from":2258477648, "to":2705276352, "details":[{"type":"table", "Width":"1"}]}, {"from":2279178960, "to":2705276352, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2340521984, "to":2705276352, "details":[{"type":"table", "Width":"1"}]}, {"from":2433441632, "to":2340521984, "details":[{"type":"table", "Width":"1"}]}, {"from":2574631920, "to":2705276352, "details":[{"type":"table", "Width":"1"}]}, {"from":2770704032, "to":2209719120, "details":[{"type":"table", "Width":"40"}]}, {"from":2770704032, "to":2258477648, "details":[{"type":"table", "Width":"40"}]}, {"from":2770704032, "to":2279178960, "details":[{"type":"table", "Width":"40"}]}, {"from":2770704032, "to":2574631920, "details":[{"type":"table", "Width":"40"}]}, {"from":3383301168, "to":2705276352, "details":[{"type":"table", "Width":"1"}]}]}, "4023845584":{"nodes":[{"name":"FFwd Src", "id":1969726736, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"Entry", "id":2214508496, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"+", "id":2255111744, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"_P_extent_1", "id":2329969872, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":724}]], "type":"inst"}, {"name":"Compare", "id":2337462976, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"Exit", "id":2442331824, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Src", "id":2458499696, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"Compare", "id":2706846368, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"/", "id":2776037888, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"900 (0x384)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":729}]], "type":"inst"}, {"name":"Select", "id":2817711120, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"_P_extent_1", "id":3018443584, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":724}]], "type":"inst"}, {"name":"+", "id":3047603664, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}], "links":[{"from":2255111744, "to":3047603664, "details":[{"type":"table", "Width":"32"}]}, {"from":2329969872, "to":2776037888, "details":[{"type":"table", "Width":"32"}]}, {"from":2337462976, "to":2458499696, "details":[{"type":"table", "Width":"1"}]}, {"from":2706846368, "to":2817711120, "details":[{"type":"table", "Width":"1"}]}, {"from":2776037888, "to":2706846368, "details":[{"type":"table", "Width":"32"}]}, {"from":2776037888, "to":2817711120, "details":[{"type":"table", "Width":"32"}]}, {"from":2817711120, "to":2255111744, "details":[{"type":"table", "Width":"32"}]}, {"from":3018443584, "to":2337462976, "details":[{"type":"table", "Width":"32"}]}, {"from":3047603664, "to":1969726736, "details":[{"type":"table", "Width":"33"}]}]}}';
var treeJSON='{"nodes":[{"name":"kernel_PLoader", "id":1893527640, "type":"kernel", "children":[{"name":"kernel_PLoader.B2", "id":1893548352, "type":"bb"}, {"name":"kernel_PLoader.B1", "id":1893625888, "type":"bb", "children":[{"name":"Cluster 1", "id":1936803024, "type":"cluster"}]}, {"name":"kernel_PLoader.B0", "id":1893668896, "type":"bb", "children":[{"name":"Cluster 0", "id":1936717936, "type":"cluster"}]}, {"name":"kernel_PLoader.B3", "id":1893548432, "type":"bb"}, {"name":"kernel_PLoader.B4", "id":1893548512, "type":"bb", "children":[{"name":"Cluster 2", "id":1937060464, "type":"cluster"}, {"name":"Cluster 3", "id":1937413792, "type":"cluster"}]}]}, {"name":"kernel_PFeeder", "id":1893592680, "type":"kernel", "children":[{"name":"kernel_PFeeder.B0", "id":1893829008, "type":"bb", "children":[{"name":"Cluster 4", "id":1982506144, "type":"cluster"}]}, {"name":"kernel_PFeeder.B2", "id":1893615792, "type":"bb", "children":[{"name":"Cluster 5", "id":1982696032, "type":"cluster"}, {"name":"Cluster 6", "id":1983568928, "type":"cluster"}]}, {"name":"kernel_PFeeder.B1", "id":1893879872, "type":"bb"}]}, {"name":"kernel_WLoader", "id":1893600760, "type":"kernel", "children":[{"name":"kernel_WLoader.B0", "id":1894831232, "type":"bb", "children":[{"name":"Cluster 7", "id":2867982992, "type":"cluster"}]}, {"name":"kernel_WLoader.B3", "id":1898050320, "type":"bb"}, {"name":"kernel_WLoader.B2", "id":1898050240, "type":"bb"}, {"name":"kernel_WLoader.B1", "id":1898018464, "type":"bb", "children":[{"name":"Cluster 8", "id":2772750944, "type":"cluster"}]}, {"name":"kernel_WLoader.B4", "id":1898050400, "type":"bb", "children":[{"name":"Cluster 9", "id":2260481664, "type":"cluster"}, {"name":"Cluster 10", "id":3033771872, "type":"cluster"}]}]}, {"name":"kernel_WFeeder", "id":1893605576, "type":"kernel", "children":[{"name":"kernel_WFeeder.B0", "id":1893925520, "type":"bb", "children":[{"name":"Cluster 11", "id":2328914720, "type":"cluster"}]}, {"name":"kernel_WFeeder.B1", "id":1898637824, "type":"bb"}, {"name":"kernel_WFeeder.B2", "id":1898662272, "type":"bb", "children":[{"name":"Cluster 12", "id":2332015056, "type":"cluster"}, {"name":"Cluster 13", "id":2255312144, "type":"cluster"}]}]}, {"name":"kernel_Out", "id":1893608632, "type":"kernel", "children":[{"name":"kernel_Out.B3", "id":1901242896, "type":"bb", "children":[{"name":"Cluster 17", "id":2592591104, "type":"cluster"}, {"name":"Cluster 16", "id":2278869440, "type":"cluster"}]}, {"name":"kernel_Out.B1", "id":1900926064, "type":"bb", "children":[{"name":"Cluster 15", "id":2279055248, "type":"cluster"}]}, {"name":"kernel_Out.B4", "id":1901242976, "type":"bb"}, {"name":"kernel_Out.B2", "id":1901242816, "type":"bb"}, {"name":"kernel_Out.B0", "id":1899410432, "type":"bb", "children":[{"name":"Cluster 14", "id":2450763344, "type":"cluster"}]}]}, {"name":"kernel_unloader", "id":1893577832, "type":"kernel", "children":[{"name":"kernel_unloader.B3", "id":1921762928, "type":"bb"}, {"name":"kernel_unloader.B0", "id":1920190560, "type":"bb", "children":[{"name":"Cluster 18", "id":4023845584, "type":"cluster"}]}, {"name":"kernel_unloader.B4", "id":1908469424, "type":"bb", "children":[{"name":"Cluster 20", "id":3189248800, "type":"cluster"}, {"name":"Cluster 22", "id":3180597008, "type":"cluster"}, {"name":"Cluster 21", "id":3180606608, "type":"cluster"}]}, {"name":"kernel_unloader.B2", "id":1921762848, "type":"bb"}, {"name":"kernel_unloader.B1", "id":1921762768, "type":"bb", "children":[{"name":"Cluster 19", "id":3183234640, "type":"cluster"}]}]}], "links":[]}';
var new_lmvJSON='{"nodes":[{"name":"kernel_PLoader", "id":1893527640, "type":"kernel", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"_3", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"88"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"reg"}]}]}, {"name":"kernel_PFeeder", "id":1893592680, "type":"kernel", "children":[{"name":"Local Memory", "id":3, "type":"memtype", "children":[{"name":"_PFeeder_DB_0_ibuffer", "id":4, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"106"}]}], "Requested size":"18 megabits", "Implemented size":"4 megabytes = 2<sup>ceil(log2(Requested size))</sup>", "Number of banks":"16 (2 banks are unused and will be optimized away)", "Bank width (word size)":"1024 bits", "Bank depth":"2048 words", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "User defined attributes":"memory:DEFAULT; pump:1; numbanks:16; numreadports:1; numwriteports:1; ", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"memsys", "children":[{"name":"Bank 0", "id":5, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"2048 words", "Implemented bank size":"256 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"bank", "children":[{"name":"Replicate 0", "id":6, "details":[{"type":"table", "Implemented size":"256 kilobytes (2048 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"replicate", "children":[{"name":"R", "id":7, "type":"port"}, {"name":"W", "id":8, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"2048 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":9, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"2048 words", "Implemented bank size":"256 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"bank", "children":[{"name":"Replicate 0", "id":10, "details":[{"type":"table", "Implemented size":"256 kilobytes (2048 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"replicate", "children":[{"name":"R", "id":11, "type":"port"}, {"name":"W", "id":12, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"2048 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":13, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"2048 words", "Implemented bank size":"256 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"bank", "children":[{"name":"Replicate 0", "id":14, "details":[{"type":"table", "Implemented size":"256 kilobytes (2048 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"replicate", "children":[{"name":"R", "id":15, "type":"port"}, {"name":"W", "id":16, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"2048 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":17, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"2048 words", "Implemented bank size":"256 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"bank", "children":[{"name":"Replicate 0", "id":18, "details":[{"type":"table", "Implemented size":"256 kilobytes (2048 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"replicate", "children":[{"name":"R", "id":19, "type":"port"}, {"name":"W", "id":20, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"2048 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":21, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"2048 words", "Implemented bank size":"256 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"bank", "children":[{"name":"Replicate 0", "id":22, "details":[{"type":"table", "Implemented size":"256 kilobytes (2048 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"replicate", "children":[{"name":"R", "id":23, "type":"port"}, {"name":"W", "id":24, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"2048 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":25, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"2048 words", "Implemented bank size":"256 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"bank", "children":[{"name":"Replicate 0", "id":26, "details":[{"type":"table", "Implemented size":"256 kilobytes (2048 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"replicate", "children":[{"name":"R", "id":27, "type":"port"}, {"name":"W", "id":28, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"2048 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":29, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"2048 words", "Implemented bank size":"256 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"bank", "children":[{"name":"Replicate 0", "id":30, "details":[{"type":"table", "Implemented size":"256 kilobytes (2048 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"replicate", "children":[{"name":"R", "id":31, "type":"port"}, {"name":"W", "id":32, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"2048 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":33, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"2048 words", "Implemented bank size":"256 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"bank", "children":[{"name":"Replicate 0", "id":34, "details":[{"type":"table", "Implemented size":"256 kilobytes (2048 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"replicate", "children":[{"name":"R", "id":35, "type":"port"}, {"name":"W", "id":36, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"2048 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 8", "id":37, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"2048 words", "Implemented bank size":"256 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"bank", "children":[{"name":"Replicate 0", "id":38, "details":[{"type":"table", "Implemented size":"256 kilobytes (2048 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"replicate", "children":[{"name":"R", "id":39, "type":"port"}, {"name":"W", "id":40, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"2048 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 9", "id":41, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"2048 words", "Implemented bank size":"256 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"bank", "children":[{"name":"Replicate 0", "id":42, "details":[{"type":"table", "Implemented size":"256 kilobytes (2048 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"replicate", "children":[{"name":"R", "id":43, "type":"port"}, {"name":"W", "id":44, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"2048 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 10", "id":45, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"2048 words", "Implemented bank size":"256 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"bank", "children":[{"name":"Replicate 0", "id":46, "details":[{"type":"table", "Implemented size":"256 kilobytes (2048 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"replicate", "children":[{"name":"R", "id":47, "type":"port"}, {"name":"W", "id":48, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"2048 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 11", "id":49, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"2048 words", "Implemented bank size":"256 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"bank", "children":[{"name":"Replicate 0", "id":50, "details":[{"type":"table", "Implemented size":"256 kilobytes (2048 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"replicate", "children":[{"name":"R", "id":51, "type":"port"}, {"name":"W", "id":52, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"2048 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 12", "id":53, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"2048 words", "Implemented bank size":"256 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"bank", "children":[{"name":"Replicate 0", "id":54, "details":[{"type":"table", "Implemented size":"256 kilobytes (2048 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"replicate", "children":[{"name":"R", "id":55, "type":"port"}, {"name":"W", "id":56, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"2048 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 13", "id":57, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"2048 words", "Implemented bank size":"256 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"bank", "children":[{"name":"Replicate 0", "id":58, "details":[{"type":"table", "Implemented size":"256 kilobytes (2048 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":106}]], "type":"replicate", "children":[{"name":"R", "id":59, "type":"port"}, {"name":"W", "id":60, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"2048 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-18431] and has 1 array element per memory word.\\n  Memory words [18432-32767] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>21</sub></td><td>b<sub>20</sub></td><td>b<sub>19</sub></td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"_PFeeder_channel_array", "id":61, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"101"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":101}]], "type":"reg"}, {"name":"_PFeeder_value_shreg", "id":62, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"102"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":102}]], "type":"reg"}, {"name":"_PFeeder_in_v_temp", "id":63, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"104"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":104}]], "type":"reg"}, {"name":"__21", "id":64, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"135"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":135}]], "type":"reg"}, {"name":"_23", "id":65, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"144"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":144}]], "type":"reg"}, {"name":"_26", "id":66, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"153"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":153}]], "type":"reg"}, {"name":"_30", "id":67, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"160"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":160}]], "type":"reg"}, {"name":"_31", "id":68, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"161"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":161}]], "type":"reg"}, {"name":"_52", "id":69, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"186"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":186}]], "type":"reg"}, {"name":"_113", "id":70, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"238"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"reg"}]}, {"name":"Load", "id":1894876928, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"inst"}, {"name":"Load", "id":1895014400, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"120", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"inst"}, {"name":"Load", "id":1895168512, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"122", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"inst"}, {"name":"Load", "id":1894659360, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"124", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"inst"}, {"name":"Load", "id":1894763600, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"126", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"inst"}, {"name":"Load", "id":1895483184, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"128", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"inst"}, {"name":"Load", "id":1895620496, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"130", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"inst"}, {"name":"Load", "id":1895757968, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"132", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"inst"}, {"name":"Load", "id":1895895440, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"134", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"inst"}, {"name":"Load", "id":1896099488, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"136", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"inst"}, {"name":"Load", "id":1896236832, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"138", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"inst"}, {"name":"Load", "id":1896374176, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"140", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"inst"}, {"name":"Load", "id":1896511648, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"142", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"inst"}, {"name":"Load", "id":1896649264, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"144", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":238}]], "type":"inst"}, {"name":"Store", "id":1894831664, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "type":"inst"}, {"name":"Store", "id":1894977488, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"119", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "type":"inst"}, {"name":"Store", "id":1895131600, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"121", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "type":"inst"}, {"name":"Store", "id":1895269072, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"123", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "type":"inst"}, {"name":"Store", "id":1894726688, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"125", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "type":"inst"}, {"name":"Store", "id":1895446272, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"127", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "type":"inst"}, {"name":"Store", "id":1895583584, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"129", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "type":"inst"}, {"name":"Store", "id":1895721056, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"131", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "type":"inst"}, {"name":"Store", "id":1895858528, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"133", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "type":"inst"}, {"name":"Store", "id":1896062576, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"135", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "type":"inst"}, {"name":"Store", "id":1896199920, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"137", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "type":"inst"}, {"name":"Store", "id":1896337264, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"139", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "type":"inst"}, {"name":"Store", "id":1896474736, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"141", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "type":"inst"}, {"name":"Store", "id":1896612208, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"143", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "type":"inst"}]}, {"name":"kernel_WLoader", "id":1893600760, "type":"kernel", "children":[{"name":"Local Memory", "id":71, "type":"memtype", "children":[{"name":"_133", "id":72, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"284"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":284}]], "type":"reg"}]}]}, {"name":"kernel_WFeeder", "id":1893605576, "type":"kernel", "children":[{"name":"Local Memory", "id":73, "type":"memtype", "children":[{"name":"_WFeeder_DB_0_ibuffer", "id":74, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"302"}]}], "Requested size":"288 kilobytes", "Implemented size":"512 kilobytes = 2<sup>ceil(log2(Requested size))</sup>", "Number of banks":"8", "Bank width (word size)":"1024 bits", "Bank depth":"512 words", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "User defined attributes":"memory:DEFAULT; pump:1; numbanks:8; numreadports:1; numwriteports:1; ", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"memsys", "children":[{"name":"Bank 0", "id":75, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"512 words", "Implemented bank size":"64 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"bank", "children":[{"name":"Replicate 0", "id":76, "details":[{"type":"table", "Implemented size":"64 kilobytes (512 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"replicate", "children":[{"name":"R", "id":77, "type":"port"}, {"name":"W", "id":78, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":79, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"512 words", "Implemented bank size":"64 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"bank", "children":[{"name":"Replicate 0", "id":80, "details":[{"type":"table", "Implemented size":"64 kilobytes (512 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"replicate", "children":[{"name":"R", "id":81, "type":"port"}, {"name":"W", "id":82, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":83, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"512 words", "Implemented bank size":"64 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"bank", "children":[{"name":"Replicate 0", "id":84, "details":[{"type":"table", "Implemented size":"64 kilobytes (512 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"replicate", "children":[{"name":"R", "id":85, "type":"port"}, {"name":"W", "id":86, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":87, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"512 words", "Implemented bank size":"64 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"bank", "children":[{"name":"Replicate 0", "id":88, "details":[{"type":"table", "Implemented size":"64 kilobytes (512 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"replicate", "children":[{"name":"R", "id":89, "type":"port"}, {"name":"W", "id":90, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":91, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"512 words", "Implemented bank size":"64 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"bank", "children":[{"name":"Replicate 0", "id":92, "details":[{"type":"table", "Implemented size":"64 kilobytes (512 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"replicate", "children":[{"name":"R", "id":93, "type":"port"}, {"name":"W", "id":94, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":95, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"512 words", "Implemented bank size":"64 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"bank", "children":[{"name":"Replicate 0", "id":96, "details":[{"type":"table", "Implemented size":"64 kilobytes (512 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"replicate", "children":[{"name":"R", "id":97, "type":"port"}, {"name":"W", "id":98, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":99, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"512 words", "Implemented bank size":"64 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"bank", "children":[{"name":"Replicate 0", "id":100, "details":[{"type":"table", "Implemented size":"64 kilobytes (512 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"replicate", "children":[{"name":"R", "id":101, "type":"port"}, {"name":"W", "id":102, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":103, "details":[{"type":"table", "Bank width":"1024 bits", "Implemented bank depth":"512 words", "Implemented bank size":"64 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"bank", "children":[{"name":"Replicate 0", "id":104, "details":[{"type":"table", "Implemented size":"64 kilobytes (512 words deep x 1024 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "type":"replicate", "children":[{"name":"R", "id":105, "type":"port"}, {"name":"W", "id":106, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"1024 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"_WFeeder_channel_array", "id":107, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"297"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":297}]], "type":"reg"}, {"name":"_WFeeder_value_shreg", "id":108, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"298"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":298}]], "type":"reg"}, {"name":"_WFeeder_in_v_temp", "id":109, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"300"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":300}]], "type":"reg"}, {"name":"__151", "id":110, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"331"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":331}]], "type":"reg"}, {"name":"_153", "id":111, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"340"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":340}]], "type":"reg"}, {"name":"_156", "id":112, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"349"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":349}]], "type":"reg"}, {"name":"_160", "id":113, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"356"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":356}]], "type":"reg"}, {"name":"_161", "id":114, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"357"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":357}]], "type":"reg"}, {"name":"_182", "id":115, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"382"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":382}]], "type":"reg"}, {"name":"_238", "id":116, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"431"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "type":"reg"}]}, {"name":"Load", "id":1899447504, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"110", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "type":"inst"}, {"name":"Load", "id":1899550432, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"112", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "type":"inst"}, {"name":"Load", "id":1899653360, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"114", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "type":"inst"}, {"name":"Load", "id":1899756288, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"116", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "type":"inst"}, {"name":"Load", "id":1899859216, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "type":"inst"}, {"name":"Load", "id":1899962144, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"120", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "type":"inst"}, {"name":"Load", "id":1900064912, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"122", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "type":"inst"}, {"name":"Load", "id":1900167984, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"124", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":431}]], "type":"inst"}, {"name":"Store", "id":1899410864, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"109", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "type":"inst"}, {"name":"Store", "id":1899513792, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"111", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "type":"inst"}, {"name":"Store", "id":1899616720, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"113", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "type":"inst"}, {"name":"Store", "id":1899719648, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"115", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "type":"inst"}, {"name":"Store", "id":1899822576, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "type":"inst"}, {"name":"Store", "id":1899925504, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"119", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "type":"inst"}, {"name":"Store", "id":1900028272, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"121", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "type":"inst"}, {"name":"Store", "id":1900131200, "details":[{"type":"table", "Width":"1024 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"123", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":400}]], "type":"inst"}]}, {"name":"kernel_Out", "id":1893608632, "type":"kernel", "children":[{"name":"Local Memory", "id":117, "type":"memtype", "children":[{"name":"_WFeeder_channel_array", "id":118, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"461"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":461}]], "type":"reg"}, {"name":"_PFeeder_channel_array", "id":119, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"462"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":462}]], "type":"reg"}, {"name":"_C_shreg", "id":120, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"464"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":464}]], "type":"reg"}, {"name":"_C_pipe_shreg", "id":121, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"465"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":465}]], "type":"reg"}, {"name":"_B_shreg", "id":122, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"467"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":467}]], "type":"reg"}, {"name":"_C_temp", "id":123, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"468"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":468}]], "type":"unsynth"}, {"name":"_A_shreg", "id":124, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"470"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":470}]], "type":"reg"}, {"name":"__265", "id":125, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"508"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":508}]], "type":"reg"}, {"name":"__266", "id":126, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"511"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":511}]], "type":"reg"}, {"name":"_267", "id":127, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"521"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":521}]], "type":"reg"}, {"name":"__269", "id":128, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"525"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":525}]], "type":"reg"}, {"name":"_271", "id":129, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"530"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":530}]], "type":"reg"}, {"name":"_272", "id":130, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"533"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":533}]], "type":"reg"}, {"name":"_274", "id":131, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"536"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":536}]], "type":"reg"}, {"name":"_275", "id":132, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"537"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":537}]], "type":"reg"}, {"name":"_276", "id":133, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"540"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":540}]], "type":"reg"}, {"name":"__278", "id":134, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"544"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":544}]], "type":"reg"}, {"name":"_280", "id":135, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"549"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":549}]], "type":"reg"}, {"name":"_281", "id":136, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"552"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":552}]], "type":"reg"}, {"name":"_283", "id":137, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"555"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":555}]], "type":"reg"}, {"name":"_284", "id":138, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"556"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":556}]], "type":"reg"}]}]}], "links":[{"from":7, "to":1894876928}, {"from":1894831664, "to":8}, {"from":11, "to":1895014400}, {"from":1894977488, "to":12}, {"from":15, "to":1895168512}, {"from":1895131600, "to":16}, {"from":19, "to":1894659360}, {"from":1895269072, "to":20}, {"from":23, "to":1894763600}, {"from":1894726688, "to":24}, {"from":27, "to":1895483184}, {"from":1895446272, "to":28}, {"from":31, "to":1895620496}, {"from":1895583584, "to":32}, {"from":35, "to":1895757968}, {"from":1895721056, "to":36}, {"from":39, "to":1895895440}, {"from":1895858528, "to":40}, {"from":43, "to":1896099488}, {"from":1896062576, "to":44}, {"from":47, "to":1896236832}, {"from":1896199920, "to":48}, {"from":51, "to":1896374176}, {"from":1896337264, "to":52}, {"from":55, "to":1896511648}, {"from":1896474736, "to":56}, {"from":59, "to":1896649264}, {"from":1896612208, "to":60}, {"from":77, "to":1899447504}, {"from":1899410864, "to":78}, {"from":81, "to":1899550432}, {"from":1899513792, "to":82}, {"from":85, "to":1899653360}, {"from":1899616720, "to":86}, {"from":89, "to":1899756288}, {"from":1899719648, "to":90}, {"from":93, "to":1899859216}, {"from":1899822576, "to":94}, {"from":97, "to":1899962144}, {"from":1899925504, "to":98}, {"from":101, "to":1900064912}, {"from":1900028272, "to":102}, {"from":105, "to":1900167984}, {"from":1900131200, "to":106}]}';
var systemJSON='{}';
var blockJSON='{"1893548352":{"nodes":[], "links":[]}, "1893548432":{"nodes":[{"name":"Input", "id":2365064000, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_PLoader.B4"}], "type":"inst"}], "links":[]}, "1893548512":{"nodes":[{"name":"Cluster 2", "id":1937060464, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body4_kernel_ploaders_c0_enter194_kernel_ploader75", "Cluster Type":"Stall-Free", "Cluster Latency":"3"}], "type":"bb", "children":[{"name":"Logic", "id":1937064832, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body4_kernel_ploaders_c0_enter194_kernel_ploader75", "Cluster Type":"Stall-Free", "Cluster Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":1937279264, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 3", "id":1937413792, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body4_kernel_ploaders_c1_enter_kernel_ploader148", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":1937417824, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body4_kernel_ploaders_c1_enter_kernel_ploader148", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1938082048, "details":[{"type":"table", "Exit FIFO Depth":"8", "Exit FIFO Width":"1056", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Input", "id":2221210960, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_PLoader.B4, kernel_PLoader.B1"}], "type":"inst"}, {"name":"LD", "id":2488491584, "details":[{"type":"table", "Instruction":"Load", "Width":"1024 bits", "LSU Style":"Burst-coalesced cached", "Start Cycle":"11", "Latency":"201", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"WR", "id":2968897664, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"1024 bits", "Depth":"256", "Channel Name":"_PLoader_channel", "Start Cycle":"219", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":89}]], "type":"inst"}], "links":[{"from":1937064832, "to":1937279264}, {"from":1937417824, "to":1938082048}, {"from":2221210960, "to":1937064832, "details":[{"type":"table", "Width":"1"}]}, {"from":2221210960, "to":1937064832, "details":[{"type":"table", "Width":"1"}]}, {"from":2221210960, "to":1937064832, "details":[{"type":"table", "Width":"1"}]}, {"from":2488491584, "to":1937417824, "details":[{"type":"table", "Width":"1024"}]}, {"from":1937279264, "to":2488491584, "details":[{"type":"table", "Width":"192"}]}, {"from":2221210960, "to":1937064832, "details":[{"type":"table", "Width":"1"}]}, {"from":1937279264, "to":2968897664, "details":[{"type":"table", "Width":"192"}]}, {"from":1938082048, "to":2968897664, "details":[{"type":"table", "Width":"1056"}]}]}, "1893615792":{"nodes":[{"name":"Cluster 5", "id":1982696032, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body7_kernel_pfeeders_c0_enter362_kernel_pfeeder39", "Cluster Type":"Stall-Free", "Cluster Latency":"16"}], "type":"bb", "children":[{"name":"Logic", "id":1982701568, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body7_kernel_pfeeders_c0_enter362_kernel_pfeeder39", "Cluster Type":"Stall-Free", "Cluster Latency":"16"}], "type":"inst"}, {"name":"Exit", "id":1982884064, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"160", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 6", "id":1983568928, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body7_kernel_pfeeders_c1_enter_kernel_pfeeder106", "Cluster Type":"Stall-Free", "Cluster Latency":"127"}], "type":"bb", "children":[{"name":"Logic", "id":1983574624, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body7_kernel_pfeeders_c1_enter_kernel_pfeeder106", "Cluster Type":"Stall-Free", "Cluster Latency":"127"}], "type":"inst"}, {"name":"Exit", "id":2052060736, "details":[{"type":"table", "Exit FIFO Depth":"256", "Exit FIFO Width":"14368", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"WR", "id":2704430768, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"14336 bits", "Depth":"256", "Channel Name":"_PFeeder_channel", "Start Cycle":"155", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":255}]], "type":"inst"}, {"name":"RD", "id":3465483104, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"1024 bits", "Depth":"256", "Channel Name":"_PLoader_channel", "Start Cycle":"22", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":135}]], "type":"inst"}], "links":[{"from":1982701568, "to":1982884064}, {"from":1983574624, "to":2052060736}, {"from":2052060736, "to":2704430768, "details":[{"type":"table", "Width":"14368"}]}, {"from":3465483104, "to":1983574624, "details":[{"type":"table", "Width":"1024"}]}, {"from":1982884064, "to":3465483104, "details":[{"type":"table", "Width":"160"}]}]}, "1893625888":{"nodes":[{"name":"Cluster 1", "id":1936803024, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_kernel_ploaders_c0_enter163_kernel_ploader30", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":1936807696, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_kernel_ploaders_c0_enter163_kernel_ploader30", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":1936896528, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":1936807696, "to":1936896528}]}, "1893668896":{"nodes":[{"name":"Cluster 0", "id":1936717936, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_ploaders_c0_enter_kernel_ploader3", "Cluster Type":"Stall-Free", "Cluster Latency":"13"}], "type":"bb", "children":[{"name":"Logic", "id":1936722544, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_ploaders_c0_enter_kernel_ploader3", "Cluster Type":"Stall-Free", "Cluster Latency":"13"}], "type":"inst"}, {"name":"Exit", "id":1936763904, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":1936722544, "to":1936763904}]}, "1893829008":{"nodes":[{"name":"Cluster 4", "id":1982506144, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_pfeeders_c0_enter_kernel_pfeeder3", "Cluster Type":"Stall-Free", "Cluster Latency":"15"}], "type":"bb", "children":[{"name":"Logic", "id":1982512400, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_pfeeders_c0_enter_kernel_pfeeder3", "Cluster Type":"Stall-Free", "Cluster Latency":"15"}], "type":"inst"}, {"name":"Exit", "id":1982579040, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":1982512400, "to":1982579040}]}, "1893879872":{"nodes":[], "links":[]}, "1893925520":{"nodes":[{"name":"Cluster 11", "id":2328914720, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_wfeeders_c0_enter_kernel_wfeeder3", "Cluster Type":"Stall-Free", "Cluster Latency":"15"}], "type":"bb", "children":[{"name":"Logic", "id":2285675952, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_wfeeders_c0_enter_kernel_wfeeder3", "Cluster Type":"Stall-Free", "Cluster Latency":"15"}], "type":"inst"}, {"name":"Exit", "id":2712160528, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":2285675952, "to":2712160528}]}, "1894831232":{"nodes":[{"name":"Cluster 7", "id":2867982992, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_wloaders_c0_enter_kernel_wloader3", "Cluster Type":"Stall-Free", "Cluster Latency":"13"}], "type":"bb", "children":[{"name":"Logic", "id":2401819648, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_wloaders_c0_enter_kernel_wloader3", "Cluster Type":"Stall-Free", "Cluster Latency":"13"}], "type":"inst"}, {"name":"Exit", "id":2294675600, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":2401819648, "to":2294675600}]}, "1898018464":{"nodes":[{"name":"Cluster 8", "id":2772750944, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_kernel_wloaders_c0_enter163_kernel_wloader30", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":2460823664, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_kernel_wloaders_c0_enter163_kernel_wloader30", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":2294815344, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":2460823664, "to":2294815344}]}, "1898050240":{"nodes":[], "links":[]}, "1898050320":{"nodes":[{"name":"Input", "id":2706001008, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_WLoader.B4"}], "type":"inst"}], "links":[]}, "1898050400":{"nodes":[{"name":"Cluster 9", "id":2260481664, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body4_kernel_wloaders_c0_enter194_kernel_wloader75", "Cluster Type":"Stall-Free", "Cluster Latency":"70"}], "type":"bb", "children":[{"name":"Logic", "id":2407483248, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body4_kernel_wloaders_c0_enter194_kernel_wloader75", "Cluster Type":"Stall-Free", "Cluster Latency":"70"}], "type":"inst"}, {"name":"Exit", "id":2295589184, "details":[{"type":"table", "Exit FIFO Depth":"128", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 10", "id":3033771872, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body4_kernel_wloaders_c1_enter_kernel_wloader347", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":2543030368, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body4_kernel_wloaders_c1_enter_kernel_wloader347", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":2296500080, "details":[{"type":"table", "Exit FIFO Depth":"8", "Exit FIFO Width":"1056", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"LD", "id":2430588032, "details":[{"type":"table", "Instruction":"Load", "Width":"1024 bits", "LSU Style":"Burst-coalesced cached", "Start Cycle":"78", "Latency":"201", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":284}]], "type":"inst"}, {"name":"WR", "id":2490442416, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"1024 bits", "Depth":"256", "Channel Name":"_WLoader_channel", "Start Cycle":"286", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":285}]], "type":"inst"}, {"name":"Loop Orch", "id":2704959792, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}], "links":[{"from":2407483248, "to":2295589184}, {"from":2543030368, "to":2296500080}, {"from":2430588032, "to":2543030368, "details":[{"type":"table", "Width":"1024"}]}, {"from":2295589184, "to":2430588032, "details":[{"type":"table", "Width":"192"}]}, {"from":2296500080, "to":2490442416, "details":[{"type":"table", "Width":"1056"}]}, {"from":2295589184, "to":2490442416, "details":[{"type":"table", "Width":"192"}]}, {"from":2704959792, "to":2407483248, "details":[{"type":"table", "Width":"1"}]}, {"from":2704959792, "to":2407483248, "details":[{"type":"table", "Width":"1"}]}, {"from":2704959792, "to":2407483248, "details":[{"type":"table", "Width":"1"}]}, {"from":2704959792, "to":2407483248, "details":[{"type":"table", "Width":"1"}]}]}, "1898637824":{"nodes":[], "links":[]}, "1898662272":{"nodes":[{"name":"Cluster 12", "id":2332015056, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body7_kernel_wfeeders_c0_enter242_kernel_wfeeder39", "Cluster Type":"Stall-Free", "Cluster Latency":"16"}], "type":"bb", "children":[{"name":"Logic", "id":2285549904, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body7_kernel_wfeeders_c0_enter242_kernel_wfeeder39", "Cluster Type":"Stall-Free", "Cluster Latency":"16"}], "type":"inst"}, {"name":"Exit", "id":2712184512, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"160", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 13", "id":2255312144, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body7_kernel_wfeeders_c1_enter_kernel_wfeeder106", "Cluster Type":"Stall-Free", "Cluster Latency":"107"}], "type":"bb", "children":[{"name":"Logic", "id":2274567936, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body7_kernel_wfeeders_c1_enter_kernel_wfeeder106", "Cluster Type":"Stall-Free", "Cluster Latency":"107"}], "type":"inst"}, {"name":"Exit", "id":2262314816, "details":[{"type":"table", "Exit FIFO Depth":"128", "Exit FIFO Width":"8224", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"RD", "id":2339772624, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"1024 bits", "Depth":"256", "Channel Name":"_WLoader_channel", "Start Cycle":"22", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":331}]], "type":"inst"}, {"name":"WR", "id":2362221904, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"8192 bits", "Depth":"256", "Channel Name":"_WFeeder_channel", "Start Cycle":"135", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":448}]], "type":"inst"}], "links":[{"from":2285549904, "to":2712184512}, {"from":2274567936, "to":2262314816}, {"from":2339772624, "to":2274567936, "details":[{"type":"table", "Width":"1024"}]}, {"from":2712184512, "to":2339772624, "details":[{"type":"table", "Width":"160"}]}, {"from":2262314816, "to":2362221904, "details":[{"type":"table", "Width":"8224"}]}]}, "1899410432":{"nodes":[{"name":"Cluster 14", "id":2450763344, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_outs_c0_enter_kernel_out3", "Cluster Type":"Stall-Free", "Cluster Latency":"12"}], "type":"bb", "children":[{"name":"Logic", "id":2502218672, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_outs_c0_enter_kernel_out3", "Cluster Type":"Stall-Free", "Cluster Latency":"12"}], "type":"inst"}, {"name":"Exit", "id":2376675872, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":2502218672, "to":2376675872}]}, "1900926064":{"nodes":[{"name":"Cluster 15", "id":2279055248, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_preheader_kernel_outs_c0_enter87293_kernel_out36", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":2490990416, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_preheader_kernel_outs_c0_enter87293_kernel_out36", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":2711319360, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":2490990416, "to":2711319360}]}, "1901242816":{"nodes":[], "links":[]}, "1901242896":{"nodes":[{"name":"Cluster 17", "id":2592591104, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_cond6_preheader_kernel_outs_c1_enter_kernel_out162", "Cluster Type":"Stall-Free", "Cluster Latency":"132"}], "type":"bb", "children":[{"name":"Logic", "id":2750465664, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_cond6_preheader_kernel_outs_c1_enter_kernel_out162", "Cluster Type":"Stall-Free", "Cluster Latency":"132"}], "type":"inst"}, {"name":"Exit", "id":2194562272, "details":[{"type":"table", "Exit FIFO Depth":"256", "Exit FIFO Width":"768", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 16", "id":2278869440, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond6_preheader_kernel_outs_c0_enter87324_kernel_out93", "Cluster Type":"Stall-Free", "Cluster Latency":"2"}], "type":"bb", "children":[{"name":"Logic", "id":2538803104, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond6_preheader_kernel_outs_c0_enter87324_kernel_out93", "Cluster Type":"Stall-Free", "Cluster Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":2342071296, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"WR", "id":2280660656, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"256 bits", "Depth":"256", "Channel Name":"_Out_channel", "Start Cycle":"148", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":687}]], "type":"inst"}, {"name":"Loop Input", "id":2293917632, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_Out.B3, kernel_Out.B1"}], "type":"inst"}, {"name":"RD", "id":2351928416, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"14336 bits", "Depth":"256", "Channel Name":"_PFeeder_channel", "Start Cycle":"10", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":511}]], "type":"inst"}, {"name":"RD", "id":2662929776, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"8192 bits", "Depth":"256", "Channel Name":"_WFeeder_channel", "Start Cycle":"10", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":508}]], "type":"inst"}], "links":[{"from":2750465664, "to":2194562272}, {"from":2538803104, "to":2342071296}, {"from":2194562272, "to":2280660656, "details":[{"type":"table", "Width":"768"}]}, {"from":2293917632, "to":2538803104, "details":[{"type":"table", "Width":"32"}]}, {"from":2293917632, "to":2538803104, "details":[{"type":"table", "Width":"1"}]}, {"from":2351928416, "to":2750465664, "details":[{"type":"table", "Width":"14336"}]}, {"from":2342071296, "to":2351928416, "details":[{"type":"table", "Width":"128"}]}, {"from":2293917632, "to":2538803104, "details":[{"type":"table", "Width":"1"}]}, {"from":2293917632, "to":2538803104, "details":[{"type":"table", "Width":"1"}]}, {"from":2293917632, "to":2538803104, "details":[{"type":"table", "Width":"32"}]}, {"from":2662929776, "to":2750465664, "details":[{"type":"table", "Width":"8192"}]}, {"from":2342071296, "to":2662929776, "details":[{"type":"table", "Width":"128"}]}, {"from":2293917632, "to":2538803104, "details":[{"type":"table", "Width":"1"}]}]}, "1901242976":{"nodes":[{"name":"Input", "id":2379306208, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_Out.B3"}], "type":"inst"}], "links":[]}, "1908469424":{"nodes":[{"name":"Cluster 20", "id":3189248800, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body4_kernel_unloaders_c0_enter194_kernel_unloader75", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":3592442608, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body4_kernel_unloaders_c0_enter194_kernel_unloader75", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":3187207168, "details":[{"type":"table", "Exit FIFO Depth":"8", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 22", "id":3180597008, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_for_body4_kernel_unloaders_c2_enter_kernel_unloader155", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":3712959600, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_for_body4_kernel_unloaders_c2_enter_kernel_unloader155", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":3187236112, "details":[{"type":"table", "Exit FIFO Depth":"8", "Exit FIFO Width":"264", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 21", "id":3180606608, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body4_kernel_unloaders_c1_enter_kernel_unloader130", "Cluster Type":"Stall-Free", "Cluster Latency":"3"}], "type":"bb", "children":[{"name":"Logic", "id":3686651904, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body4_kernel_unloaders_c1_enter_kernel_unloader130", "Cluster Type":"Stall-Free", "Cluster Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":3187213088, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"RD", "id":2283723232, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"256 bits", "Depth":"256", "Channel Name":"_Out_channel", "Start Cycle":"10", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":734}]], "type":"inst"}, {"name":"Loop Orch", "id":2348532672, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":732}]], "type":"inst"}, {"name":"ST", "id":3033581888, "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Start Cycle":"16", "Latency":"2", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":737}]], "type":"inst"}], "links":[{"from":3592442608, "to":3187207168}, {"from":3712959600, "to":3187236112}, {"from":3686651904, "to":3187213088}, {"from":2283723232, "to":3712959600, "details":[{"type":"table", "Width":"256"}]}, {"from":3187207168, "to":2283723232, "details":[{"type":"table", "Width":"56"}]}, {"from":2348532672, "to":3686651904, "details":[{"type":"table", "Width":"1"}]}, {"from":2348532672, "to":3592442608, "details":[{"type":"table", "Width":"1"}]}, {"from":2348532672, "to":3592442608, "details":[{"type":"table", "Width":"1"}]}, {"from":2348532672, "to":3592442608, "details":[{"type":"table", "Width":"1"}]}, {"from":2348532672, "to":3592442608, "details":[{"type":"table", "Width":"1"}]}, {"from":3187236112, "to":3033581888, "details":[{"type":"table", "Width":"264"}]}, {"from":3187213088, "to":3033581888, "details":[{"type":"table", "Width":"128"}]}, {"from":3187207168, "to":3033581888, "details":[{"type":"table", "Width":"56"}]}]}, "1920190560":{"nodes":[{"name":"Cluster 18", "id":4023845584, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_unloaders_c0_enter_kernel_unloader3", "Cluster Type":"Stall-Free", "Cluster Latency":"13"}], "type":"bb", "children":[{"name":"Logic", "id":3602837904, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_unloaders_c0_enter_kernel_unloader3", "Cluster Type":"Stall-Free", "Cluster Latency":"13"}], "type":"inst"}, {"name":"Exit", "id":3208290368, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":3602837904, "to":3208290368}]}, "1921762768":{"nodes":[{"name":"Cluster 19", "id":3183234640, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_kernel_unloaders_c0_enter163_kernel_unloader30", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":3721319120, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_kernel_unloaders_c0_enter163_kernel_unloader30", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":3208311392, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":3721319120, "to":3208311392}]}, "1921762848":{"nodes":[], "links":[]}, "1921762928":{"nodes":[{"name":"Input", "id":2377389152, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_unloader.B4"}], "type":"inst"}], "links":[]}}';
