#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Apr  4 12:42:43 2024
# Process ID: 80424
# Current directory: /home/jorbis/Documentos/GitHub/DAS/projects/lab5loopback/lab5loopback.runs/synth_1
# Command line: vivado -log lab5loopback.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab5loopback.tcl
# Log file: /home/jorbis/Documentos/GitHub/DAS/projects/lab5loopback/lab5loopback.runs/synth_1/lab5loopback.vds
# Journal file: /home/jorbis/Documentos/GitHub/DAS/projects/lab5loopback/lab5loopback.runs/synth_1/vivado.jou
# Running On: Jorbis-Zenbook, OS: Linux, CPU Frequency: 1732.436 MHz, CPU Physical cores: 16, Host memory: 16136 MB
#-----------------------------------------------------------
source lab5loopback.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1273.336 ; gain = 0.023 ; free physical = 4528 ; free virtual = 13996
Command: synth_design -top lab5loopback -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 80614
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1980.113 ; gain = 379.770 ; free physical = 3494 ; free virtual = 12962
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab5loopback' [/home/jorbis/Documentos/GitHub/DAS/sources/lab5loopback/lab5loopback.vhd:35]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-3491] module 'synchronizer' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:21' bound to instance 'rstSynchronizer' of component 'synchronizer' [/home/jorbis/Documentos/GitHub/DAS/sources/lab5loopback/lab5loopback.vhd:47]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:35]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:35]
	Parameter FREQ_KHZ bound to: 100000 - type: integer 
	Parameter BAUDRATE bound to: 1200 - type: integer 
INFO: [Synth 8-3491] module 'rs232receiver' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/rs232receiver.vhd:24' bound to instance 'receiver' of component 'rs232receiver' [/home/jorbis/Documentos/GitHub/DAS/sources/lab5loopback/lab5loopback.vhd:51]
INFO: [Synth 8-638] synthesizing module 'rs232receiver' [/home/jorbis/Documentos/GitHub/DAS/sources/common/rs232receiver.vhd:44]
	Parameter FREQ_KHZ bound to: 100000 - type: integer 
	Parameter BAUDRATE bound to: 1200 - type: integer 
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b1 
INFO: [Synth 8-3491] module 'synchronizer' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:21' bound to instance 'RxDSynchronizer' of component 'synchronizer' [/home/jorbis/Documentos/GitHub/DAS/sources/common/rs232receiver.vhd:51]
INFO: [Synth 8-638] synthesizing module 'synchronizer__parameterized1' [/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:35]
	Parameter STAGES bound to: 2 - type: integer 
	Parameter XPOL bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'synchronizer__parameterized1' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/common/synchronizer.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'rs232receiver' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/common/rs232receiver.vhd:44]
	Parameter FREQ_KHZ bound to: 100000 - type: integer 
	Parameter BAUDRATE bound to: 1200 - type: integer 
INFO: [Synth 8-3491] module 'rs232transmitter' declared at '/home/jorbis/Documentos/GitHub/DAS/sources/common/rs232transmitter.vhd:24' bound to instance 'transmitter' of component 'rs232transmitter' [/home/jorbis/Documentos/GitHub/DAS/sources/lab5loopback/lab5loopback.vhd:55]
INFO: [Synth 8-638] synthesizing module 'rs232transmitter' [/home/jorbis/Documentos/GitHub/DAS/sources/common/rs232transmitter.vhd:45]
	Parameter FREQ_KHZ bound to: 100000 - type: integer 
	Parameter BAUDRATE bound to: 1200 - type: integer 
WARNING: [Synth 8-614] signal 'baudCntCE' is read in the process but is not in the sensitivity list [/home/jorbis/Documentos/GitHub/DAS/sources/common/rs232transmitter.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'rs232transmitter' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/common/rs232transmitter.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'lab5loopback' (0#1) [/home/jorbis/Documentos/GitHub/DAS/sources/lab5loopback/lab5loopback.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2044.082 ; gain = 443.738 ; free physical = 3425 ; free virtual = 12893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2061.895 ; gain = 461.551 ; free physical = 3417 ; free virtual = 12885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2061.895 ; gain = 461.551 ; free physical = 3417 ; free virtual = 12885
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.895 ; gain = 0.000 ; free physical = 3417 ; free virtual = 12885
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jorbis/Documentos/GitHub/DAS/sources/lab5loopback/lab5loopback.xdc]
Finished Parsing XDC File [/home/jorbis/Documentos/GitHub/DAS/sources/lab5loopback/lab5loopback.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jorbis/Documentos/GitHub/DAS/sources/lab5loopback/lab5loopback.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab5loopback_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab5loopback_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2214.645 ; gain = 0.000 ; free physical = 3318 ; free virtual = 12786
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2214.645 ; gain = 0.000 ; free physical = 3318 ; free virtual = 12786
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3316 ; free virtual = 12785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3316 ; free virtual = 12785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3316 ; free virtual = 12785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3316 ; free virtual = 12786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3316 ; free virtual = 12789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3315 ; free virtual = 12788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3315 ; free virtual = 12788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3315 ; free virtual = 12788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3322 ; free virtual = 12795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3322 ; free virtual = 12795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3322 ; free virtual = 12795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3322 ; free virtual = 12795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3322 ; free virtual = 12795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3322 ; free virtual = 12795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |    12|
|7     |LUT5   |    10|
|8     |LUT6   |    14|
|9     |FDRE   |    50|
|10    |FDSE   |    17|
|11    |IBUF   |     3|
|12    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3322 ; free virtual = 12795
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2214.645 ; gain = 461.551 ; free physical = 3322 ; free virtual = 12795
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2214.645 ; gain = 614.301 ; free physical = 3322 ; free virtual = 12795
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2214.645 ; gain = 0.000 ; free physical = 3610 ; free virtual = 13083
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2214.645 ; gain = 0.000 ; free physical = 3605 ; free virtual = 13078
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: bdbb8e5a
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2214.645 ; gain = 941.309 ; free physical = 3605 ; free virtual = 13078
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1835.218; main = 1504.477; forked = 379.728
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3160.691; main = 2214.648; forked = 978.059
INFO: [Common 17-1381] The checkpoint '/home/jorbis/Documentos/GitHub/DAS/projects/lab5loopback/lab5loopback.runs/synth_1/lab5loopback.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab5loopback_utilization_synth.rpt -pb lab5loopback_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 12:43:09 2024...
