# Verilog-Testbenches
A collection of test benches for an eval board with a 50 MHz clock to be used in ModelSim.

Currently only contains a timer test bench, but is a good example document to build test benches for other projects.
