$date
	Sun Oct 13 05:20:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module toggle_bit_wrapper $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 2 # counter [1:0] $end
$var reg 1 $ toggle $end
$upscope $end
$upscope $end
$scope module toggle_bit_wrapper $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 $ toggle $end
$scope module dut $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
b0 #
0"
1!
$end
#5000
0!
#10000
b1 #
1!
#15000
0!
#20000
b10 #
1!
#25000
0!
#30000
1$
b0 #
1!
#35000
0!
#40000
b1 #
1!
#45000
0!
#50000
b10 #
1!
#55000
0!
#60000
0$
b0 #
1!
#65000
0!
#70000
b1 #
1!
#75000
0!
#80000
b10 #
1!
#85000
0!
#90000
1$
b0 #
1!
#95000
0!
#100000
b1 #
1!
#105000
0!
#110000
b10 #
1!
#115000
0!
#120000
0$
b0 #
1!
#125000
0!
#130000
b1 #
1!
#130001
