// By zhuyix
// 2021.01.10

#include "w25qxx_xspi.h"

extern "C" {

//#define NOTICK
#define XSPI_Infer (&hxspi1)

W25Qxx_Interface_t XSPI_NOR_Mode = W25Qxx_SPI_MODE;

static int32_t W25Qxx_ResetEnable(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode)
{
    XSPI_RegularCmdTypeDef s_command = {0};

    s_command.OperationType = HAL_XSPI_OPTYPE_COMMON_CFG;

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
    s_command.Instruction        = W25X_EnableReset;

    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;

    s_command.DataMode           = HAL_XSPI_DATA_NONE;

    s_command.DummyCycles        = 0U;
    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    return W25Qxx_OK;
}

static int32_t W25Qxx_ResetDevice(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode)
{
    XSPI_RegularCmdTypeDef s_command = {0};

    s_command.OperationType = HAL_XSPI_OPTYPE_COMMON_CFG;

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
    s_command.Instruction        = W25X_ResetDevice;

    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;

    s_command.DataMode           = HAL_XSPI_DATA_NONE;

    s_command.DummyCycles        = 0U;
    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    return W25Qxx_OK;
}

static int32_t W25Qxx_ReadJEDECID(XSPI_HandleTypeDef *Ctx, W25Qxx_Interface_t Mode, uint8_t *ID)
{
    XSPI_RegularCmdTypeDef s_command = {0};

    /* Initialize the read ID command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
    s_command.Instruction        = W25X_JedecDeviceID;

    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;

    s_command.DataMode           = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_4_LINES;
    s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
    s_command.DataLength             = 3U;

    s_command.DummyCycles        = 0U;
    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    /* Reception of the data */
    if (HAL_XSPI_Receive(Ctx, ID, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    return W25Qxx_OK;
}

static int32_t W25Qxx_ReadSR(XSPI_HandleTypeDef *Ctx,
                                W25Qxx_Interface_t Mode,
                                uint8_t Registerx, uint8_t *data)
{
    XSPI_RegularCmdTypeDef s_command = {0};

    /* Initialize the read ID command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
    s_command.Instruction        = Registerx;

    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
    s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
    s_command.AddressWidth        = HAL_XSPI_ADDRESS_24_BITS;
    s_command.Address            = 0x0;

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;

    s_command.DataMode           = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_4_LINES;
    s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
    s_command.DataLength             = 1U;

    s_command.DummyCycles        = 0U;

    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    /* Reception of the data */
    if (HAL_XSPI_Receive(Ctx, data, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    return W25Qxx_OK;
}

static int32_t W25Qxx_WriteSR(XSPI_HandleTypeDef *Ctx,
                                W25Qxx_Interface_t Mode,
                                uint8_t Registerx, uint8_t data)
{
    XSPI_RegularCmdTypeDef s_command = {0};

    /* Initialize the read ID command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
    s_command.Instruction        = Registerx;

    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
    s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
    s_command.AddressWidth        = HAL_XSPI_ADDRESS_24_BITS;
    s_command.Address            = 0x0;

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;

    s_command.DataMode           = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_4_LINES;
    s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
    s_command.DataLength             = 1U;

    s_command.DummyCycles        = 0U;
    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    /* Transmit of the data */
    if (HAL_XSPI_Transmit(Ctx, &data, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    return W25Qxx_OK;
}

static int32_t W25Qxx_WriteCMD(XSPI_HandleTypeDef *Ctx, W25Qxx_Interface_t Mode,uint8_t CMD)
{
    XSPI_RegularCmdTypeDef s_command = {0};

    s_command.OperationType = HAL_XSPI_OPTYPE_COMMON_CFG;

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
    s_command.Instruction        = CMD;

    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;

    s_command.DataMode           = HAL_XSPI_DATA_NONE;

    s_command.DummyCycles        = 0U;
    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    return W25Qxx_OK;
}

// --> wait for W25Qxx's `WIP` bit to be cleared.
static void W25QXX_Wait_Busy(XSPI_HandleTypeDef *Ctx, W25Qxx_Interface_t Mode)
{
    uint8_t data;
    while(1)
    {
        W25Qxx_ReadSR(Ctx,Mode,W25X_ReadStatusReg1,&data);
        if((data & W25X_SR_WIP) != 0x01)
            break;
    }
}

static int32_t W25Qxx_AutoPolling(XSPI_HandleTypeDef *Ctx, W25Qxx_Interface_t Mode,uint8_t Registerx, uint32_t Match, uint32_t Mask, uint32_t IntervalTime)
{
    XSPI_RegularCmdTypeDef s_command = {0};
    XSPI_AutoPollingTypeDef s_config = {0};

    s_command.OperationType = HAL_XSPI_OPTYPE_COMMON_CFG;

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
    s_command.Instruction        = Registerx;

    s_command.Address            = 0x00;
    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;
    s_command.AddressWidth        = HAL_XSPI_ADDRESS_24_BITS;
    s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;

    s_command.DataMode           = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_4_LINES;
    s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
    s_command.DataLength             = 1U;

    s_command.DummyCycles        = 0U;
    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    s_config.MatchValue           = Match;
    s_config.MatchMask            = Mask;
    s_config.MatchMode       = HAL_XSPI_MATCH_MODE_AND;
    s_config.IntervalTime        = IntervalTime;
    s_config.AutomaticStop   = HAL_XSPI_AUTOMATIC_STOP_ENABLE;

    if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    return W25Qxx_OK;
}

static int32_t W25Qxx_WriteEnable(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode)
{
    int32_t ret = W25Qxx_OK;
    if (W25Qxx_WriteCMD(Ctx,Mode,W25X_WriteEnable) != W25Qxx_OK)
    {
        ret = W25Qxx_ERROR;
    }
    #ifdef NOTICK
    else
    {
        uint8_t data;
        while(1)
        {
            W25Qxx_ReadSR(Ctx,Mode,W25X_ReadStatusReg1,&data);
            if((data & W25X_SR_WREN) == W25X_SR_WREN)
                break;
        }
    }
    #else
    else if(W25Qxx_AutoPolling(Ctx,Mode,W25X_ReadStatusReg1,W25X_SR_WREN, W25X_SR_WREN,10) != W25Qxx_OK)
    {
        ret = W25Qxx_ERROR;
    }
    #endif
    return ret;
}

static int32_t W25Qxx_QuadEnable(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode)
{

    uint8_t stareg2;
    int32_t ret = W25Qxx_OK;

    if(Mode == W25Qxx_QPI_MODE)
    {
        return W25Qxx_ERROR;
    }
	else if(W25Qxx_ReadSR(Ctx,Mode,W25X_ReadStatusReg2,&stareg2) != W25Qxx_OK)
    {
        ret = W25Qxx_ERROR;
    }
    else
    {
        if((stareg2 & 0X02) == 0)
        {
            if(W25Qxx_WriteEnable(Ctx,Mode) != W25Qxx_OK)
            {
                ret = W25Qxx_ERROR;
            }
            else
            {
                stareg2 |= 1<<1;
                if(W25Qxx_WriteSR(Ctx,Mode,W25X_WriteStatusReg2,stareg2) != W25Qxx_OK)
                {
                    ret = W25Qxx_ERROR;
                }
            }
        }
    }

    return ret;
}

static int32_t W25Qxx_ReadSTR(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode,uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
    XSPI_RegularCmdTypeDef s_command = {0};

    /* Initialize the read ID command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
    s_command.Instruction        = (Mode == W25Qxx_SPI_MODE) ? W25X_QUAD_INOUT_FAST_READ_CMD : W25X_FastReadData;

    s_command.AddressMode        = HAL_XSPI_ADDRESS_4_LINES;
    s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
    s_command.AddressWidth        = HAL_XSPI_ADDRESS_24_BITS;
    s_command.Address            = ReadAddr;

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_4_LINES;
    s_command.AlternateBytesDTRMode = HAL_XSPI_ALT_BYTES_DTR_DISABLE;
    s_command.AlternateBytesWidth = HAL_XSPI_ALT_BYTES_8_BITS;
    s_command.AlternateBytes     = 0xFF;

    s_command.DummyCycles        = (Mode == W25Qxx_SPI_MODE) ? W25X_DUMMY_CYCLES_QUAD_INOUT_FAST_READ : W25X_DUMMY_CYCLES_FAST_READ_QPI_MDOE;

    s_command.DataMode           = HAL_XSPI_DATA_4_LINES;
    s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
    s_command.DataLength             = Size;

    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    /* Reception of the data */
    if (HAL_XSPI_Receive(Ctx, pData, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    return W25Qxx_OK;
}

static int32_t W25Qxx_SectorErase(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode, uint32_t SectorAddress)
{
    int32_t ret = W25Qxx_OK;
    XSPI_RegularCmdTypeDef s_command = {0};

    W25Qxx_WriteEnable(Ctx,Mode);

    /* Initialize the read ID command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
    s_command.Instruction        = W25X_SectorErase;

    s_command.AddressMode        = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_4_LINES;
    s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
    s_command.AddressWidth        = HAL_XSPI_ADDRESS_24_BITS;
    s_command.Address            = SectorAddress;

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;

    s_command.DummyCycles        = 0;

    s_command.DataMode           = HAL_XSPI_DATA_NONE;

    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        ret =  W25Qxx_ERROR;
    }
    #ifdef NOTICK
    else
    {
        W25QXX_Wait_Busy(Ctx,Mode);
    }
    #else
    else if(W25Qxx_AutoPolling(Ctx,Mode,W25X_ReadStatusReg1,0,W25X_SR_WIP,10) != W25Qxx_OK)
    {
        ret = W25Qxx_ERROR;
    }
    #endif
    return ret;
}

static int32_t W25Qxx_BlockErase(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode, uint32_t BlockAddress)
{
    int32_t ret = W25Qxx_OK;
    XSPI_RegularCmdTypeDef s_command = {0};

    W25Qxx_WriteEnable(Ctx,Mode);

    /* Initialize the command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
    s_command.Instruction        = W25X_BlockErase;

    s_command.AddressMode        = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_4_LINES;
    s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
    s_command.AddressWidth        = HAL_XSPI_ADDRESS_24_BITS;
    s_command.Address            = BlockAddress;

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;

    s_command.DummyCycles        = 0;

    s_command.DataMode           = HAL_XSPI_DATA_NONE;

    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        ret =  W25Qxx_ERROR;
    }
    #ifdef NOTICK
    else
    {
        W25QXX_Wait_Busy(Ctx,Mode);
    }
    #else
    else if(W25Qxx_AutoPolling(Ctx,Mode,W25X_ReadStatusReg1,0,W25X_SR_WIP,10) != W25Qxx_OK)
    {
        ret = W25Qxx_ERROR;
    }
    #endif
    return ret;
}

static int32_t W25Qxx_ChipErase(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode)
{
    int32_t ret = W25Qxx_OK;
    XSPI_RegularCmdTypeDef s_command = {0};

    W25Qxx_WriteEnable(Ctx,Mode);

    /* Initialize the command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
    s_command.Instruction        = W25X_ChipErase;

    s_command.AddressMode        = HAL_XSPI_ADDRESS_NONE;

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;

    s_command.DummyCycles        = 0;

    s_command.DataMode           = HAL_XSPI_DATA_NONE;

    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        ret =  W25Qxx_ERROR;
    }
    #ifdef NOTICK
    else
    {
        W25QXX_Wait_Busy(Ctx,Mode);
    }
    #else
    else if(W25Qxx_AutoPolling(Ctx,Mode,W25X_ReadStatusReg1,0,W25X_SR_WIP,10) != W25Qxx_OK)
    {
        ret = W25Qxx_ERROR;
    }
    #endif
    return ret;
}

static int32_t W25Qxx_PageProgram(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode, uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
    XSPI_RegularCmdTypeDef s_command = {0};

    W25Qxx_WriteEnable(Ctx,Mode);

    /* Initialize command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
    s_command.Instruction        = (Mode == W25Qxx_SPI_MODE) ? W25X_QUAD_INPUT_PAGE_PROG_CMD : W25X_PageProgram;

    s_command.AddressMode        = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_4_LINES;
    s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
    s_command.AddressWidth        = HAL_XSPI_ADDRESS_24_BITS;
    s_command.Address            = WriteAddr;

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;

    s_command.DummyCycles        = 0;

    s_command.DataMode           = HAL_XSPI_DATA_4_LINES;
    s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
    s_command.DataLength             = Size;

    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    /* Reception of the data */
    if (HAL_XSPI_Transmit(Ctx, pData, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }
    #ifdef NOTICK
    W25QXX_Wait_Busy(Ctx,Mode);
    #else
    if(W25Qxx_AutoPolling(Ctx,Mode,W25X_ReadStatusReg1,0,W25X_SR_WIP,10) != W25Qxx_OK)
    {
        return W25Qxx_ERROR;
    }
    #endif
    return W25Qxx_OK;
}

static int32_t W25Qxx_EnableSTRMemoryMappedMode(XSPI_HandleTypeDef *Ctx,W25Qxx_Interface_t Mode)
{
    XSPI_RegularCmdTypeDef s_command = {0};
    XSPI_MemoryMappedTypeDef s_mem_mapped_cfg = {0};

    /* Initialize the read command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_READ_CFG;

    s_command.InstructionMode    = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_INSTRUCTION_1_LINE : HAL_XSPI_INSTRUCTION_4_LINES;
    s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
    s_command.Instruction        = (Mode == W25Qxx_SPI_MODE) ? W25X_QUAD_INOUT_FAST_READ_CMD : W25X_FastReadData;

    s_command.AddressMode        = HAL_XSPI_ADDRESS_4_LINES;
    s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
    s_command.AddressWidth        = HAL_XSPI_ADDRESS_24_BITS;

    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_4_LINES;
    s_command.AlternateBytesDTRMode = HAL_XSPI_ALT_BYTES_DTR_DISABLE;
    s_command.AlternateBytesWidth = HAL_XSPI_ALT_BYTES_8_BITS;
    s_command.AlternateBytes     = 0xFF;

    s_command.DummyCycles        = (Mode == W25Qxx_SPI_MODE) ? W25X_DUMMY_CYCLES_QUAD_INOUT_FAST_READ : W25X_DUMMY_CYCLES_FAST_READ_QPI_MDOE;

    s_command.DataMode           = HAL_XSPI_DATA_4_LINES;
    s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;

    s_command.DQSMode            = HAL_XSPI_DQS_DISABLE;

    /* Send the command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    /* Initialize the program command */
    s_command.OperationType      = HAL_XSPI_OPTYPE_WRITE_CFG;
    s_command.Instruction        = (Mode == W25Qxx_SPI_MODE) ? W25X_QUAD_INPUT_PAGE_PROG_CMD : W25X_PageProgram;
    s_command.AddressMode        = (Mode == W25Qxx_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_4_LINES;
    s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
    s_command.DummyCycles        = 0;

      /* Send the write command */
    if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }
      /* Configure the memory mapped mode */
    s_mem_mapped_cfg.TimeOutActivation = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;

    if (HAL_XSPI_MemoryMapped(Ctx, &s_mem_mapped_cfg) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }

    return W25Qxx_OK;
}

/**
  * @brief  This function reset the XSPI memory.
  * @param  Instance  XSPI instance
  * @retval BSP status
  */
int32_t XSPI_NOR_ResetMemory (void)
{
    W25Qxx_ResetEnable(XSPI_Infer,W25Qxx_QPI_MODE);

    W25Qxx_ResetDevice(XSPI_Infer,W25Qxx_QPI_MODE);

    W25Qxx_ResetEnable(XSPI_Infer,W25Qxx_SPI_MODE);

    W25Qxx_ResetDevice(XSPI_Infer,W25Qxx_SPI_MODE);

    return W25Qxx_OK;
}

int32_t XSPI_NOR_ReadID(uint32_t *ID)
{
    uint8_t id[3];
    if(W25Qxx_ReadJEDECID(XSPI_Infer,XSPI_NOR_Mode,id) != W25Qxx_OK)
    {
        return W25Qxx_ERROR;
    }
    else
    {
        *ID = (id[0] << 16) + (id[1] << 8) + id[2];
        return W25Qxx_OK;
    }
}

int32_t XSPI_NOR_ReadAllRegister(uint8_t *data)
{
    int32_t ret = W25Qxx_OK;
    if(W25Qxx_ReadSR(XSPI_Infer,XSPI_NOR_Mode,W25X_ReadStatusReg1,&data[0]) != W25Qxx_OK)
    {
        ret = W25Qxx_ERROR;
    }
    else if(W25Qxx_ReadSR(XSPI_Infer,XSPI_NOR_Mode,W25X_ReadStatusReg2,&data[1]) != W25Qxx_OK)
    {
        ret = W25Qxx_ERROR;
    }
    else if(W25Qxx_ReadSR(XSPI_Infer,XSPI_NOR_Mode,W25X_ReadStatusReg3,&data[2]) != W25Qxx_OK)
    {
        ret = W25Qxx_ERROR;
    }
    return ret;
}

int32_t XSPI_NOR_WriteEnable(void)
{
    return W25Qxx_WriteEnable(XSPI_Infer,XSPI_NOR_Mode);
}

int32_t XSPI_NOR_QuadEnable(void)
{
    return W25Qxx_QuadEnable(XSPI_Infer,XSPI_NOR_Mode);
}

int32_t XSPI_EnterQPIMode(void)
{

    return W25Qxx_OK;
}

int32_t XSPI_NOR_ReadSTR(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
    return W25Qxx_ReadSTR(XSPI_Infer,XSPI_NOR_Mode,pData,ReadAddr,Size);
}

int32_t XSPI_NOR_SectorErase(uint32_t SectorAddress)
{
    return W25Qxx_SectorErase(XSPI_Infer,XSPI_NOR_Mode,SectorAddress);
}

int32_t XSPI_NOR_BlockErase(uint32_t BlockAddress)
{
    return W25Qxx_BlockErase(XSPI_Infer, XSPI_NOR_Mode, BlockAddress);
}

int32_t XSPI_NOR_ChipErase(void)
{
    return W25Qxx_ChipErase(XSPI_Infer, XSPI_NOR_Mode);
}

int32_t XSPI_NOR_PageProgram(uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
    return W25Qxx_PageProgram(XSPI_Infer, XSPI_NOR_Mode, pData, WriteAddr, Size);
}

/**
 * Write without checking.
 * Ensure that all data within the write address range is 0xff,
 * otherwise, writing data outside the 0xff range will fail.
 * 
 * Automatic paging function.
 * Write data of the specified length, starting from the specified address.
 * Ensure the address is within the specified range.
 * 
 * @param WriteAddr up to 32 bits.
 * @param NumByteToWrite up to 65535, 64K.
 */
int32_t XSPI_NOR_WriteNoCheck(uint8_t *pBuffer,uint32_t WriteAddr,uint32_t NumByteToWrite)
{
	uint16_t pageremain;
	pageremain = 256 - WriteAddr % 256; // --> left bytes in a page.
	if (NumByteToWrite <= pageremain)
	{
		pageremain = NumByteToWrite; // --> maximum 256 bytes.
	}
	while(1)
	{
        if(XSPI_NOR_PageProgram(pBuffer, WriteAddr, pageremain) != W25Qxx_OK)
        {
            return W25Qxx_ERROR;
        }
        if (NumByteToWrite == pageremain)
		{
			break; // --> done.
		}
	 	else // if (NumByteToWrite > pageremain)
		{
			pBuffer += pageremain;
			WriteAddr += pageremain;

			NumByteToWrite -= pageremain; // --> subtract length of written bytes.
			if (NumByteToWrite > 256)
				pageremain = 256; // --> 256 bytes max at once.
			else
				pageremain = NumByteToWrite; // --> if less than 256 bytes.
		}
	}
    return W25Qxx_OK;
}

int32_t XSPI_NOR_EnableSTRMemoryMappedMode(void)
{
    return W25Qxx_EnableSTRMemoryMappedMode(XSPI_Infer,XSPI_NOR_Mode);
}

int32_t XSPI_NOR_DisableSTRMemoryMappedMode(void)
{
    if(HAL_XSPI_Abort(XSPI_Infer) != HAL_OK)
    {
        return W25Qxx_ERROR;
    }
    else
    {
        return W25Qxx_OK;
    }
}


uint32_t XSPI_NOR_ID;
uint8_t XSPI_NOR_Register[3];

int32_t XSPI_NOR_Init(void)
{
    int32_t ret = W25Qxx_OK;

    #ifdef NOTICK
    for(uint32_t count = 0;count<2000;count++) // --> Waiting for the flash to stabilize
        __nop();
    #else
    HAL_Delay(5);
    #endif

    if(XSPI_NOR_ResetMemory() != W25Qxx_OK)
    {
        ret = W25Qxx_ERROR;
    }
    else
    {
        #ifdef NOTICK
        for(uint32_t count = 0;count<2000;count++) // --> Waiting for the flash to stabilize
            __nop();
        #else
        HAL_Delay(5);
        #endif

        if(XSPI_NOR_ReadID(&XSPI_NOR_ID) != W25Qxx_OK)
        {
            ret = W25Qxx_ERROR;
        }
        else if(XSPI_NOR_ReadAllRegister(XSPI_NOR_Register) != W25Qxx_OK)
        {
            ret = W25Qxx_ERROR;
        }
        else if(XSPI_NOR_QuadEnable() != W25Qxx_OK)
        {
            ret = W25Qxx_ERROR;
        }
        //XSPI_NOR_EnableSTRMemoryMappedMode();
    }

    return ret;
}

#if 1
uint8_t XSPI_NOR_ReadData[4096];
uint8_t XSPI_NOR_WriteData[4096];
uint32_t errorcount=0;
int32_t tt;
void XSPI_NOR_Test(void)
{
//    tt += XSPI_NOR_ResetMemory();
//
//    HAL_Delay(5);
//
//    tt += XSPI_NOR_ReadID(&XSPI_NOR_ID);
//
//    tt += XSPI_NOR_WriteEnable();
//
//    tt += XSPI_NOR_QuadEnable();

    tt += XSPI_NOR_Init();

    tt += XSPI_NOR_SectorErase(0);

    tt += XSPI_NOR_ReadAllRegister(XSPI_NOR_Register);
    tt += XSPI_NOR_ReadSTR(XSPI_NOR_ReadData,0,sizeof(XSPI_NOR_ReadData));
    //HAL_Delay(2000);

    for(uint32_t i=0;i<sizeof(XSPI_NOR_WriteData);i++)
        XSPI_NOR_WriteData[i] = i;

    tt += XSPI_NOR_WriteNoCheck(XSPI_NOR_WriteData,0,sizeof(XSPI_NOR_WriteData));
    tt += XSPI_NOR_ReadAllRegister(XSPI_NOR_Register);
//     //HAL_Delay(2000);
//
    tt += XSPI_NOR_ReadSTR(XSPI_NOR_ReadData,0,sizeof(XSPI_NOR_ReadData));
    for(uint32_t i=0;i<sizeof(XSPI_NOR_WriteData);i++)
    {
        if(XSPI_NOR_WriteData[i] != XSPI_NOR_ReadData[i])
            errorcount++;
    }
    tt += XSPI_NOR_EnableSTRMemoryMappedMode();
}

#endif

}
