(edif test (edifVersion 2 0 0) (edifLevel 0) (keywordMap (keywordLevel 0))
(status (written (timeStamp 2005 5 5 5 13 57)
   (author "Xilinx, Inc.")
   (program "Xilinx CORE Generator" (version "Xilinx CORE Generator 7.1.02i; Cores Update # 1"))))
   (comment "                                                                                
      This file is owned and controlled by Xilinx and must be used              
      solely for design, simulation, implementation and creation of             
      design files limited to Xilinx devices or technologies. Use               
      with non-Xilinx devices or technologies is expressly prohibited           
      and immediately terminates your license.                                  
                                                                                
      XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION 'AS IS'             
      SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR                   
      XILINX DEVICES.  BY PROVIDING THIS DESIGN, CODE, OR INFORMATION           
      AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION               
      OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS                 
      IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,                   
      AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE          
      FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY DISCLAIMS ANY                  
      WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE                   
      IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR            
      REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF           
      INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS           
      FOR A PARTICULAR PURPOSE.                                                 
                                                                                
      Xilinx products are not intended for use in life support                  
      appliances, devices, or systems. Use in such applications are             
      expressly prohibited.                                                     
                                                                                
      (c) Copyright 1995-2005 Xilinx, Inc.                                      
      All rights reserved.                                                      
                                                                                
   ")
   (comment "Core parameters: ")
       (comment "c_use_blockmem = 0 ")
       (comment "c_rd_count_width = 2 ")
       (comment "c_has_wr_ack = 0 ")
       (comment "c_has_almost_full = 0 ")
       (comment "c_has_wr_err = 0 ")
       (comment "c_wr_err_low = 0 ")
       (comment "c_wr_ack_low = 0 ")
       (comment "c_data_width = 16 ")
       (comment "c_enable_rlocs = 0 ")
       (comment "c_rd_err_low = 0 ")
       (comment "c_wr_count_width = 2 ")
       (comment "c_rd_ack_low = 0 ")
       (comment "InstanceName = ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0 ")
       (comment "c_has_rd_count = 0 ")
       (comment "c_has_almost_empty = 0 ")
       (comment "c_has_rd_ack = 0 ")
       (comment "c_has_wr_count = 0 ")
       (comment "c_fifo_depth = 15 ")
       (comment "c_has_rd_err = 0 ")
   (external xilinxun (edifLevel 0)
      (technology (numberDefinition))
       (cell VCC (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port P (direction OUTPUT))
               )
           )
       )
       (cell GND (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port G (direction OUTPUT))
               )
           )
       )
       (cell FDCE (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port D (direction INPUT))
                   (port C (direction INPUT))
                   (port CE (direction INPUT))
                   (port CLR (direction INPUT))
                   (port Q (direction OUTPUT))
               )
           )
       )
       (cell FDE (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port D (direction INPUT))
                   (port C (direction INPUT))
                   (port CE (direction INPUT))
                   (port Q (direction OUTPUT))
               )
           )
       )
       (cell FDPE (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port D (direction INPUT))
                   (port C (direction INPUT))
                   (port CE (direction INPUT))
                   (port PRE (direction INPUT))
                   (port Q (direction OUTPUT))
               )
           )
       )
       (cell LUT4 (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port I0 (direction INPUT))
                   (port I1 (direction INPUT))
                   (port I2 (direction INPUT))
                   (port I3 (direction INPUT))
                   (port O (direction OUTPUT))
               )
           )
       )
       (cell MUXCY (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port DI (direction INPUT))
                   (port CI (direction INPUT))
                   (port S (direction INPUT))
                   (port O (direction OUTPUT))
               )
           )
       )
       (cell MUXCY_D (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port DI (direction INPUT))
                   (port CI (direction INPUT))
                   (port S (direction INPUT))
                   (port O (direction OUTPUT))
                   (port LO (direction OUTPUT))
               )
           )
       )
       (cell MUXCY_L (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port DI (direction INPUT))
                   (port CI (direction INPUT))
                   (port S (direction INPUT))
                   (port LO (direction OUTPUT))
               )
           )
       )
       (cell RAM16X1D (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port D (direction INPUT))
                   (port WE (direction INPUT))
                   (port WCLK (direction INPUT))
                   (port A0 (direction INPUT))
                   (port A1 (direction INPUT))
                   (port A2 (direction INPUT))
                   (port A3 (direction INPUT))
                   (port DPRA0 (direction INPUT))
                   (port DPRA1 (direction INPUT))
                   (port DPRA2 (direction INPUT))
                   (port DPRA3 (direction INPUT))
                   (port SPO (direction OUTPUT))
                   (port DPO (direction OUTPUT))
               )
           )
       )
       (cell XORCY (cellType GENERIC)
           (view view_1 (viewType NETLIST)
               (interface
                   (port LI (direction INPUT))
                   (port CI (direction INPUT))
                   (port O (direction OUTPUT))
               )
           )
       )
   )
(library test_lib (edifLevel 0) (technology (numberDefinition (scale 1 (E 1 -12) (unit Time))))
(cell ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0
 (cellType GENERIC) (view view_1 (viewType NETLIST)
  (interface
   (port ( rename din_15_ "din<15>") (direction INPUT))
   (port ( rename din_14_ "din<14>") (direction INPUT))
   (port ( rename din_13_ "din<13>") (direction INPUT))
   (port ( rename din_12_ "din<12>") (direction INPUT))
   (port ( rename din_11_ "din<11>") (direction INPUT))
   (port ( rename din_10_ "din<10>") (direction INPUT))
   (port ( rename din_9_ "din<9>") (direction INPUT))
   (port ( rename din_8_ "din<8>") (direction INPUT))
   (port ( rename din_7_ "din<7>") (direction INPUT))
   (port ( rename din_6_ "din<6>") (direction INPUT))
   (port ( rename din_5_ "din<5>") (direction INPUT))
   (port ( rename din_4_ "din<4>") (direction INPUT))
   (port ( rename din_3_ "din<3>") (direction INPUT))
   (port ( rename din_2_ "din<2>") (direction INPUT))
   (port ( rename din_1_ "din<1>") (direction INPUT))
   (port ( rename din_0_ "din<0>") (direction INPUT))
   (port ( rename wr_en "wr_en") (direction INPUT))
   (port ( rename wr_clk "wr_clk") (direction INPUT))
   (port ( rename rd_en "rd_en") (direction INPUT))
   (port ( rename rd_clk "rd_clk") (direction INPUT))
   (port ( rename ainit "ainit") (direction INPUT))
   (port ( rename dout_15_ "dout<15>") (direction OUTPUT))
   (port ( rename dout_14_ "dout<14>") (direction OUTPUT))
   (port ( rename dout_13_ "dout<13>") (direction OUTPUT))
   (port ( rename dout_12_ "dout<12>") (direction OUTPUT))
   (port ( rename dout_11_ "dout<11>") (direction OUTPUT))
   (port ( rename dout_10_ "dout<10>") (direction OUTPUT))
   (port ( rename dout_9_ "dout<9>") (direction OUTPUT))
   (port ( rename dout_8_ "dout<8>") (direction OUTPUT))
   (port ( rename dout_7_ "dout<7>") (direction OUTPUT))
   (port ( rename dout_6_ "dout<6>") (direction OUTPUT))
   (port ( rename dout_5_ "dout<5>") (direction OUTPUT))
   (port ( rename dout_4_ "dout<4>") (direction OUTPUT))
   (port ( rename dout_3_ "dout<3>") (direction OUTPUT))
   (port ( rename dout_2_ "dout<2>") (direction OUTPUT))
   (port ( rename dout_1_ "dout<1>") (direction OUTPUT))
   (port ( rename dout_0_ "dout<0>") (direction OUTPUT))
   (port ( rename full "full") (direction OUTPUT))
   (port ( rename empty "empty") (direction OUTPUT))
   (port ( rename almost_full "almost_full") (direction OUTPUT))
   (port ( rename almost_empty "almost_empty") (direction OUTPUT))
   (port ( rename wr_count_1_ "wr_count<1>") (direction OUTPUT))
   (port ( rename wr_count_0_ "wr_count<0>") (direction OUTPUT))
   (port ( rename rd_count_1_ "rd_count<1>") (direction OUTPUT))
   (port ( rename rd_count_0_ "rd_count<0>") (direction OUTPUT))
   (port ( rename rd_ack "rd_ack") (direction OUTPUT))
   (port ( rename rd_err "rd_err") (direction OUTPUT))
   (port ( rename wr_ack "wr_ack") (direction OUTPUT))
   (port ( rename wr_err "wr_err") (direction OUTPUT))
   )
  (contents
   (instance VCC (viewRef view_1 (cellRef VCC  (libraryRef xilinxun))))
   (instance GND (viewRef view_1 (cellRef GND  (libraryRef xilinxun))))
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM0BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM0BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM0REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM0REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM0REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM0REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM1BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM1BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM1REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM1REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM1REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM1REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM2BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM2BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM2REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM2REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM2REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM2REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM3BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM3BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM3REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM3REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM3REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM3REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM4BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM4BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM4REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM4REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM4REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM4REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM5BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM5BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM5REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM5REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM5REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM5REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM6BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM6BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM6REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM6REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM6REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM6REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM7BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM7BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM7REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM7REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM7REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM7REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM8BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM8BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM8REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM8REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM8REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM8REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM9BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM9BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM9REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM9REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM9REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM9REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM10BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM10BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM10REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM10REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM10REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM10REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM11BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM11BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM11REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM11REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM11REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM11REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM12BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM12BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM12REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM12REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM12REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM12REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM13BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM13BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM13REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM13REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM13REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM13REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM14BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM14BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM14REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM14REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM14REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM14REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM15BIT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/RAM15BIT")
      (viewRef view_1 (cellRef RAM16X1D (libraryRef xilinxun)))
      (property INIT (string "0000"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM15REG_SP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM15REG_SP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM15REG_DP_REG "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/mem/distmem/dist_mem/DPRAM/DPRAM0/DPRAM15REG_DP/REG")
      (viewRef view_1 (cellRef FDE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_rd_ctlr_blk_rd_en_and_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/rd_ctlr_blk/rd_en_and/and_a_notb/AND2_0/AND0/C_LUT_REG_V4_0/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "2222"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_rd_ctlr_blk_rd_en_to_ram_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/rd_ctlr_blk/rd_en_to_ram/and_a_notb/AND2_0/AND0/C_LUT_REG_V4_0/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "2222"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD0_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/ADD0/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "5555"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_0 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/MUXCY_0")
      (viewRef view_1 (cellRef MUXCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_0 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/XORCY_0")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_0_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/FF_0/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD1_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/ADD1/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "aaaa"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_1 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/MUXCY_1")
      (viewRef view_1 (cellRef MUXCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_1 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/XORCY_1")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_1_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/FF_1/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD2_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/ADD2/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "aaaa"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_2 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/MUXCY_2")
      (viewRef view_1 (cellRef MUXCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_2 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/XORCY_2")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_2_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/FF_2/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD3_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/ADD3/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "aaaa"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_3 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/XORCY_3")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_3_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/FF_3/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_last_gray_reg/xor_reg/XOR0/XOR2_0/XOR0/BASE_REG_EQN/EQN_LUT/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "6666"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_last_gray_reg/xor_reg/XOR0/XOR2_0/XOR0/BASE_REG_EQN/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_last_gray_reg/xor_reg/XOR1/XOR2_0/XOR0/BASE_REG_EQN/EQN_LUT/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "6666"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_last_gray_reg/xor_reg/XOR1/XOR2_0/XOR0/BASE_REG_EQN/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_last_gray_reg/xor_reg/XOR2/XOR2_0/XOR0/BASE_REG_EQN/EQN_LUT/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "6666"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_last_gray_reg/xor_reg/XOR2/XOR2_0/XOR0/BASE_REG_EQN/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_last_gray_reg/xor_reg/XOR3/XOR2_0/XOR0/BASE_REG_EQN/EQN_LUT/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "6666"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/rd_addr_blk/rd_last_gray_reg/xor_reg/XOR3/XOR2_0/XOR0/BASE_REG_EQN/FF")
      (viewRef view_1 (cellRef FDPE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_orgate_flag_orgate "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/0/spacer_gen/gen_orgate/flag_orgate")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "fffe"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_spacer_cymux "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/0/spacer_gen/spacer_cymux")
      (viewRef view_1 (cellRef MUXCY_L (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_first_reg_bit "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/0/spacer_gen/gen_first/reg_bit")
      (viewRef view_1 (cellRef FDPE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_spacer_spacer_lut "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/1/spacer_gen/gen_spacer/spacer_lut")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "ffff"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_spacer_cymux "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/1/spacer_gen/spacer_cymux")
      (viewRef view_1 (cellRef MUXCY_L (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_second_reg_bit "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/1/spacer_gen/gen_second/reg_bit")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_lut4 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/2/carry_gen/flag_comp_lut4")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "99a5"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_muxcy "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/2/carry_gen/flag_comp_muxcy")
      (viewRef view_1 (cellRef MUXCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_skip_one_spacer_fdce "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/2/carry_gen/skip_one/spacer_fdce")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_lut4 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/3/carry_gen/flag_comp_lut4")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "99a5"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_muxcy "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/3/carry_gen/flag_comp_muxcy")
      (viewRef view_1 (cellRef MUXCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_init_zero_reg_bit "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/3/carry_gen/init_zero/reg_bit")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_lut4 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/4/carry_gen/flag_comp_lut4")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "99a5"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_muxcy "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/4/carry_gen/flag_comp_muxcy")
      (viewRef view_1 (cellRef MUXCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_reg_bit "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/4/carry_gen/inti_one/reg_bit")
      (viewRef view_1 (cellRef FDPE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_lut4 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/4/carry_gen/inti_one/flag_last_lut4")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "99a5"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_muxcy "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/4/carry_gen/inti_one/flag_last_muxcy")
      (viewRef view_1 (cellRef MUXCY_D (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_spacer_lut4 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/5/flag_reg/spacer_lut4")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "ffff"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_xorcy "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/5/flag_reg/flag_xorcy")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_fdpe "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/module_gen/5/flag_reg/flag_fdpe")
      (viewRef view_1 (cellRef FDPE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_wr_ctlr_blk_wr_en_and_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/wr_ctlr_blk/wr_en_and/and_a_notb/AND2_0/AND0/C_LUT_REG_V4_0/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "2222"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_wr_ctlr_blk_wr_en_to_ram_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/wr_ctlr_blk/wr_en_to_ram/and_a_notb/AND2_0/AND0/C_LUT_REG_V4_0/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "2222"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD0_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/ADD0/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "5555"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_0 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/MUXCY_0")
      (viewRef view_1 (cellRef MUXCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_0 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/XORCY_0")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_0_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/FF_0/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD1_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/ADD1/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "aaaa"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_1 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/MUXCY_1")
      (viewRef view_1 (cellRef MUXCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_1 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/XORCY_1")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_1_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/FF_1/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD2_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/ADD2/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "aaaa"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_2 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/MUXCY_2")
      (viewRef view_1 (cellRef MUXCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_2 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/XORCY_2")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_2_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/FF_2/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD3_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/ADD3/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "aaaa"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_3 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/XORCY_3")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_3_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/FF_3/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR0/XOR2_0/XOR0/BASE_REG_EQN/EQN_LUT/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "6666"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR0/XOR2_0/XOR0/BASE_REG_EQN/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR1/XOR2_0/XOR0/BASE_REG_EQN/EQN_LUT/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "6666"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR1/XOR2_0/XOR0/BASE_REG_EQN/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR2/XOR2_0/XOR0/BASE_REG_EQN/EQN_LUT/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "6666"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR2/XOR2_0/XOR0/BASE_REG_EQN/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR3/XOR2_0/XOR0/BASE_REG_EQN/EQN_LUT/LUT")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "6666"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR3/XOR2_0/XOR0/BASE_REG_EQN/FF")
      (viewRef view_1 (cellRef FDPE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG0_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/rd_dly1_gray_reg/reg_fd/REG0/FF")
      (viewRef view_1 (cellRef FDPE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG1_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/rd_dly1_gray_reg/reg_fd/REG1/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG2_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/rd_dly1_gray_reg/reg_fd/REG2/FF")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG3_FF "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/rd_dly1_gray_reg/reg_fd/REG3/FF")
      (viewRef view_1 (cellRef FDPE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_orgate_flag_orgate "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/0/spacer_gen/gen_orgate/flag_orgate")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "fffe"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_spacer_cymux "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/0/spacer_gen/spacer_cymux")
      (viewRef view_1 (cellRef MUXCY_L (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_reg_bit "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/0/spacer_gen/reg_bit")
      (viewRef view_1 (cellRef FDPE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_spacer_spacer_lut "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/1/spacer_gen/gen_spacer/spacer_lut")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "ffff"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_spacer_cymux "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/1/spacer_gen/spacer_cymux")
      (viewRef view_1 (cellRef MUXCY_L (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_reg_bit "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/1/spacer_gen/reg_bit")
      (viewRef view_1 (cellRef FDPE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_lut4 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/2/carry_gen/flag_comp_lut4")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "99a5"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_muxcy "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/2/carry_gen/flag_comp_muxcy")
      (viewRef view_1 (cellRef MUXCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_skip_one_spacer_fdce "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/2/carry_gen/skip_one/spacer_fdce")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_lut4 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/3/carry_gen/flag_comp_lut4")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "99a5"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_muxcy "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/3/carry_gen/flag_comp_muxcy")
      (viewRef view_1 (cellRef MUXCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_init_zero_reg_bit "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/3/carry_gen/init_zero/reg_bit")
      (viewRef view_1 (cellRef FDCE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_lut4 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/4/carry_gen/flag_comp_lut4")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "99a5"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_muxcy "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/4/carry_gen/flag_comp_muxcy")
      (viewRef view_1 (cellRef MUXCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_reg_bit "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/4/carry_gen/inti_one/reg_bit")
      (viewRef view_1 (cellRef FDPE (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_lut4 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/4/carry_gen/inti_one/flag_last_lut4")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "99a5"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_muxcy "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/4/carry_gen/inti_one/flag_last_muxcy")
      (viewRef view_1 (cellRef MUXCY_D (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_spacer_lut4 "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/5/flag_reg/spacer_lut4")
      (viewRef view_1 (cellRef LUT4 (libraryRef xilinxun)))
      (property INIT (string "ffff"))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_xorcy "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/5/flag_reg/flag_xorcy")
      (viewRef view_1 (cellRef XORCY (libraryRef xilinxun)))
   )
   (instance (rename ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_fdpe "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/5/flag_reg/flag_fdpe")
      (viewRef view_1 (cellRef FDPE (libraryRef xilinxun)))
   )
   (net (rename N0 "Gnd")
    (joined
      (portRef G (instanceRef GND))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_0))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_0))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_0))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_0))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_rd_ctlr_blk_rd_en_and_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_rd_ctlr_blk_rd_en_and_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_rd_ctlr_blk_rd_en_to_ram_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_rd_ctlr_blk_rd_en_to_ram_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD0_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD0_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD0_LUT))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD1_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD1_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD1_LUT))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD2_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD2_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD2_LUT))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD3_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD3_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD3_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_orgate_flag_orgate))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_orgate_flag_orgate))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_spacer_cymux))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_spacer_spacer_lut))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_spacer_spacer_lut))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_spacer_spacer_lut))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_spacer_spacer_lut))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_spacer_cymux))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_muxcy))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_skip_one_spacer_fdce))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_skip_one_spacer_fdce))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_skip_one_spacer_fdce))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_skip_one_spacer_fdce))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_muxcy))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_muxcy))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_muxcy))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_spacer_lut4))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_spacer_lut4))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_spacer_lut4))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_spacer_lut4))
      (portRef LI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_xorcy))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_wr_ctlr_blk_wr_en_and_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_wr_ctlr_blk_wr_en_and_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_wr_ctlr_blk_wr_en_to_ram_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_wr_ctlr_blk_wr_en_to_ram_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD0_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD0_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD0_LUT))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD1_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD1_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD1_LUT))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD2_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD2_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD2_LUT))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD3_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD3_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD3_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_orgate_flag_orgate))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_orgate_flag_orgate))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_spacer_cymux))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_spacer_spacer_lut))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_spacer_spacer_lut))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_spacer_spacer_lut))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_spacer_spacer_lut))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_spacer_cymux))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_muxcy))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_skip_one_spacer_fdce))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_skip_one_spacer_fdce))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_skip_one_spacer_fdce))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_skip_one_spacer_fdce))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_muxcy))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_muxcy))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_muxcy))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_spacer_lut4))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_spacer_lut4))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_spacer_lut4))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_spacer_lut4))
      (portRef LI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_xorcy))
    )
   )
   (net (rename N1 "Vcc")
    (joined
      (portRef P (instanceRef VCC))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM0REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM1REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM2REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM3REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM4REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM5REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM6REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM7REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM8REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM9REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM10REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM11REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM12REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM13REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM14REG_SP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM15REG_SP_REG))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_spacer_cymux))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_spacer_cymux))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_muxcy))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_spacer_cymux))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_spacer_cymux))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_muxcy))
    )
   )
   (net (rename N2 "write_address_0")
    (joined
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM0BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM1BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM2BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM3BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM4BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM5BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM6BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM7BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM8BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM9BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM10BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM11BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM12BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM13BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM14BIT))
      (portRef A3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM15BIT))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD3_LUT))
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_3_FF))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N3 "write_address_1")
    (joined
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM0BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM1BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM2BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM3BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM4BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM5BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM6BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM7BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM8BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM9BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM10BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM11BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM12BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM13BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM14BIT))
      (portRef A2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM15BIT))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_2))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD2_LUT))
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_2_FF))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N4 "write_address_2")
    (joined
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM0BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM1BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM2BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM3BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM4BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM5BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM6BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM7BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM8BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM9BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM10BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM11BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM12BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM13BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM14BIT))
      (portRef A1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM15BIT))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_1))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD1_LUT))
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_1_FF))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N5 "write_address_3")
    (joined
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM0BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM1BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM2BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM3BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM4BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM5BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM6BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM7BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM8BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM9BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM10BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM11BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM12BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM13BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM14BIT))
      (portRef A0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM15BIT))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_0))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD0_LUT))
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_0_FF))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N6 "read_address_0")
    (joined
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM0BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM1BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM2BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM3BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM4BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM5BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM6BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM7BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM8BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM9BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM10BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM11BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM12BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM13BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM14BIT))
      (portRef DPRA3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM15BIT))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD3_LUT))
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_3_FF))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N7 "read_address_1")
    (joined
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM0BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM1BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM2BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM3BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM4BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM5BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM6BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM7BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM8BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM9BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM10BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM11BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM12BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM13BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM14BIT))
      (portRef DPRA2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM15BIT))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_2))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD2_LUT))
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_2_FF))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N8 "read_address_2")
    (joined
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM0BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM1BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM2BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM3BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM4BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM5BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM6BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM7BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM8BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM9BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM10BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM11BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM12BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM13BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM14BIT))
      (portRef DPRA1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM15BIT))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_1))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD1_LUT))
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_1_FF))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N9 "read_address_3")
    (joined
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM0BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM1BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM2BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM3BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM4BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM5BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM6BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM7BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM8BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM9BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM10BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM11BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM12BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM13BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM14BIT))
      (portRef DPRA0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM15BIT))
      (portRef DI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_0))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD0_LUT))
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_0_FF))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N10 "qualified_read_enable")
    (joined
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM0REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM1REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM2REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM3REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM4REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM5REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM6REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM7REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM8REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM9REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM10REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM11REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM12REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM13REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM14REG_DP_REG))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM15REG_DP_REG))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_rd_ctlr_blk_rd_en_to_ram_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
    )
   )
   (net (rename N11 "qualified_write_request")
    (joined
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM0BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM1BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM2BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM3BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM4BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM5BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM6BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM7BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM8BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM9BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM10BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM11BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM12BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM13BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM14BIT))
      (portRef WE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM15BIT))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_wr_ctlr_blk_wr_en_to_ram_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
    )
   )
   (net (rename N22 "din<15>")
    (joined
      (portRef din_15_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM15BIT))
    )
   )
   (net (rename N23 "din<14>")
    (joined
      (portRef din_14_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM14BIT))
    )
   )
   (net (rename N24 "din<13>")
    (joined
      (portRef din_13_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM13BIT))
    )
   )
   (net (rename N25 "din<12>")
    (joined
      (portRef din_12_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM12BIT))
    )
   )
   (net (rename N26 "din<11>")
    (joined
      (portRef din_11_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM11BIT))
    )
   )
   (net (rename N27 "din<10>")
    (joined
      (portRef din_10_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM10BIT))
    )
   )
   (net (rename N28 "din<9>")
    (joined
      (portRef din_9_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM9BIT))
    )
   )
   (net (rename N29 "din<8>")
    (joined
      (portRef din_8_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM8BIT))
    )
   )
   (net (rename N30 "din<7>")
    (joined
      (portRef din_7_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM7BIT))
    )
   )
   (net (rename N31 "din<6>")
    (joined
      (portRef din_6_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM6BIT))
    )
   )
   (net (rename N32 "din<5>")
    (joined
      (portRef din_5_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM5BIT))
    )
   )
   (net (rename N33 "din<4>")
    (joined
      (portRef din_4_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM4BIT))
    )
   )
   (net (rename N34 "din<3>")
    (joined
      (portRef din_3_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM3BIT))
    )
   )
   (net (rename N35 "din<2>")
    (joined
      (portRef din_2_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM2BIT))
    )
   )
   (net (rename N36 "din<1>")
    (joined
      (portRef din_1_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM1BIT))
    )
   )
   (net (rename N37 "din<0>")
    (joined
      (portRef din_0_)
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM0BIT))
    )
   )
   (net (rename N38 "wr_en")
    (joined
      (portRef wr_en)
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_wr_ctlr_blk_wr_en_and_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_wr_ctlr_blk_wr_en_to_ram_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_orgate_flag_orgate))
    )
   )
   (net (rename N39 "wr_clk")
    (joined
      (portRef wr_clk)
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM0BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM1BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM2BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM3BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM4BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM5BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM6BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM7BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM8BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM9BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM10BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM11BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM12BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM13BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM14BIT))
      (portRef WCLK (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM15BIT))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM0REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM1REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM2REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM3REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM4REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM5REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM6REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM7REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM8REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM9REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM10REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM11REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM12REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM13REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM14REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM15REG_SP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_first_reg_bit))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_second_reg_bit))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_init_zero_reg_bit))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_reg_bit))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_0_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_1_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_2_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_3_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_fdpe))
    )
   )
   (net (rename N40 "rd_en")
    (joined
      (portRef rd_en)
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_rd_ctlr_blk_rd_en_and_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_rd_ctlr_blk_rd_en_to_ram_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_orgate_flag_orgate))
    )
   )
   (net (rename N41 "rd_clk")
    (joined
      (portRef rd_clk)
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM0REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM1REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM2REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM3REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM4REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM5REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM6REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM7REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM8REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM9REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM10REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM11REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM12REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM13REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM14REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM15REG_DP_REG))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_0_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_1_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_2_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_3_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_fdpe))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG0_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG1_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG2_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG3_FF))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_reg_bit))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_reg_bit))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_init_zero_reg_bit))
      (portRef C (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_reg_bit))
    )
   )
   (net (rename N42 "ainit")
    (joined
      (portRef ainit)
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_0_FF))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_1_FF))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_2_FF))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_3_FF))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef PRE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef PRE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_first_reg_bit))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_second_reg_bit))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_init_zero_reg_bit))
      (portRef PRE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_reg_bit))
      (portRef PRE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_fdpe))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_0_FF))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_1_FF))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_2_FF))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_3_FF))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef PRE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef PRE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG0_FF))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG1_FF))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG2_FF))
      (portRef PRE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG3_FF))
      (portRef PRE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_reg_bit))
      (portRef PRE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_reg_bit))
      (portRef CLR (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_init_zero_reg_bit))
      (portRef PRE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_reg_bit))
      (portRef PRE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_fdpe))
    )
   )
   (net (rename N43 "dout<15>")
    (joined
      (portRef dout_15_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM15REG_DP_REG))
    )
   )
   (net (rename N44 "dout<14>")
    (joined
      (portRef dout_14_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM14REG_DP_REG))
    )
   )
   (net (rename N45 "dout<13>")
    (joined
      (portRef dout_13_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM13REG_DP_REG))
    )
   )
   (net (rename N46 "dout<12>")
    (joined
      (portRef dout_12_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM12REG_DP_REG))
    )
   )
   (net (rename N47 "dout<11>")
    (joined
      (portRef dout_11_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM11REG_DP_REG))
    )
   )
   (net (rename N48 "dout<10>")
    (joined
      (portRef dout_10_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM10REG_DP_REG))
    )
   )
   (net (rename N49 "dout<9>")
    (joined
      (portRef dout_9_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM9REG_DP_REG))
    )
   )
   (net (rename N50 "dout<8>")
    (joined
      (portRef dout_8_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM8REG_DP_REG))
    )
   )
   (net (rename N51 "dout<7>")
    (joined
      (portRef dout_7_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM7REG_DP_REG))
    )
   )
   (net (rename N52 "dout<6>")
    (joined
      (portRef dout_6_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM6REG_DP_REG))
    )
   )
   (net (rename N53 "dout<5>")
    (joined
      (portRef dout_5_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM5REG_DP_REG))
    )
   )
   (net (rename N54 "dout<4>")
    (joined
      (portRef dout_4_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM4REG_DP_REG))
    )
   )
   (net (rename N55 "dout<3>")
    (joined
      (portRef dout_3_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM3REG_DP_REG))
    )
   )
   (net (rename N56 "dout<2>")
    (joined
      (portRef dout_2_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM2REG_DP_REG))
    )
   )
   (net (rename N57 "dout<1>")
    (joined
      (portRef dout_1_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM1REG_DP_REG))
    )
   )
   (net (rename N58 "dout<0>")
    (joined
      (portRef dout_0_)
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM0REG_DP_REG))
    )
   )
   (net (rename N59 "full")
    (joined
      (portRef full)
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_wr_ctlr_blk_wr_en_and_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_wr_ctlr_blk_wr_en_to_ram_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_orgate_flag_orgate))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_lut4))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_lut4))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_lut4))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_lut4))
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_fdpe))
    )
   )
   (net (rename N60 "empty")
    (joined
      (portRef empty)
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_rd_ctlr_blk_rd_en_and_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_rd_ctlr_blk_rd_en_to_ram_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_orgate_flag_orgate))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_lut4))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_lut4))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_lut4))
      (portRef I3 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_lut4))
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_fdpe))
    )
   )
   (net (rename N450 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_0")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM0BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM0REG_DP_REG))
    )
   )
   (net (rename N451 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_1")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM1BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM1REG_DP_REG))
    )
   )
   (net (rename N452 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_2")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM2BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM2REG_DP_REG))
    )
   )
   (net (rename N453 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_3")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM3BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM3REG_DP_REG))
    )
   )
   (net (rename N454 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_4")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM4BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM4REG_DP_REG))
    )
   )
   (net (rename N455 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_5")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM5BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM5REG_DP_REG))
    )
   )
   (net (rename N456 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_6")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM6BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM6REG_DP_REG))
    )
   )
   (net (rename N457 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_7")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM7BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM7REG_DP_REG))
    )
   )
   (net (rename N458 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_8")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM8BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM8REG_DP_REG))
    )
   )
   (net (rename N459 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_9")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM9BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM9REG_DP_REG))
    )
   )
   (net (rename N460 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_10")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM10BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM10REG_DP_REG))
    )
   )
   (net (rename N461 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_11")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM11BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM11REG_DP_REG))
    )
   )
   (net (rename N462 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_12")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM12BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM12REG_DP_REG))
    )
   )
   (net (rename N463 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_13")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM13BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM13REG_DP_REG))
    )
   )
   (net (rename N464 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_14")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM14BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM14REG_DP_REG))
    )
   )
   (net (rename N465 "mem/distmem/dist_mem/DPRAM/DPRAM0/REG_DPO_15")
    (joined
      (portRef DPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM15BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM15REG_DP_REG))
    )
   )
   (net (rename N466 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_0")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM0BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM0REG_SP_REG))
    )
   )
   (net (rename N467 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_1")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM1BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM1REG_SP_REG))
    )
   )
   (net (rename N468 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_2")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM2BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM2REG_SP_REG))
    )
   )
   (net (rename N469 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_3")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM3BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM3REG_SP_REG))
    )
   )
   (net (rename N470 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_4")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM4BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM4REG_SP_REG))
    )
   )
   (net (rename N471 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_5")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM5BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM5REG_SP_REG))
    )
   )
   (net (rename N472 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_6")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM6BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM6REG_SP_REG))
    )
   )
   (net (rename N473 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_7")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM7BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM7REG_SP_REG))
    )
   )
   (net (rename N474 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_8")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM8BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM8REG_SP_REG))
    )
   )
   (net (rename N475 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_9")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM9BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM9REG_SP_REG))
    )
   )
   (net (rename N476 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_10")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM10BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM10REG_SP_REG))
    )
   )
   (net (rename N477 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_11")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM11BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM11REG_SP_REG))
    )
   )
   (net (rename N478 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_12")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM12BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM12REG_SP_REG))
    )
   )
   (net (rename N479 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_13")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM13BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM13REG_SP_REG))
    )
   )
   (net (rename N480 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_14")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM14BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM14REG_SP_REG))
    )
   )
   (net (rename N481 "mem/distmem/dist_mem/DPRAM/DPRAM0/DPO_DOUT_15")
    (joined
      (portRef SPO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_RAM15BIT))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_mem_distmem_dist_mem_DPRAM_DPRAM0_DPRAM15REG_SP_REG))
    )
   )
   (net (rename N754 "control/rd_en")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_rd_ctlr_blk_rd_en_and_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_0_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_1_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_2_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_3_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG0_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG1_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG2_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG3_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_reg_bit))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_reg_bit))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_init_zero_reg_bit))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_reg_bit))
    )
   )
   (net (rename N756 "control/wr_en")
    (joined
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_first_reg_bit))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_second_reg_bit))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_init_zero_reg_bit))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_reg_bit))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_wr_ctlr_blk_wr_en_and_and_a_notb_AND2_0_AND0_C_LUT_REG_V4_0_LUT))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_0_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_1_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_2_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_3_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_FF))
    )
   )
   (net (rename N777 "control/rd_last_gray_0")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_lut4))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG3_FF))
    )
   )
   (net (rename N778 "control/rd_last_gray_1")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_lut4))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG2_FF))
    )
   )
   (net (rename N779 "control/rd_last_gray_2")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_lut4))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG1_FF))
    )
   )
   (net (rename N780 "control/rd_last_gray_3")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_lut4))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG0_FF))
    )
   )
   (net (rename N785 "control/rd_dly1_gray_0")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG3_FF))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_reg_bit))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_lut4))
    )
   )
   (net (rename N786 "control/rd_dly1_gray_1")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG2_FF))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_init_zero_reg_bit))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_lut4))
    )
   )
   (net (rename N787 "control/rd_dly1_gray_2")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG1_FF))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_reg_bit))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_lut4))
    )
   )
   (net (rename N788 "control/rd_dly1_gray_3")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_rd_dly1_gray_reg_reg_fd_REG0_FF))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_reg_bit))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_lut4))
    )
   )
   (net (rename N789 "control/rd_dly2_gray_0")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_reg_bit))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_lut4))
    )
   )
   (net (rename N790 "control/rd_dly2_gray_1")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_init_zero_reg_bit))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_lut4))
    )
   )
   (net (rename N791 "control/rd_dly2_gray_2")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_reg_bit))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_lut4))
    )
   )
   (net (rename N792 "control/rd_dly2_gray_3")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_reg_bit))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_lut4))
    )
   )
   (net (rename N809 "control/wr_last_gray_0")
    (joined
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_reg_bit))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_lut4))
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_lut4))
    )
   )
   (net (rename N810 "control/wr_last_gray_1")
    (joined
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_init_zero_reg_bit))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_lut4))
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_lut4))
    )
   )
   (net (rename N811 "control/wr_last_gray_2")
    (joined
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_second_reg_bit))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_lut4))
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_lut4))
    )
   )
   (net (rename N812 "control/wr_last_gray_3")
    (joined
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_first_reg_bit))
      (portRef I1 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_lut4))
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef I0 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_lut4))
    )
   )
   (net (rename N817 "control/wr_dly1_gray_0")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_reg_bit))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_lut4))
    )
   )
   (net (rename N818 "control/wr_dly1_gray_1")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_init_zero_reg_bit))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_lut4))
    )
   )
   (net (rename N819 "control/wr_dly1_gray_2")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_second_reg_bit))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_lut4))
    )
   )
   (net (rename N820 "control/wr_dly1_gray_3")
    (joined
      (portRef Q (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_first_reg_bit))
      (portRef I2 (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_lut4))
    )
   )
   (net (rename N964 "control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/SUM_NET_0")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_0))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_0_FF))
    )
   )
   (net (rename N965 "control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/SUM_NET_1")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_1))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_1_FF))
    )
   )
   (net (rename N966 "control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/SUM_NET_2")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_2))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_2_FF))
    )
   )
   (net (rename N967 "control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/SUM_NET_3")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_3))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_FF_3_FF))
    )
   )
   (net (rename N968 "control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/LUT_NET_0")
    (joined
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_0))
      (portRef LI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_0))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD0_LUT))
    )
   )
   (net (rename N970 "control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/COUT_NET_0")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_0))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_1))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_1))
    )
   )
   (net (rename N973 "control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/LUT_NET_1")
    (joined
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_1))
      (portRef LI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_1))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD1_LUT))
    )
   )
   (net (rename N975 "control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/COUT_NET_1")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_1))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_2))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_2))
    )
   )
   (net (rename N978 "control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/LUT_NET_2")
    (joined
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_2))
      (portRef LI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_2))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD2_LUT))
    )
   )
   (net (rename N980 "control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/COUT_NET_2")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_MUXCY_2))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_3))
    )
   )
   (net (rename N983 "control/read_blk/read_cnt/rd_addr_blk/rd_addr_counter/count_bin/CNT_ADDER/LUT_NET_3")
    (joined
      (portRef LI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_XORCY_3))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_addr_counter_count_bin_CNT_ADDER_ADD3_LUT))
    )
   )
   (net (rename N1151 "control/read_blk/read_cnt/rd_addr_blk/rd_last_gray_reg/xor_reg/XOR0/XOR2_0/XOR0/BASE_REG_EQN/FF_DIN_NET")
    (joined
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N1183 "control/read_blk/read_cnt/rd_addr_blk/rd_last_gray_reg/xor_reg/XOR1/XOR2_0/XOR0/BASE_REG_EQN/FF_DIN_NET")
    (joined
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N1215 "control/read_blk/read_cnt/rd_addr_blk/rd_last_gray_reg/xor_reg/XOR2/XOR2_0/XOR0/BASE_REG_EQN/FF_DIN_NET")
    (joined
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N1247 "control/read_blk/read_cnt/rd_addr_blk/rd_last_gray_reg/xor_reg/XOR3/XOR2_0/XOR0/BASE_REG_EQN/FF_DIN_NET")
    (joined
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_rd_addr_blk_rd_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N1266 "control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/flag_muxcy_sel_0")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_lut4))
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_muxcy))
    )
   )
   (net (rename N1267 "control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/flag_muxcy_sel_1")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_lut4))
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_muxcy))
    )
   )
   (net (rename N1268 "control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/flag_muxcy_sel_2")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_lut4))
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_muxcy))
    )
   )
   (net (rename N1269 "control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/flag_muxcy_sel_3")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_lut4))
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_muxcy))
    )
   )
   (net (rename N1270 "control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/flag_muxcy_cin_0")
    (joined
      (portRef LO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_muxcy))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_xorcy))
    )
   )
   (net (rename N1271 "control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/flag_muxcy_cin_1")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_muxcy))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_muxcy))
    )
   )
   (net (rename N1272 "control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/flag_muxcy_cin_2")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_muxcy))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_muxcy))
    )
   )
   (net (rename N1273 "control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/flag_muxcy_cin_3")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_muxcy))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_muxcy))
    )
   )
   (net (rename N1275 "control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/flag_ce")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_orgate_flag_orgate))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_fdpe))
    )
   )
   (net (rename N1276 "control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/flag_d")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_xorcy))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_fdpe))
    )
   )
   (net (rename N1277 "control/read_blk/read_cnt/empty_blk/empty_flag_logic/almst_flag_blk/dummy_sel_0")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_spacer_spacer_lut))
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_read_blk_read_cnt_empty_blk_empty_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_spacer_cymux))
    )
   )
   (net (rename N1434 "control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/SUM_NET_0")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_0))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_0_FF))
    )
   )
   (net (rename N1435 "control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/SUM_NET_1")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_1))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_1_FF))
    )
   )
   (net (rename N1436 "control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/SUM_NET_2")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_2))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_2_FF))
    )
   )
   (net (rename N1437 "control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/SUM_NET_3")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_3))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_FF_3_FF))
    )
   )
   (net (rename N1438 "control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/LUT_NET_0")
    (joined
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_0))
      (portRef LI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_0))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD0_LUT))
    )
   )
   (net (rename N1440 "control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/COUT_NET_0")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_0))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_1))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_1))
    )
   )
   (net (rename N1443 "control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/LUT_NET_1")
    (joined
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_1))
      (portRef LI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_1))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD1_LUT))
    )
   )
   (net (rename N1445 "control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/COUT_NET_1")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_1))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_2))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_2))
    )
   )
   (net (rename N1448 "control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/LUT_NET_2")
    (joined
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_2))
      (portRef LI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_2))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD2_LUT))
    )
   )
   (net (rename N1450 "control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/COUT_NET_2")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_MUXCY_2))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_3))
    )
   )
   (net (rename N1453 "control/write_blk/write_cnt/wr_addr_blk/wr_addr_counter/count_bin/CNT_ADDER/LUT_NET_3")
    (joined
      (portRef LI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_XORCY_3))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_addr_counter_count_bin_CNT_ADDER_ADD3_LUT))
    )
   )
   (net (rename N1621 "control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR0/XOR2_0/XOR0/BASE_REG_EQN/FF_DIN_NET")
    (joined
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR0_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N1653 "control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR1/XOR2_0/XOR0/BASE_REG_EQN/FF_DIN_NET")
    (joined
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR1_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N1685 "control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR2/XOR2_0/XOR0/BASE_REG_EQN/FF_DIN_NET")
    (joined
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR2_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N1717 "control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR3/XOR2_0/XOR0/BASE_REG_EQN/FF_DIN_NET")
    (joined
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_FF))
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_wr_addr_blk_wr_last_gray_reg_xor_reg_XOR3_XOR2_0_XOR0_BASE_REG_EQN_EQN_LUT_LUT))
    )
   )
   (net (rename N1794 "control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_muxcy_sel_0")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_lut4))
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_muxcy))
    )
   )
   (net (rename N1795 "control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_muxcy_sel_1")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_lut4))
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_muxcy))
    )
   )
   (net (rename N1796 "control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_muxcy_sel_2")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_lut4))
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_muxcy))
    )
   )
   (net (rename N1797 "control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_muxcy_sel_3")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_lut4))
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_muxcy))
    )
   )
   (net (rename N1798 "control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_muxcy_cin_0")
    (joined
      (portRef LO (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_muxcy))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_xorcy))
    )
   )
   (net (rename N1799 "control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_muxcy_cin_1")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_muxcy))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_inti_one_flag_last_muxcy))
    )
   )
   (net (rename N1800 "control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_muxcy_cin_2")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_muxcy))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_4_carry_gen_flag_comp_muxcy))
    )
   )
   (net (rename N1801 "control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_muxcy_cin_3")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_2_carry_gen_flag_comp_muxcy))
      (portRef CI (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_3_carry_gen_flag_comp_muxcy))
    )
   )
   (net (rename N1803 "control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_ce")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_0_spacer_gen_gen_orgate_flag_orgate))
      (portRef CE (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_fdpe))
    )
   )
   (net (rename N1804 "control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_d")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_xorcy))
      (portRef D (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_5_flag_reg_flag_fdpe))
    )
   )
   (net (rename N1805 "control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/dummy_sel_0")
    (joined
      (portRef O (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_gen_spacer_spacer_lut))
      (portRef S (instanceRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0_control_write_blk_write_cnt_full_blk_full_flag_logic_almst_flag_blk_module_gen_1_spacer_gen_spacer_cymux))
    )
   )
))))
(design ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0 (cellRef ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0 (libraryRef test_lib))
  (property X_CORE_INFO (string "null"))
  (property PART (string "XC2VP20-6-ff896") (owner "Xilinx")))
)
