/home/alireze/Documents/GitHub/System-Digital/CA5/b/tb_counter.sv {1 {vlog -work work -sv -stats=none /home/alireze/Documents/GitHub/System-Digital/CA5/b/tb_counter.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module counter_tb

Top level modules:
	counter_tb

} {} {}} /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo {0 {vlog -work work -stats=none /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module shift_reg_8_bit
** Error: /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo(37): Port mode is incompatible with declaration: clk
** Error: /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo(38): Port mode is incompatible with declaration: en
** Error: /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo(39): Port mode is incompatible with declaration: in
** Error: (vlog-13069) /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo(40): near "out": syntax error, unexpected IDENTIFIER, expecting ';'.
** Error (suppressible): /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo(541): (vlog-13299) Undefined variable: 'out'.
** Error (suppressible): /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo(543): (vlog-13299) Undefined variable: 'out'.
** Error (suppressible): /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo(545): (vlog-13299) Undefined variable: 'out'.
** Error (suppressible): /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo(547): (vlog-13299) Undefined variable: 'out'.
** Error (suppressible): /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo(549): (vlog-13299) Undefined variable: 'out'.
** Error (suppressible): /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo(551): (vlog-13299) Undefined variable: 'out'.
** Error (suppressible): /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo(553): (vlog-13299) Undefined variable: 'out'.
** Error (suppressible): /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo(555): (vlog-13299) Undefined variable: 'out'.
** Error: /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo(36): (vlog-2730) Undefined variable: 'out'.
** Error: /home/alireze/Documents/GitHub/System-Digital/CA5/b/quartez_files/simulation/questa/part_b.svo(36): (vlog-13294) Identifier must be declared with a port mode: out.
-- Compiling module hard_block

} {4.0 8.0 16.0 18.0} {}}
