lbl_80048CB4:
/* 80048CB4 00000000  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80048CB8 00000004  7C 08 02 A6 */	mflr r0
/* 80048CBC 00000008  90 01 00 24 */	stw r0, 0x24(r1)
/* 80048CC0 0000000C  39 61 00 20 */	addi r11, r1, 0x20
/* 80048CC4 00000010  48 31 95 19 */	bl _savegpr_29
/* 80048CC8 00000014  7C 7D 1B 78 */	mr r29, r3
/* 80048CCC 00000018  3C 60 80 3B */	lis r3, __vt__15dSmplMdl_draw_c@ha
/* 80048CD0 0000001C  38 03 82 F8 */	addi r0, r3, __vt__15dSmplMdl_draw_c@l
/* 80048CD4 00000020  90 1D 00 00 */	stw r0, 0(r29)
/* 80048CD8 00000024  38 7D 00 04 */	addi r3, r29, 4
/* 80048CDC 00000028  3C 80 80 05 */	lis r4, __ct__12diff_model_cFv@ha
/* 80048CE0 0000002C  38 84 8D 60 */	addi r4, r4, __ct__12diff_model_cFv@l
/* 80048CE4 00000030  38 A0 00 00 */	li r5, 0
/* 80048CE8 00000034  38 C0 00 14 */	li r6, 0x14
/* 80048CEC 00000038  38 E0 00 08 */	li r7, 8
/* 80048CF0 0000003C  48 31 90 71 */	bl __construct_array
/* 80048CF4 00000040  3B C0 00 00 */	li r30, 0
/* 80048CF8 00000044  3B E0 00 00 */	li r31, 0
lbl_80048CFC:
/* 80048CFC 00000000  38 7F 00 04 */	addi r3, r31, 4
/* 80048D00 00000004  7C 7D 1A 14 */	add r3, r29, r3
/* 80048D04 00000008  48 00 06 65 */	bl init__12diff_model_cFv
/* 80048D08 0000000C  3B DE 00 01 */	addi r30, r30, 1
/* 80048D0C 00000010  2C 1E 00 08 */	cmpwi r30, 8
/* 80048D10 00000014  3B FF 00 14 */	addi r31, r31, 0x14
/* 80048D14 00000018  41 80 FF E8 */	blt lbl_80048CFC
/* 80048D18 0000001C  38 60 00 00 */	li r3, 0
/* 80048D1C 00000020  38 80 00 00 */	li r4, 0
/* 80048D20 00000024  38 00 01 F4 */	li r0, 0x1f4
/* 80048D24 00000028  7C 09 03 A6 */	mtctr r0
lbl_80048D28:
/* 80048D28 00000000  7C BD 1A 14 */	add r5, r29, r3
/* 80048D2C 00000004  90 85 00 A8 */	stw r4, 0xa8(r5)
/* 80048D30 00000008  90 85 00 AC */	stw r4, 0xac(r5)
/* 80048D34 0000000C  38 63 00 08 */	addi r3, r3, 8
/* 80048D38 00000010  42 00 FF F0 */	bdnz lbl_80048D28
/* 80048D3C 00000014  38 00 00 00 */	li r0, 0
/* 80048D40 00000018  90 1D 00 A4 */	stw r0, 0xa4(r29)
/* 80048D44 0000001C  7F A3 EB 78 */	mr r3, r29
/* 80048D48 00000020  39 61 00 20 */	addi r11, r1, 0x20
/* 80048D4C 00000024  48 31 94 DD */	bl _restgpr_29
/* 80048D50 00000028  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80048D54 0000002C  7C 08 03 A6 */	mtlr r0
/* 80048D58 00000030  38 21 00 20 */	addi r1, r1, 0x20
/* 80048D5C 00000034  4E 80 00 20 */	blr 
