module mux_tb;
    reg [7:0]i;
    reg [2:0]S;
    wire Y;

  mux8_to_1 uut(.i(i), .S(S), .Y(Y));

    initial begin
      $monitor("%0t i = %h S = %b Y = %b", $time, i, S, Y);
      $dumpfile("mux_tb.vcd");
      $dumpvars;
      
      i=8'b00000001; S=3'b000; #10;
      i=8'b00000010; S=3'b001; #10;
      i=8'b00000100; S=3'b010; #10;
      i=8'b00001000; S=3'b011; #10;
      
      #10 $finish;
      
    end 
endmodule
