<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1897</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:17px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1897-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f14811897.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">VSCATTERDPS/VSCATTERDPD/VSCATTERQPS/VSCATTERQPD—Scatter Packed Single, Packed Double&#160;with Signed Dword and Qword&#160;</p>
<p style="position:absolute;top:47px;left:637px;white-space:nowrap" class="ft01">INSTRUCTION SET REFERENCE, V-Z</p>
<p style="position:absolute;top:1103px;left:764px;white-space:nowrap" class="ft00">Vol. 2C&#160;5-511</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft05">sponding&#160;mask&#160;bit is&#160;one.&#160;The entire mask register will be&#160;set to zero&#160;by&#160;this&#160;instruction&#160;unless it&#160;triggers an excep-<br/>tion.<br/>This instruction can&#160;be suspended by an exception if at least one element&#160;is already scattered (i.e.,&#160;if the exception&#160;<br/>is triggered by an&#160;element other&#160;than the rightmost&#160;one with its&#160;mask bit set).&#160;When this happens, the destination&#160;<br/>register&#160;and the mask register&#160;(k1)&#160;are partially updated.&#160;If any traps or interrupts are pending from already scat-<br/>tered elements, they&#160;will be&#160;delivered in lieu of the exception;&#160;in this&#160;case, EFLAG.RF is set to one so an instruction&#160;<br/>breakpoint&#160;is not re-triggered&#160;when&#160;the instruction is&#160;continued.<br/>Note that:</p>
<p style="position:absolute;top:250px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:250px;left:95px;white-space:nowrap" class="ft04">Only writes to overlapping vector indices are guaranteed&#160;to be ordered with respect&#160;to each other (from LSB&#160;to&#160;<br/>MSB of the source&#160;registers). Note&#160;that this also include&#160;partially overlapping&#160;vector&#160;indices. Writes that&#160;are not&#160;<br/>overlapped may happen in any&#160;order.&#160;Memory ordering&#160;with&#160;other instructions follows the&#160;Intel-64&#160;memory&#160;<br/>ordering&#160;model.&#160;Note that&#160;this&#160;does not account for non-overlapping&#160;indices&#160;that map&#160;into the&#160;same&#160;physical&#160;<br/>address locations.</p>
<p style="position:absolute;top:338px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:339px;left:95px;white-space:nowrap" class="ft02">If two or&#160;more&#160;destination&#160;indices&#160;completely&#160;overlap,&#160;the “earlier”&#160;write(s)&#160;may be skipped.</p>
<p style="position:absolute;top:361px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:361px;left:95px;white-space:nowrap" class="ft04">Faults&#160;are delivered&#160;in&#160;a right-to-left&#160;manner. That&#160;is,&#160;if a&#160;fault&#160;is triggered by an&#160;element&#160;and delivered, all&#160;<br/>elements closer&#160;to the&#160;LSB&#160;of the&#160;destination zmm will&#160;be completed&#160;(and non-faulting).&#160;Individual elements&#160;<br/>closer to the MSB may or may not be completed. If a given element triggers multiple faults, they&#160;are delivered&#160;<br/>in the conventional order.</p>
<p style="position:absolute;top:433px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:433px;left:95px;white-space:nowrap" class="ft04">Elements may be scattered in any&#160;order,&#160;but faults&#160;must be delivered in&#160;a right-to left order; thus, elements to&#160;<br/>the&#160;left of a&#160;faulting&#160;one&#160;may be gathered&#160;before&#160;the fault is&#160;delivered.&#160;A&#160;given implementation&#160;of&#160;this&#160;<br/>instruction&#160;is repeatable&#160;- given&#160;the same input&#160;values and architectural state,&#160;the same set of elements to the&#160;<br/>left of the&#160;faulting&#160;one&#160;will be gathered.</p>
<p style="position:absolute;top:505px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:505px;left:95px;white-space:nowrap" class="ft02">This instruction does not&#160;perform&#160;AC checks, and&#160;so will&#160;never&#160;deliver an&#160;AC fault.</p>
<p style="position:absolute;top:527px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:528px;left:95px;white-space:nowrap" class="ft02">Not valid&#160;with&#160;16-bit&#160;effective addresses. Will deliver&#160;a #UD&#160;fault.</p>
<p style="position:absolute;top:550px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:550px;left:95px;white-space:nowrap" class="ft04">If&#160;this instruction overwrites itself&#160;and then&#160;takes&#160;a fault,&#160;only&#160;a subset of elements may be completed&#160;before&#160;<br/>the&#160;fault&#160;is delivered&#160;(as described&#160;above).&#160;If the&#160;fault&#160;handler completes and attempts&#160;to&#160;re-execute&#160;this&#160;<br/>instruction,&#160;the new instruction will be&#160;executed, and the&#160;scatter&#160;will&#160;not&#160;complete.</p>
<p style="position:absolute;top:606px;left:69px;white-space:nowrap" class="ft05">Note&#160;that&#160;the presence&#160;of VSIB byte&#160;is enforced in this instruction.&#160;Hence,&#160;the instruction will #UD&#160;fault&#160;if&#160;<br/>ModRM.rm&#160;is different than 100b.<br/>This instruction has special disp8*N and&#160;alignment&#160;rules. N is considered to be&#160;the&#160;size&#160;of a single&#160;vector element.<br/>The scaled index&#160;may&#160;require&#160;more bits to&#160;represent&#160;than&#160;the&#160;address&#160;bits used&#160;by&#160;the&#160;processor (e.g.,&#160;in&#160;32-bit&#160;<br/>mode,&#160;if&#160;the scale is&#160;greater than one). In&#160;this&#160;case, the most&#160;significant bits&#160;beyond the&#160;number of address&#160;bits&#160;<br/>are ignored.<br/>The instruction will #UD fault&#160;if&#160;the&#160;k0&#160;mask register&#160;is specified</p>
<p style="position:absolute;top:757px;left:69px;white-space:nowrap" class="ft01">Operation</p>
<p style="position:absolute;top:780px;left:69px;white-space:nowrap" class="ft06">BASE_ADDR stands for the memory operand base&#160;address (a&#160;GPR); may not exist<br/>VINDEX&#160;stands&#160;for the memory&#160;operand&#160;vector of&#160;indices (a&#160;ZMM register)<br/>SCALE&#160;stands for&#160;the&#160;memory&#160;operand scalar&#160;(1,&#160;2,&#160;4 or&#160;8)<br/>DISP&#160;is&#160;the&#160;optional 1,&#160;2&#160;or 4 byte&#160;displacement</p>
</div>
</body>
</html>
