

================================================================
== Vitis HLS Report for 'global_mean_pooling'
================================================================
* Date:           Sat Dec 11 19:31:18 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.417 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201  |global_mean_pooling_Pipeline_VITIS_LOOP_292_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_290_1  |        ?|        ?|         ?|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       22|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      684|      563|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      242|    -|
|Register             |        -|     -|       96|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      780|      827|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201  |global_mean_pooling_Pipeline_VITIS_LOOP_292_2  |        0|   0|  122|  224|    0|
    |sdiv_46ns_28s_28_50_seq_1_U1989                           |sdiv_46ns_28s_28_50_seq_1                      |        0|   0|  562|  339|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                     |                                               |        0|   0|  684|  563|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln290_fu_270_p2   |         +|   0|  0|  12|           5|           1|
    |icmp_ln290_fu_264_p2  |      icmp|   0|  0|  10|           5|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  22|          10|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+-----+-----------+-----+-----------+
    |    Name    | LUT | Input Size| Bits| Total Bits|
    +------------+-----+-----------+-----+-----------+
    |ap_NS_fsm   |  233|         54|    1|         54|
    |dim_fu_170  |    9|          2|    5|         10|
    +------------+-----+-----------+-----+-----------+
    |Total       |  242|         56|    6|         64|
    +------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |  53|   0|   53|          0|
    |conv_i_reg_329                                                         |  28|   0|   46|         18|
    |dim_1_reg_334                                                          |   5|   0|    5|          0|
    |dim_fu_170                                                             |   5|   0|    5|          0|
    |grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln712_reg_342                                                    |   4|   0|    4|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |  96|   0|  114|         18|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|                       global_mean_pooling|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|                       global_mean_pooling|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|                       global_mean_pooling|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|                       global_mean_pooling|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|                       global_mean_pooling|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|                       global_mean_pooling|  return value|
|num_of_nodes                                       |   in|   32|     ap_none|                              num_of_nodes|        scalar|
|out_nodes_features_skip_concat_bias_V_0_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_1_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_2_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_3_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_4_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_5_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_6_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_7_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_8_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_9_address0   |  out|    8|   ap_memory|   out_nodes_features_skip_concat_bias_V_9|         array|
|out_nodes_features_skip_concat_bias_V_9_ce0        |  out|    1|   ap_memory|   out_nodes_features_skip_concat_bias_V_9|         array|
|out_nodes_features_skip_concat_bias_V_9_q0         |   in|   28|   ap_memory|   out_nodes_features_skip_concat_bias_V_9|         array|
|out_nodes_features_skip_concat_bias_V_10_address0  |  out|    8|   ap_memory|  out_nodes_features_skip_concat_bias_V_10|         array|
|out_nodes_features_skip_concat_bias_V_10_ce0       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_10|         array|
|out_nodes_features_skip_concat_bias_V_10_q0        |   in|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_10|         array|
|out_nodes_features_skip_concat_bias_V_11_address0  |  out|    8|   ap_memory|  out_nodes_features_skip_concat_bias_V_11|         array|
|out_nodes_features_skip_concat_bias_V_11_ce0       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_11|         array|
|out_nodes_features_skip_concat_bias_V_11_q0        |   in|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_11|         array|
|out_nodes_features_skip_concat_bias_V_12_address0  |  out|    8|   ap_memory|  out_nodes_features_skip_concat_bias_V_12|         array|
|out_nodes_features_skip_concat_bias_V_12_ce0       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_12|         array|
|out_nodes_features_skip_concat_bias_V_12_q0        |   in|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_12|         array|
|out_nodes_features_skip_concat_bias_V_13_address0  |  out|    8|   ap_memory|  out_nodes_features_skip_concat_bias_V_13|         array|
|out_nodes_features_skip_concat_bias_V_13_ce0       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_13|         array|
|out_nodes_features_skip_concat_bias_V_13_q0        |   in|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_13|         array|
|out_nodes_features_skip_concat_bias_V_14_address0  |  out|    8|   ap_memory|  out_nodes_features_skip_concat_bias_V_14|         array|
|out_nodes_features_skip_concat_bias_V_14_ce0       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_14|         array|
|out_nodes_features_skip_concat_bias_V_14_q0        |   in|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_14|         array|
|out_nodes_features_skip_concat_bias_V_15_address0  |  out|    8|   ap_memory|  out_nodes_features_skip_concat_bias_V_15|         array|
|out_nodes_features_skip_concat_bias_V_15_ce0       |  out|    1|   ap_memory|  out_nodes_features_skip_concat_bias_V_15|         array|
|out_nodes_features_skip_concat_bias_V_15_q0        |   in|   28|   ap_memory|  out_nodes_features_skip_concat_bias_V_15|         array|
|h_graph_V_address1                                 |  out|    8|   ap_memory|                                 h_graph_V|         array|
|h_graph_V_ce1                                      |  out|    1|   ap_memory|                                 h_graph_V|         array|
|h_graph_V_we1                                      |  out|    1|   ap_memory|                                 h_graph_V|         array|
|h_graph_V_d1                                       |  out|   28|   ap_memory|                                 h_graph_V|         array|
+---------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%dim = alloca i32 1"   --->   Operation 54 'alloca' 'dim' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 55 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sum_V_loc = alloca i64 1"   --->   Operation 56 'alloca' 'sum_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15, void @out_nodes_features_skip_concat_bias_V_16, void @out_nodes_features_skip_concat_bias_V_17, void @out_nodes_features_skip_concat_bias_V_18, void @out_nodes_features_skip_concat_bias_V_19, void @out_nodes_features_skip_concat_bias_V_20, void @out_nodes_features_skip_concat_bias_V_21, void @out_nodes_features_skip_concat_bias_V_22, void @out_nodes_features_skip_concat_bias_V_23, void @out_nodes_features_skip_concat_bias_V_24, void @out_nodes_features_skip_concat_bias_V_25, void @out_nodes_features_skip_concat_bias_V_26, void @out_nodes_features_skip_concat_bias_V_27, void @out_nodes_features_skip_concat_bias_V_28, void @out_nodes_features_skip_concat_bias_V_29, void @out_nodes_features_skip_concat_bias_V_30, void @out_nodes_features_skip_concat_bias_V_31, void @out_nodes_features_skip_concat_bias_V_32, void @out_nodes_features_skip_concat_bias_V_33, void @out_nodes_features_skip_concat_bias_V_34, void @out_nodes_features_skip_concat_bias_V_35, void @out_nodes_features_skip_concat_bias_V_36, void @out_nodes_features_skip_concat_bias_V_37, void @out_nodes_features_skip_concat_bias_V_38, void @out_nodes_features_skip_concat_bias_V_39, void @out_nodes_features_skip_concat_bias_V_40, void @out_nodes_features_skip_concat_bias_V_41, void @out_nodes_features_skip_concat_bias_V_42, void @out_nodes_features_skip_concat_bias_V_43, void @out_nodes_features_skip_concat_bias_V_44, void @out_nodes_features_skip_concat_bias_V_45, void @out_nodes_features_skip_concat_bias_V_46, void @out_nodes_features_skip_concat_bias_V_47, void @out_nodes_features_skip_concat_bias_V_48, void @out_nodes_features_skip_concat_bias_V_49, void @out_nodes_features_skip_concat_bias_V_50, void @out_nodes_features_skip_concat_bias_V_51, void @out_nodes_features_skip_concat_bias_V_52, void @out_nodes_features_skip_concat_bias_V_53, void @out_nodes_features_skip_concat_bias_V_54, void @out_nodes_features_skip_concat_bias_V_55, void @out_nodes_features_skip_concat_bias_V_56, void @out_nodes_features_skip_concat_bias_V_57, void @out_nodes_features_skip_concat_bias_V_58, void @out_nodes_features_skip_concat_bias_V_59, void @out_nodes_features_skip_concat_bias_V_60, void @out_nodes_features_skip_concat_bias_V_61, void @out_nodes_features_skip_concat_bias_V_62, void @out_nodes_features_skip_concat_bias_V_63, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %h_graph_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty = trunc i32 %num_of_nodes_read"   --->   Operation 59 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv_i_i_i = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i10.i18, i10 %empty, i18 0"   --->   Operation 60 'bitconcatenate' 'conv_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv_i = sext i28 %conv_i_i_i"   --->   Operation 61 'sext' 'conv_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln290 = store i5 0, i5 %dim" [GAT_compute.cpp:290]   --->   Operation 62 'store' 'store_ln290' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln290 = br void" [GAT_compute.cpp:290]   --->   Operation 63 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%dim_1 = load i5 %dim"   --->   Operation 64 'load' 'dim_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.63ns)   --->   "%icmp_ln290 = icmp_eq  i5 %dim_1, i5 16" [GAT_compute.cpp:290]   --->   Operation 65 'icmp' 'icmp_ln290' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 66 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln290 = add i5 %dim_1, i5 1" [GAT_compute.cpp:290]   --->   Operation 67 'add' 'add_ln290' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %icmp_ln290, void %.split, void" [GAT_compute.cpp:290]   --->   Operation 68 'br' 'br_ln290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i5 %dim_1"   --->   Operation 69 'trunc' 'trunc_ln712' <Predicate = (!icmp_ln290)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (1.24ns)   --->   "%call_ln712 = call void @global_mean_pooling_Pipeline_VITIS_LOOP_292_2, i32 %num_of_nodes_read, i4 %trunc_ln712, i28 %sum_V_loc, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15"   --->   Operation 70 'call' 'call_ln712' <Predicate = (!icmp_ln290)> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln290 = store i5 %add_ln290, i5 %dim" [GAT_compute.cpp:290]   --->   Operation 71 'store' 'store_ln290' <Predicate = (!icmp_ln290)> <Delay = 0.38>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln297 = ret" [GAT_compute.cpp:297]   --->   Operation 72 'ret' 'ret_ln297' <Predicate = (icmp_ln290)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln712 = call void @global_mean_pooling_Pipeline_VITIS_LOOP_292_2, i32 %num_of_nodes_read, i4 %trunc_ln712, i28 %sum_V_loc, i28 %out_nodes_features_skip_concat_bias_V_0, i28 %out_nodes_features_skip_concat_bias_V_1, i28 %out_nodes_features_skip_concat_bias_V_2, i28 %out_nodes_features_skip_concat_bias_V_3, i28 %out_nodes_features_skip_concat_bias_V_4, i28 %out_nodes_features_skip_concat_bias_V_5, i28 %out_nodes_features_skip_concat_bias_V_6, i28 %out_nodes_features_skip_concat_bias_V_7, i28 %out_nodes_features_skip_concat_bias_V_8, i28 %out_nodes_features_skip_concat_bias_V_9, i28 %out_nodes_features_skip_concat_bias_V_10, i28 %out_nodes_features_skip_concat_bias_V_11, i28 %out_nodes_features_skip_concat_bias_V_12, i28 %out_nodes_features_skip_concat_bias_V_13, i28 %out_nodes_features_skip_concat_bias_V_14, i28 %out_nodes_features_skip_concat_bias_V_15"   --->   Operation 73 'call' 'call_ln712' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.22>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sum_V_loc_load = load i28 %sum_V_loc"   --->   Operation 74 'load' 'sum_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%t = bitconcatenate i46 @_ssdm_op_BitConcatenate.i46.i28.i18, i28 %sum_V_loc_load, i18 0"   --->   Operation 75 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [50/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 76 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.22>
ST_5 : Operation 77 [49/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 77 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.22>
ST_6 : Operation 78 [48/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 78 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.22>
ST_7 : Operation 79 [47/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 79 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.22>
ST_8 : Operation 80 [46/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 80 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.22>
ST_9 : Operation 81 [45/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 81 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.22>
ST_10 : Operation 82 [44/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 82 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 83 [43/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 83 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.22>
ST_12 : Operation 84 [42/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 84 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.22>
ST_13 : Operation 85 [41/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 85 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.22>
ST_14 : Operation 86 [40/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 86 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.22>
ST_15 : Operation 87 [39/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 87 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.22>
ST_16 : Operation 88 [38/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 88 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.22>
ST_17 : Operation 89 [37/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 89 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.22>
ST_18 : Operation 90 [36/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 90 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.22>
ST_19 : Operation 91 [35/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 91 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.22>
ST_20 : Operation 92 [34/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 92 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.22>
ST_21 : Operation 93 [33/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 93 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.22>
ST_22 : Operation 94 [32/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 94 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.22>
ST_23 : Operation 95 [31/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 95 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.22>
ST_24 : Operation 96 [30/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 96 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.22>
ST_25 : Operation 97 [29/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 97 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.22>
ST_26 : Operation 98 [28/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 98 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.22>
ST_27 : Operation 99 [27/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 99 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.22>
ST_28 : Operation 100 [26/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 100 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.22>
ST_29 : Operation 101 [25/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 101 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.22>
ST_30 : Operation 102 [24/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 102 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.22>
ST_31 : Operation 103 [23/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 103 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.22>
ST_32 : Operation 104 [22/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 104 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.22>
ST_33 : Operation 105 [21/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 105 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.22>
ST_34 : Operation 106 [20/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 106 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.22>
ST_35 : Operation 107 [19/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 107 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.22>
ST_36 : Operation 108 [18/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 108 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.22>
ST_37 : Operation 109 [17/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 109 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.22>
ST_38 : Operation 110 [16/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 110 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.22>
ST_39 : Operation 111 [15/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 111 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.22>
ST_40 : Operation 112 [14/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 112 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.22>
ST_41 : Operation 113 [13/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 113 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.22>
ST_42 : Operation 114 [12/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 114 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.22>
ST_43 : Operation 115 [11/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 115 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.22>
ST_44 : Operation 116 [10/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 116 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.22>
ST_45 : Operation 117 [9/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 117 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.22>
ST_46 : Operation 118 [8/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 118 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.22>
ST_47 : Operation 119 [7/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 119 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.22>
ST_48 : Operation 120 [6/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 120 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.22>
ST_49 : Operation 121 [5/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 121 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.22>
ST_50 : Operation 122 [4/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 122 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.22>
ST_51 : Operation 123 [3/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 123 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.22>
ST_52 : Operation 124 [2/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 124 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.41>
ST_53 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i5 %dim_1" [GAT_compute.cpp:290]   --->   Operation 125 'zext' 'zext_ln290' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln290 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [GAT_compute.cpp:290]   --->   Operation 126 'specloopname' 'specloopname_ln290' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 127 [1/50] (1.22ns)   --->   "%sdiv_ln1201 = sdiv i46 %t, i46 %conv_i"   --->   Operation 127 'sdiv' 'sdiv_ln1201' <Predicate = true> <Delay = 1.22> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 49> <II = 28> <Delay = 1.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln712_1 = trunc i28 %sdiv_ln1201"   --->   Operation 128 'trunc' 'trunc_ln712_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 129 [1/1] (0.00ns)   --->   "%h_graph_V_addr = getelementptr i28 %h_graph_V, i64 0, i64 %zext_ln290" [GAT_compute.cpp:295]   --->   Operation 129 'getelementptr' 'h_graph_V_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 130 [1/1] (1.19ns)   --->   "%store_ln295 = store i28 %trunc_ln712_1, i8 %h_graph_V_addr" [GAT_compute.cpp:295]   --->   Operation 130 'store' 'store_ln295' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 200> <RAM>
ST_53 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 131 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_of_nodes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_nodes_features_skip_concat_bias_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_nodes_features_skip_concat_bias_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ h_graph_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dim                (alloca           ) [ 011111111111111111111111111111111111111111111111111111]
num_of_nodes_read  (read             ) [ 001111111111111111111111111111111111111111111111111111]
sum_V_loc          (alloca           ) [ 001111111111111111111111111111111111111111111111111111]
specmemcore_ln0    (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000]
specmemcore_ln0    (specmemcore      ) [ 000000000000000000000000000000000000000000000000000000]
empty              (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
conv_i_i_i         (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
conv_i             (sext             ) [ 001111111111111111111111111111111111111111111111111111]
store_ln290        (store            ) [ 000000000000000000000000000000000000000000000000000000]
br_ln290           (br               ) [ 000000000000000000000000000000000000000000000000000000]
dim_1              (load             ) [ 000111111111111111111111111111111111111111111111111111]
icmp_ln290         (icmp             ) [ 001111111111111111111111111111111111111111111111111111]
empty_93           (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
add_ln290          (add              ) [ 000000000000000000000000000000000000000000000000000000]
br_ln290           (br               ) [ 000000000000000000000000000000000000000000000000000000]
trunc_ln712        (trunc            ) [ 000100000000000000000000000000000000000000000000000000]
store_ln290        (store            ) [ 000000000000000000000000000000000000000000000000000000]
ret_ln297          (ret              ) [ 000000000000000000000000000000000000000000000000000000]
call_ln712         (call             ) [ 000000000000000000000000000000000000000000000000000000]
sum_V_loc_load     (load             ) [ 000000000000000000000000000000000000000000000000000000]
t                  (bitconcatenate   ) [ 000001111111111111111111111111111111111111111111111111]
zext_ln290         (zext             ) [ 000000000000000000000000000000000000000000000000000000]
specloopname_ln290 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000]
sdiv_ln1201        (sdiv             ) [ 000000000000000000000000000000000000000000000000000000]
trunc_ln712_1      (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
h_graph_V_addr     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000]
store_ln295        (store            ) [ 000000000000000000000000000000000000000000000000000000]
br_ln0             (br               ) [ 000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_of_nodes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_nodes"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_nodes_features_skip_concat_bias_V_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_nodes_features_skip_concat_bias_V_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_nodes_features_skip_concat_bias_V_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_nodes_features_skip_concat_bias_V_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_nodes_features_skip_concat_bias_V_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_nodes_features_skip_concat_bias_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_nodes_features_skip_concat_bias_V_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_nodes_features_skip_concat_bias_V_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_nodes_features_skip_concat_bias_V_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_nodes_features_skip_concat_bias_V_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_nodes_features_skip_concat_bias_V_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_nodes_features_skip_concat_bias_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_nodes_features_skip_concat_bias_V_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="out_nodes_features_skip_concat_bias_V_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_nodes_features_skip_concat_bias_V_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_nodes_features_skip_concat_bias_V_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="h_graph_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_graph_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_18"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_19"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_20"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_21"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_22"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_23"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_24"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_25"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_26"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_27"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_28"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_29"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_30"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_31"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_33"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_34"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_35"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_36"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_37"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_38"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_39"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_40"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_41"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_42"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_43"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_44"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_45"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_46"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_47"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_48"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_49"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_50"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_51"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_52"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_53"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_54"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_55"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_56"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_57"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_58"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_59"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_60"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_61"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_62"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_nodes_features_skip_concat_bias_V_63"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i10.i18"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="global_mean_pooling_Pipeline_VITIS_LOOP_292_2"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i28.i18"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="dim_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dim/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sum_V_loc_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_V_loc/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="num_of_nodes_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_nodes_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="h_graph_V_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="28" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="5" slack="0"/>
<pin id="188" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_graph_V_addr/53 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln295_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="0"/>
<pin id="196" dir="0" index="4" bw="8" slack="0"/>
<pin id="197" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="198" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="28" slack="2147483647"/>
<pin id="199" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln295/53 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="0" index="2" bw="4" slack="0"/>
<pin id="205" dir="0" index="3" bw="28" slack="1"/>
<pin id="206" dir="0" index="4" bw="28" slack="0"/>
<pin id="207" dir="0" index="5" bw="28" slack="0"/>
<pin id="208" dir="0" index="6" bw="28" slack="0"/>
<pin id="209" dir="0" index="7" bw="28" slack="0"/>
<pin id="210" dir="0" index="8" bw="28" slack="0"/>
<pin id="211" dir="0" index="9" bw="28" slack="0"/>
<pin id="212" dir="0" index="10" bw="28" slack="0"/>
<pin id="213" dir="0" index="11" bw="28" slack="0"/>
<pin id="214" dir="0" index="12" bw="28" slack="0"/>
<pin id="215" dir="0" index="13" bw="28" slack="0"/>
<pin id="216" dir="0" index="14" bw="28" slack="0"/>
<pin id="217" dir="0" index="15" bw="28" slack="0"/>
<pin id="218" dir="0" index="16" bw="28" slack="0"/>
<pin id="219" dir="0" index="17" bw="28" slack="0"/>
<pin id="220" dir="0" index="18" bw="28" slack="0"/>
<pin id="221" dir="0" index="19" bw="28" slack="0"/>
<pin id="222" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln712/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="conv_i_i_i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="28" slack="0"/>
<pin id="246" dir="0" index="1" bw="10" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="conv_i_i_i/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="conv_i_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="28" slack="0"/>
<pin id="254" dir="1" index="1" bw="46" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln290_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="5" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln290/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="dim_1_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dim_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln290_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="5" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln290/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln290_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln290/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln712_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln712/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln290_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="5" slack="1"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln290/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sum_V_loc_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="28" slack="3"/>
<pin id="288" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_loc_load/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="t_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="46" slack="0"/>
<pin id="291" dir="0" index="1" bw="28" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="46" slack="0"/>
<pin id="299" dir="0" index="1" bw="28" slack="3"/>
<pin id="300" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1201/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln290_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="51"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln290/53 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln712_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="28" slack="0"/>
<pin id="308" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln712_1/53 "/>
</bind>
</comp>

<comp id="311" class="1005" name="dim_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="dim "/>
</bind>
</comp>

<comp id="318" class="1005" name="num_of_nodes_read_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_of_nodes_read "/>
</bind>
</comp>

<comp id="323" class="1005" name="sum_V_loc_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="28" slack="1"/>
<pin id="325" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_loc "/>
</bind>
</comp>

<comp id="329" class="1005" name="conv_i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="46" slack="3"/>
<pin id="331" dir="1" index="1" bw="46" slack="3"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="334" class="1005" name="dim_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="51"/>
<pin id="336" dir="1" index="1" bw="5" slack="51"/>
</pin_list>
<bind>
<opset="dim_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="trunc_ln712_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="1"/>
<pin id="344" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln712 "/>
</bind>
</comp>

<comp id="347" class="1005" name="t_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="46" slack="1"/>
<pin id="349" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="173"><net_src comp="36" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="168" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="200"><net_src comp="184" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="223"><net_src comp="160" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="201" pin=4"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="201" pin=5"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="201" pin=6"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="201" pin=7"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="201" pin=8"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="201" pin=9"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="201" pin=10"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="201" pin=11"/></net>

<net id="232"><net_src comp="18" pin="0"/><net_sink comp="201" pin=12"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="201" pin=13"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="201" pin=14"/></net>

<net id="235"><net_src comp="24" pin="0"/><net_sink comp="201" pin=15"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="201" pin=16"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="201" pin=17"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="201" pin=18"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="201" pin=19"/></net>

<net id="243"><net_src comp="178" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="146" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="148" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="150" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="152" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="261" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="158" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="261" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="285"><net_src comp="270" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="294"><net_src comp="162" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="286" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="148" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="309"><net_src comp="297" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="191" pin=4"/></net>

<net id="314"><net_src comp="170" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="321"><net_src comp="178" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="326"><net_src comp="174" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="332"><net_src comp="252" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="337"><net_src comp="261" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="345"><net_src comp="276" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="350"><net_src comp="289" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="297" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_nodes_features_skip_concat_bias_V_0 | {}
	Port: out_nodes_features_skip_concat_bias_V_1 | {}
	Port: out_nodes_features_skip_concat_bias_V_2 | {}
	Port: out_nodes_features_skip_concat_bias_V_3 | {}
	Port: out_nodes_features_skip_concat_bias_V_4 | {}
	Port: out_nodes_features_skip_concat_bias_V_5 | {}
	Port: out_nodes_features_skip_concat_bias_V_6 | {}
	Port: out_nodes_features_skip_concat_bias_V_7 | {}
	Port: out_nodes_features_skip_concat_bias_V_8 | {}
	Port: out_nodes_features_skip_concat_bias_V_9 | {}
	Port: out_nodes_features_skip_concat_bias_V_10 | {}
	Port: out_nodes_features_skip_concat_bias_V_11 | {}
	Port: out_nodes_features_skip_concat_bias_V_12 | {}
	Port: out_nodes_features_skip_concat_bias_V_13 | {}
	Port: out_nodes_features_skip_concat_bias_V_14 | {}
	Port: out_nodes_features_skip_concat_bias_V_15 | {}
	Port: h_graph_V | {53 }
 - Input state : 
	Port: global_mean_pooling : num_of_nodes | {1 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_0 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_1 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_2 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_3 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_4 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_5 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_6 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_7 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_8 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_9 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_10 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_11 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_12 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_13 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_14 | {2 3 }
	Port: global_mean_pooling : out_nodes_features_skip_concat_bias_V_15 | {2 3 }
	Port: global_mean_pooling : h_graph_V | {}
  - Chain level:
	State 1
		conv_i_i_i : 1
		conv_i : 2
		store_ln290 : 1
	State 2
		icmp_ln290 : 1
		add_ln290 : 1
		br_ln290 : 2
		trunc_ln712 : 1
		call_ln712 : 2
		store_ln290 : 2
	State 3
	State 4
		t : 1
		sdiv_ln1201 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		trunc_ln712_1 : 1
		h_graph_V_addr : 1
		store_ln295 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                     |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   call   | grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201 |  6.192  |   669   |   238   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   sdiv   |                        grp_fu_297                        |    0    |   562   |   339   |
|----------|----------------------------------------------------------|---------|---------|---------|
|    add   |                     add_ln290_fu_270                     |    0    |    0    |    12   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   icmp   |                     icmp_ln290_fu_264                    |    0    |    0    |    9    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   read   |               num_of_nodes_read_read_fu_178              |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                       empty_fu_240                       |    0    |    0    |    0    |
|   trunc  |                    trunc_ln712_fu_276                    |    0    |    0    |    0    |
|          |                   trunc_ln712_1_fu_306                   |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                     conv_i_i_i_fu_244                    |    0    |    0    |    0    |
|          |                         t_fu_289                         |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   sext   |                       conv_i_fu_252                      |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   zext   |                     zext_ln290_fu_302                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                          |  6.192  |   1231  |   598   |
|----------|----------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      conv_i_reg_329     |   46   |
|      dim_1_reg_334      |    5   |
|       dim_reg_311       |    5   |
|num_of_nodes_read_reg_318|   32   |
|    sum_V_loc_reg_323    |   28   |
|        t_reg_347        |   46   |
|   trunc_ln712_reg_342   |    4   |
+-------------------------+--------+
|          Total          |   166  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_global_mean_pooling_Pipeline_VITIS_LOOP_292_2_fu_201 |  p2  |   2  |   4  |    8   ||    9    |
|                        grp_fu_297                        |  p0  |   2  |  46  |   92   ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                          |      |      |      |   100  ||  0.774  ||    18   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |  1231  |   598  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   166  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |  1397  |   616  |
+-----------+--------+--------+--------+
