# DSi Atheros Wifi - Internal I/O - 034000h - More Stuff (hw6)



```
+-----------------------------------------------------------------------+
|      _______                                                          |
| ___________________________ STEREO __________________________________ |
+-----------------------------------------------------------------------+
```


**ATH:034000h - STEREO0_CONFIG**

```
+-----------------------------------------------------------------------+
|       0-7    POSEDGE                                                  |
|       8      MASTER                                                   |
|       9      SAMPLE_CNT_CLEAR_TYPE                                    |
|       10     MCK_SEL                                                  |
|       11     I2S_WORD_SIZE                                            |
|       12-13  DATA_WORD_SIZE                                           |
|       14-15  STEREO_MONO                                              |
|       16     MIC_WORD_SIZE                                            |
|       17     PCM_SWAP                                                 |
|       18     I2S_DELAY                                                |
|       19     RESET                                                    |
|       20     MIC_RESET                                                |
|       21     ENABLE                                                   |
|       22     REFCLK_SEL                                               |
|       23     SPDIF_ENABLE                                             |
+-----------------------------------------------------------------------+
```


**ATH:034004h - STEREO0_VOLUME**

```
+-----------------------------------------------------------------------+
|       0-4    CHANNEL0                                                 |
|       8-12   CHANNEL1                                                 |
+-----------------------------------------------------------------------+
```


**ATH:034008h - STEREO_MASTER_CLOCK**

```
+-----------------------------------------------------------------------+
|       0      MCK_SEL                                                  |
+-----------------------------------------------------------------------+
```


**ATH:03400Ch - STEREO0_TX_SAMPLE_CNT_LSB**
**ATH:034010h - STEREO0_TX_SAMPLE_CNT_MSB**
**ATH:034014h - STEREO0_RX_SAMPLE_CNT_LSB**
**ATH:034018h - STEREO0_RX_SAMPLE_CNT_MSB**

```
+-----------------------------------------------------------------------+
|       0-15   CH0                                                      |
|       16-31  CH1                                                      |
+-----------------------------------------------------------------------+
```



```
+-----------------------------------------------------------------------+
|      _______                                                          |
| _________________________ CHKSUM SEG ________________________________ |
+-----------------------------------------------------------------------+
```


**ATH:035000h - CHKSUM_ACC_DMATX_CONTROL0**
**ATH:035004h - CHKSUM_ACC_DMATX_CONTROL1**
**ATH:035008h - CHKSUM_ACC_DMATX_CONTROL2**
**ATH:03500Ch - CHKSUM_ACC_DMATX_CONTROL3**

```
+-----------------------------------------------------------------------+
|       0      TXEN                                                     |
|       1      LITTLEENDIAN                                             |
+-----------------------------------------------------------------------+
```


**ATH:035010h - CHKSUM_ACC_DMATX_DESC0**
**ATH:035014h - CHKSUM_ACC_DMATX_DESC1**
**ATH:035018h - CHKSUM_ACC_DMATX_DESC2**
**ATH:03501Ch - CHKSUM_ACC_DMATX_DESC3**

```
+-----------------------------------------------------------------------+
|       0-31   ADDR                                                     |
+-----------------------------------------------------------------------+
```


**ATH:035020h - CHKSUM_ACC_DMATX_DESC_STATUS**

```
+-----------------------------------------------------------------------+
|       0      UNDERRUN0                                                |
|       1      UNDERRUN1                                                |
|       2      UNDERRUN2                                                |
|       3      UNDERRUN3                                                |
|       4      BUSERROR                                                 |
|       5-8    DESC_INTR                                                |
|       16-23  PKTCNT0                                                  |
|       24-25  CHAIN_NUM                      (R)                       |
+-----------------------------------------------------------------------+
```


**ATH:035024h - CHKSUM_ACC_DMATX_ARB_CFG**

```
+-----------------------------------------------------------------------+
|       0      RRMODE                                                   |
|       8-13   WGT0                                                     |
|       14-19  WGT1                                                     |
|       20-25  WGT2                                                     |
|       26-31  WGT3                                                     |
+-----------------------------------------------------------------------+
```


**ATH:035028h - CHKSUM_ACC_RR_PKTCNT01 ;PKT CNT0..1**
**ATH:03502Ch - CHKSUM_ACC_RR_PKTCNT23 ;PKT CNT2..3**

```
+-----------------------------------------------------------------------+
|       0-8    PKTCNT0 / PKTCNT2   ;9bit each                           |
|       16-24  PKTCNT1 / PKTCNT3                                        |
+-----------------------------------------------------------------------+
```


**ATH:035030h - CHKSUM_ACC_TXST_PKTCNT**

```
+-----------------------------------------------------------------------+
|       0-7    N/A ?                                                    |
|       8-15   PKTCNT1             ;8bit each                           |
|       16-23  PKTCNT2                                                  |
|       24-31  PKTCNT3                                                  |
+-----------------------------------------------------------------------+
```


**ATH:035034h - CHKSUM_ACC_DMARX_CONTROL**

```
+-----------------------------------------------------------------------+
|       0      RXEN                                                     |
|       1      LITTLEENDIAN                                             |
+-----------------------------------------------------------------------+
```


**ATH:035038h - CHKSUM_ACC_DMARX_DESC**

```
+-----------------------------------------------------------------------+
|       0-31   ADDR                                                     |
+-----------------------------------------------------------------------+
```


**ATH:03503Ch - CHKSUM_ACC_DMARX_DESC_STATUS**

```
+-----------------------------------------------------------------------+
|       0      OVERFLOW                                                 |
|       1      BUSERROR                                                 |
|       2      DESC_INTR                                                |
|       16-23  PKTCNT                                                   |
+-----------------------------------------------------------------------+
```


**ATH:035040h - CHKSUM_ACC_INTR (R) ;ACC Interrupt (readonly)**
**ATH:035044h - CHKSUM_ACC_IMASK ;ACC Interrupt Mask**

```
+-----------------------------------------------------------------------+
|       0-3    RX_VAL                                                   |
|       4-16   TX_VAL                                                   |
+-----------------------------------------------------------------------+
```


**ATH:035048h - CHKSUM_ACC_ARB_BURST**

```
+-----------------------------------------------------------------------+
|       0-9    MAX_TX                                                   |
|       10     INCR16_EN                                                |
|       11     INCR8_EN                                                 |
|       16-25  MAX_RX                                                   |
+-----------------------------------------------------------------------+
```


**ATH:035050h - CHKSUM_ACC_RESET_DMA**

```
+-----------------------------------------------------------------------+
|       0      TX                                                       |
|       1      RX                                                       |
+-----------------------------------------------------------------------+
```


**ATH:035054h - CHKSUM_CONFIG**

```
+-----------------------------------------------------------------------+
|       0      CHKSUM_SWAP                                              |
|       4-9    TXFIFO_MAX_TH                                            |
|       16-21  TXFIFO_MIN_TH                                            |
|       22-31  SPARE                                                    |
+-----------------------------------------------------------------------+
```



```
+-----------------------------------------------------------------------+
|      _______                                                          |
| ____________________________ MMAC ___________________________________ |
+-----------------------------------------------------------------------+
```


**ATH:038000h - RX_FRAME0**
**ATH:038008h - RX_FRAME1**

```
+-----------------------------------------------------------------------+
|       0      OWN                                                      |
|       1-12   LEN                            (R)                       |
|       13-14  SEQ_NUM                        (R)                       |
+-----------------------------------------------------------------------+
```


**ATH:038004h - RX_FRAME_0**
**ATH:03800Ch - RX_FRAME_1**

```
+-----------------------------------------------------------------------+
|       0-31   ADDR                                                     |
+-----------------------------------------------------------------------+
```


**ATH:038010h - MMAC_INTERRUPT_RAW**
**ATH:038014h - MMAC_INTERRUPT_EN**

```
+-----------------------------------------------------------------------+
|       0      RX_DONE0                                                 |
|       1      RX_CRC_FAIL0                                             |
|       2      ACK_RESP_FAIL0                                           |
|       3      RX_DONE1                                                 |
|       4      RX_CRC_FAIL1                                             |
|       5      ACK_RESP_FAIL1                                           |
|       6      RX_ERR_OVERFLOW                                          |
|       7      TX_DONE                                                  |
|       8      TX_DONE_ACK_MISSING                                      |
|       9      TX_DONE_ACK_RECEIVED                                     |
|       10     TX_ERROR                                                 |
+-----------------------------------------------------------------------+
```


**ATH:038018h - RX_PARAM1**

```
+-----------------------------------------------------------------------+
|       0-31   VAP_ADDR_L                                               |
+-----------------------------------------------------------------------+
```


**ATH:03801Ch - RX_PARAM0**

```
+-----------------------------------------------------------------------+
|       0-15   VAP_ADDR_U                                               |
|       16-21  SIFS                                                     |
|       22-23  CAPTURE_MODE                                             |
|       24-26  TYPE_FILTER                                              |
|       27     LIVE_MODE                                                |
+-----------------------------------------------------------------------+
```


**ATH:038020h - TX_COMMAND0**

```
+-----------------------------------------------------------------------+
|       0-11   LEN                                                      |
|       12     CRC                                                      |
|       13     EXP_ACK                                                  |
+-----------------------------------------------------------------------+
```


**ATH:038024h - TX_COMMAND**

```
+-----------------------------------------------------------------------+
|       0-31   ADDR                                                     |
+-----------------------------------------------------------------------+
```


**ATH:038028h - TX_PARAM**

```
+-----------------------------------------------------------------------+
|       0      ACK_MODE_EN                                              |
|       1-6    ACK_TIMEOUT                                              |
|       7-14   BACKOFF                                                  |
|       15     FORCE_ACKF_RSSI                                          |
|       16-23  ACKF_RSSI                                                |
+-----------------------------------------------------------------------+
```


**ATH:03802Ch - BEACON_PARAM**

```
+-----------------------------------------------------------------------+
|       0-15   INTERVAL                                                 |
|       16-27  LEN                                                      |
|       28     EN                                                       |
|       29     CRC                                                      |
|       30     RESET_TS                                                 |
+-----------------------------------------------------------------------+
```


**ATH:038030h - BEACON**

```
+-----------------------------------------------------------------------+
|       0-31   ADDR                                                     |
+-----------------------------------------------------------------------+
```


**ATH:038034h - TSF_L**
**ATH:038038h - TSF_U**

```
+-----------------------------------------------------------------------+
|       0-31   COUNT                                                    |
+-----------------------------------------------------------------------+
```



```
+-----------------------------------------------------------------------+
|      _______                                                          |
| ____________________________ FPGA ___________________________________ |
+-----------------------------------------------------------------------+
```


**ATH:039000h - FPGA_REG1**

```
+-----------------------------------------------------------------------+
|       2      DCM_RELEASE                                              |
|       4-7    EMUL_RADIO_CLOCK_RATIO                                   |
|       8-9    LONG_SHIFT_CHAIN_OVERRIDE_INDEX                          |
|       10     ENABLE_LONG_SHIFT_CHAIN_OVERRIDE_INDEX                   |
|       11-15  LONG_SHIFT_DRIVE_PHASE                                   |
|       16-20  LONG_SHIFT_SAMPLE_PHASE                                  |
|       21-30  SPARE_FPGA_REG1                                          |
|       31     FPGA_SRIF_DELAY                                          |
+-----------------------------------------------------------------------+
```


**ATH:039004h - FPGA_REG2**

```
+-----------------------------------------------------------------------+
|       0-3    FPGA_PLATFORM_TYPE                                       |
|       4-7    FPGA_IP_RELEASE_VERSION                                  |
|       8-11   FPGA_IP_REVISION                                         |
|       12     FPGA_OWL_PLL_ENABLED                                     |
|       13     FPGA_LOOPBACK_I2C                                        |
|       14-31  FPGA_SPARE                                               |
+-----------------------------------------------------------------------+
```


**ATH:039008h - FPGA_REG4**

```
+-----------------------------------------------------------------------+
|       0      RADIO_0_TCK                                              |
|       1      RADIO_0_TDI                                              |
|       2      RADIO_0_TMS                                              |
|       3      RADIO_0_TDO                                              |
+-----------------------------------------------------------------------+
```



```
+-----------------------------------------------------------------------+
|      ______                                                           |
| _________________________ BRIDGE INTR _______________________________ |
+-----------------------------------------------------------------------+
```


**ATH:040000h - INTERRUPT**
**ATH:040004h - INTERRUPT_MASK**

```
+-----------------------------------------------------------------------+
|       0-7    RX_(0..7)_COMPLETE                                       |
|       8-15   RX_(0..7)_END                                            |
|       16-23  TX_(0..7)_COMPLETE                                       |
|       24-31  TX_(0..7)_END                                            |
+-----------------------------------------------------------------------+
```



```
+-----------------------------------------------------------------------+
|      ______                                                           |
| _____________________________ MII ___________________________________ |
+-----------------------------------------------------------------------+
```


**ATH:040100h - MII0_CNTL**

```
+-----------------------------------------------------------------------+
|       0-1    SELECT                                                   |
|       2      MASTER                                                   |
|       4-5    SPEED                                                    |
|       8-9    RGMII_DELAY                                              |
+-----------------------------------------------------------------------+
```


**ATH:040104h - STAT_CNTL (whatever, MII related?)**

```
+-----------------------------------------------------------------------+
|       0      AUTOZ                                                    |
|       1      CLRCNT                                                   |
|       2      STEN                                                     |
|       3      GIG                                                      |
+-----------------------------------------------------------------------+
```



```
+-----------------------------------------------------------------------+
|      _______                                                          |
| ____________________________ MDIO ___________________________________ |
+-----------------------------------------------------------------------+
```


- **ATH:040200h - MDIO_REG\[0..7\]**

```
+-----------------------------------------------------------------------+
|       0-15   VALUE                                                    |
+-----------------------------------------------------------------------+
```


**ATH:040220h - MDIO_ISR**

```
+-----------------------------------------------------------------------+
|       0-7    REGS                                                     |
|       8-15   MASK                                                     |
+-----------------------------------------------------------------------+
```


**ATH:040224h - PHY_ADDR (whatever, MDIO related?)**

```
+-----------------------------------------------------------------------+
|       0-2    VAL                                                      |
+-----------------------------------------------------------------------+
```



```
+-----------------------------------------------------------------------+
|      _______                                                          |
| ________________________ BRIDGE RX/TX _______________________________ |
+-----------------------------------------------------------------------+
```


**ATH:040800h - GMAC_RX_0_DESC_START_ADDRESS**
**ATH:040C00h - GMAC_TX_0_DESC_START_ADDRESS**

```
+-----------------------------------------------------------------------+
|       0-31   ADDRESS                                                  |
+-----------------------------------------------------------------------+
```


**ATH:040804h - GMAC_RX_0_DMA_START**
**ATH:040C04h - GMAC_TX_0_DMA_START**

```
+-----------------------------------------------------------------------+
|       0      START                                                    |
|       4      RESTART                                                  |
+-----------------------------------------------------------------------+
```


**ATH:040C08h - GMAC_TX_0_INTERRUPT_LIMIT**

```
+-----------------------------------------------------------------------+
|       0-3    COUNT                                                    |
|       4-15   TIMEOUT                                                  |
+-----------------------------------------------------------------------+
```


**ATH:040808h - GMAC_RX_0_BURST_SIZE**
**ATH:040C0Ch - GMAC_TX_0_BURST_SIZE**

```
+-----------------------------------------------------------------------+
|       0-1    BURST                                                    |
+-----------------------------------------------------------------------+
```


**ATH:04080Ch - GMAC_RX_0_PKT_OFFSET**

```
+-----------------------------------------------------------------------+
|       0-7    OFFSET                                                   |
+-----------------------------------------------------------------------+
```


**ATH:040810h - GMAC_RX_0_CHECKSUM**

```
+-----------------------------------------------------------------------+
|       0      TCP                                                      |
|       1      UDP                                                      |
+-----------------------------------------------------------------------+
```


**ATH:040814h - GMAC_RX_0_DBG_RX**

```
+-----------------------------------------------------------------------+
|       0-3    STATE                                                    |
+-----------------------------------------------------------------------+
```


**ATH:040C10h - GMAC_TX_0_DBG_TX**

```
+-----------------------------------------------------------------------+
|       16-31  FIFO_TOTAL_LEN                                           |
|       0-2    STATE                                                    |
+-----------------------------------------------------------------------+
```


**ATH:040818h - GMAC_RX_0_DBG_RX_CUR_ADDR**
**ATH:040C14h - GMAC_TX_0_DBG_TX_CUR_ADDR**

```
+-----------------------------------------------------------------------+
|       0-31   ADDR                                                     |
+-----------------------------------------------------------------------+
```


**ATH:04081Ch - GMAC_RX_0_DATA_SWAP**
**ATH:040C18h - GMAC_TX_0_DATA_SWAP**

```
+-----------------------------------------------------------------------+
|       0      SWAP                                                     |
|       1      SWAPD                                                    |
+-----------------------------------------------------------------------+
```



```
+-----------------------------------------------------------------------+
|      _______                                                          |
| __________________________ USB CAST _________________________________ |
+-----------------------------------------------------------------------+
```


**ATH:054000h - ENDP0**

```
+-----------------------------------------------------------------------+
|       0-7    MAXP                                                     |
|       16     STALL                                                    |
|       17     HSNAK                                                    |
|       20     DSTALL                                                   |
|       23     CHGSETUP                                                 |
+-----------------------------------------------------------------------+
```


**ATH:054008h - OUT1ENDP**
**ATH:054010h - OUT2ENDP**
**ATH:054018h - OUT3ENDP**
**ATH:054020h - OUT4ENDP**
**ATH:054028h - OUT5ENDP**
**ATH:05400Ch - IN1ENDP**
**ATH:054014h - IN2ENDP**
**ATH:05401Ch - IN3ENDP**
**ATH:054024h - IN4ENDP**
**ATH:05402Ch - IN5ENDP**

```
+-----------------------------------------------------------------------+
|       0-10   MAXP                                                     |
|       18-19  TYPE                                                     |
|       20-21  ISOD                                                     |
|       22     STALL                                                    |
|       23     VAL                                                      |
|       24     ISOERR                                                   |
|                                                                       |
|  28     HCSET          ;<-- for INxENDP registers only (not OUTxENDP) |
+-----------------------------------------------------------------------+
```


**ATH:05408Ch - USBMODESTATUS**

```
+-----------------------------------------------------------------------+
|       0      LS                                                       |
|       1      FS                                                       |
|       2      HS                                                       |
|       4      HOST                                                     |
|       5      DEVICE                                                   |
+-----------------------------------------------------------------------+
```


**ATH:054188h - EPIRQ ;Endpoint Interrupt Request**
**ATH:054194h - EPIEN ;Endpoint Interrupt Enable**

```
+-----------------------------------------------------------------------+
|       0-15   IN 0..15                                                 |
|       16-31  OUT 0..15                                                |
+-----------------------------------------------------------------------+
```


**ATH:05418Ch - USBIRQ ;USB Interrupt Request**
**ATH:054198h - PIEN ;P Interrupt Enable**

```
+-----------------------------------------------------------------------+
|       0      SUDAV          IR                                        |
|       1      SOF            IR                                        |
|       2      SUTOK          IR                                        |
|       3      SUSP           IR                                        |
|       4      URES           IR                                        |
|       5      HSPEED         IR                                        |
|       6      OVERFLOW       IR                                        |
|       7      LPM            IR                                        |
|       16-31  OUTP           NGIRQ ?                                   |
+-----------------------------------------------------------------------+
```


**ATH:0541A4h - FNCTRL**

```
+-----------------------------------------------------------------------+
|       0-2    MFR                                                      |
|       3-7    FRMNR0                                                   |
|       8-13   FRMNR1                                                   |
|       16-22  FNADDR                                                   |
|       24-31  CLKGATE                                                  |
+-----------------------------------------------------------------------+
```


**ATH:0541BCh - OTGREG**

```
+-----------------------------------------------------------------------+
|       0      OTGIRQ_IDLEIRQ                                           |
|       1      OTGIRQ_SRPDETIRQ                                         |
|       2      OTGIRQ_LOCSOFIRQ                                         |
|       3      OTGIRQ_VBUSERRIRQ                                        |
|       4      OTGIRQ_PERIPHIRQ                                         |
|       8-11   OTGSTATE                                                 |
|       16     OTGCTRL_BUSREQ                                           |
|       17     OTGCTRL_ABUSDROP                                         |
|       18     OTGCTRL_ASETBHNPEN                                       |
|       19     OTGCTRL_BHNPEN                                           |
|       20     OTGCTRL_SRPVBUSDETEN                                     |
|       21     OTGCTRL_SRPDATDETEN                                      |
|       23     OTGCTRL_FORCEBCONN                                       |
|       24     OTGSTATUS_BSE0SRP                                        |
|       25     OTGSTATUS_CONN                                           |
|       27     OTGSTATUS_ASESSVAL                                       |
|       28     OTGSTATUS_BSESSEND                                       |
|       29     OTGSTATUS_AVBUSVAL                                       |
|       30     OTGSTATUS_ID                                             |
+-----------------------------------------------------------------------+
```


**ATH:0541CCh - DMASTART**
**ATH:0541D0h - DMASTOP**

```
+-----------------------------------------------------------------------+
|       0-15   IN 0..15                                                 |
|       16..31 OUT 0..15                                                |
+-----------------------------------------------------------------------+
```


**ATH:054400h - EP0DMAADDR ;what is Endpoint 0, normal are 1..5, not
0?**
**ATH:054420h - EP1DMAADDR**
**ATH:054440h - EP2DMAADDR**
**ATH:054460h - EP3DMAADDR**
**ATH:054480h - EP4DMAADDR**
**ATH:0544A0h - EP5DMAADDR**

```
+-----------------------------------------------------------------------+
|       2-31   ADDR                                                     |
+-----------------------------------------------------------------------+
```


**ATH:05442Ch - OUT1DMACTRL**
**ATH:05444Ch - OUT2DMACTRL**
**ATH:05446Ch - OUT3DMACTRL**
**ATH:05448Ch - OUT4DMACTRL**
**ATH:0544ACh - OUT5DMACTRL**

```
+-----------------------------------------------------------------------+
|       2-15   RINGSIZ                                                  |
|       16     ENDIAN                                                   |
|       17     DMASTOP                                                  |
|       18     DMASTART                                                 |
|       20     DMATUNLIM                                                |
|       21     DMANINCR                                                 |
|       22     DMARING                                                  |
|       25     HLOCK                                                    |
|       26-27  HSIZE                                                    |
|       28-31  HRPROT                                                   |
+-----------------------------------------------------------------------+
```


**ATH:0D8000h - USB_IP_BASE**

```
+-----------------------------------------------------------------------+
|       ?                                                               |
+-----------------------------------------------------------------------+
```



```
+-----------------------------------------------------------------------+
|      ______                                                           |
| __________________________ I2C SLAVE ________________________________ |
+-----------------------------------------------------------------------+
```


**ATH:054E00h - I2CFIFOCONTROL ;FIFO Control**

```
+-----------------------------------------------------------------------+
|       0      FIFO RESET                                               |
|       1      FIFO PREFETCH                                            |
|       2-4    FIFO READ LENGTH                                         |
|       5-14   FIFO READ THRESHOLD                                      |
|       15     FIFO READ STALL                                          |
|       16-18  FIFO WRITE LENGTH                                        |
|       19-28  FIFO WRITE THRESHOLD                                     |
|       29     FIFO WRITE STALL                                         |
+-----------------------------------------------------------------------+
```


**ATH:054E04h - I2CFIFOREADPTR ;FIFO Read WR+RD Pointers**
**ATH:054E10h - I2CFIFOWRITEPTR ;FIFO Write WR+RD Pointers**

```
+-----------------------------------------------------------------------+
|       0-9    WR PTR                         (R)                       |
|       16-25  RD PTR                         (R)                       |
+-----------------------------------------------------------------------+
```


**ATH:054E08h - I2CFIFOREADUPDATE ;FIFO Read Update**
**ATH:054E14h - I2CFIFOWRITEUPDATE ;FIFO Write Update**

```
+-----------------------------------------------------------------------+
|       0-10   UPDATE                                                   |
+-----------------------------------------------------------------------+
```


**ATH:054E0Ch - I2CFIFOREADBASEADDR ;FIFO Read Base Address**
**ATH:054E18h - I2CFIFOWRITEBASEADDR ;FIFO Write Base Address**

```
+-----------------------------------------------------------------------+
|       0-31   BASE                                                     |
+-----------------------------------------------------------------------+
```


**ATH:054E1Ch - I2CMEMCONTROL ;Mem Control**

```
+-----------------------------------------------------------------------+
|       0      RESET                                                    |
|       1      FLUSH                                                    |
+-----------------------------------------------------------------------+
```


**ATH:054E20h - I2CMEMBASEADDR ;Mem Base Address**

```
+-----------------------------------------------------------------------+
|       0-31   BASE                                                     |
+-----------------------------------------------------------------------+
```


**ATH:054E24h - I2CREGREADDATA ;Reg Read Data**
**ATH:054E28h - I2CREGWRITEDATA ;Reg Write Data (R) ;uh, write is
read-only?**

```
+-----------------------------------------------------------------------+
|       0-31   DATA                                                     |
+-----------------------------------------------------------------------+
```


**ATH:054E2Ch - I2CREGCONTROL ;Reg Control**

```
+-----------------------------------------------------------------------+
|       0      RESET                                                    |
|       1      READ STALL                                               |
|       2      WRITE STALL                                              |
|       3-5    READ COUNT                (R)                            |
|       6-8    WRITE COUNT               (R)                            |
|       9      READ EMPTY                (R)                            |
|       10     WRITE FULL                (R)                            |
+-----------------------------------------------------------------------+
```


**ATH:054E30h - I2CCSRREADDATA ;Csr Read Data**
**ATH:054E34h - I2CCSRWRITEDATA ;Csr Write Data (R) ;uh, write is
read-only?**

```
+-----------------------------------------------------------------------+
|       0-5    DATA (6bit, what is that?)                               |
+-----------------------------------------------------------------------+
```


**ATH:054E38h - I2CCSRCONTROL ;Csr Control**

```
+-----------------------------------------------------------------------+
|       0-7    READDELAY                                                |
|       8      CLOCKREQUESTENABLE                                       |
|       9-11   FILTERCLOCKSELECT                                        |
|       12-14  FILTERCLOCKSCALE                                         |
|       15-17  FILTERSDARXSELECT                                        |
|       18-20  FILTERSCLRXSELECT                                        |
+-----------------------------------------------------------------------+
```


**ATH:054E3Ch - I2CFILTERSIZE ;Filter Size**

```
+-----------------------------------------------------------------------+
|       0-7    SDA RX SIZE                                              |
|       8-15   SCL RX SIZE                                              |
+-----------------------------------------------------------------------+
```


**ATH:054E40h - I2CADDR ;Address**

```
+-----------------------------------------------------------------------+
|       0-6    FIFO ADDR                                                |
|       8-14   MEM ADDR                                                 |
|       16-22  REG ADDR                                                 |
|       24-30  CSR ADDR                                                 |
+-----------------------------------------------------------------------+
```


**ATH:054E44h - I2CINT ;Interrupt Status**
**ATH:054E48h - I2CINTEN ;Interrupt Enable**

```
+-----------------------------------------------------------------------+
|       0      FIFO READ START INT            ;\                        
|       1      FIFO READ FINISH INT           ;                         |
|       2      FIFO WRITE START INT           ;                         |
|       3      FIFO WRITE FINISH INT          ; R/W                     |
|       4      REG READ START INT             ;                         |
|       5      REG READ FINISH INT            ;                         |
|       6      REG WRITE START INT            ;                         |
|       7      REG WRITE FINISH INT           ;/                        |
|       8      FIFO READ EMPTY INT            ;\                        
|       9      FIFO WRITE FULL INT            ; For Status: R           |
|       10     FIFO READ THRESHOLD INT        ; For Enable: R/W         |
|       11     FIFO WRITE THRESHOLD INT       ;/                        |
|       12     CSR INT                        ;-R/W                     |
+-----------------------------------------------------------------------+
```


**ATH:054E4Ch - I2CINTCSR ;Int Csr**

```
+-----------------------------------------------------------------------+
|       0      INT    ;Status            (R)                            |
|       1      INTEN  ;Enable                                           |
+-----------------------------------------------------------------------+
```



```
+-----------------------------------------------------------------------+
|      ______                                                           |
| ___________________________ MAP I2S _________________________________ |
+-----------------------------------------------------------------------+
```


**ATH:055000h - MBOX_FIFO**

```
+-----------------------------------------------------------------------+
|       0-19   DATA                                                     |
+-----------------------------------------------------------------------+
```


**ATH:055004h - MBOX_FIFO_STATUS**

```
+-----------------------------------------------------------------------+
|       0      FULL                                                     |
|       2      EMPTY                                                    |
+-----------------------------------------------------------------------+
```


**ATH:055008h - MBOX_DMA_POLICY**

```
+-----------------------------------------------------------------------+
|       0      RX_ORDER                                                 |
|       1      RX_QUANTUM                                               |
|       2      TX_ORDER                                                 |
|       3      TX_QUANTUM                                               |
|       4-7    TX_FIFO_THRESH0                                          |
+-----------------------------------------------------------------------+
```


**ATH:05500Ch - MBOX0_DMA_RX_DESCRIPTOR_BASE**
**ATH:055014h - MBOX0_DMA_TX_DESCRIPTOR_BASE**

```
+-----------------------------------------------------------------------+
|       2-27   ADDRESS                                                  |
+-----------------------------------------------------------------------+
```


**ATH:055010h - MBOX0_DMA_RX_CONTROL**
**ATH:055018h - MBOX0_DMA_TX_CONTROL**

```
+-----------------------------------------------------------------------+
|       0      STOP                                                     |
|       1      START                                                    |
|       2      RESUME                                                   |
+-----------------------------------------------------------------------+
```


**ATH:05501Ch - MBOX_FRAME**

```
+-----------------------------------------------------------------------+
|       0      RX_SOM                                                   |
|       2      RX_EOM                                                   |
+-----------------------------------------------------------------------+
```


**ATH:055020h - FIFO_TIMEOUT**

```
+-----------------------------------------------------------------------+
|       0-7    VALUE                                                    |
|       8      ENABLE                                                   |
+-----------------------------------------------------------------------+
```


**ATH:055024h - MBOX_INT_STATUS**
**ATH:055028h - MBOX_INT_ENABLE**

```
+-----------------------------------------------------------------------+
|       0      RX_NOT_FULL                                              |
|       2      TX_NOT_EMPTY                                             |
|       4      RX_UNDERFLOW                                             |
|       5      TX_OVERFLOW                                              |
|       6      TX_DMA_COMPLETE                                          |
|       8      TX_DMA_EOM_COMPLETE                                      |
|       10     RX_DMA_COMPLETE                                          |
+-----------------------------------------------------------------------+
```


**ATH:05502Ch - MBOX_FIFO_RESET**

```
+-----------------------------------------------------------------------+
|       0      TX_INIT                                                  |
|       2      RX_INIT                                                  |
+-----------------------------------------------------------------------+
```


**ATH:055030h - MBOX_DEBUG_CHAIN0**
**ATH:055034h - MBOX_DEBUG_CHAIN1**

```
+-----------------------------------------------------------------------+
|       0-31   ADDRESS                                                  |
+-----------------------------------------------------------------------+
```


**ATH:055038h - MBOX_DEBUG_CHAIN0_SIGNALS**
**ATH:05503Ch - MBOX_DEBUG_CHAIN1_SIGNALS**

```
+-----------------------------------------------------------------------+
|       0-31   COLLECTION                                               |
+-----------------------------------------------------------------------+
```



```
+-----------------------------------------------------------------------+
|      _______                                                          |
| ___________________________ MAP RF __________________________________ |
+-----------------------------------------------------------------------+
```


- **ATH:xxx400h - INT_PENDING\[0..11\]**

```
+-----------------------------------------------------------------------+
|       0-31   REG (32bit x 12 entries)                                 |
+-----------------------------------------------------------------------+
```


**ATH:xxx460h - INT_SRC (R)**

```
+-----------------------------------------------------------------------+
|       0-11   REG (12bit)    (R)                                       |
+-----------------------------------------------------------------------+
```


**ATH:xxx430h - BB_WR_MASK_0**
**ATH:xxx434h - BB_WR_MASK_1**
**ATH:xxx438h - BB_WR_MASK_2**
**ATH:xxx43Ch - BB_WR_MASK_3**
**ATH:xxx448h - BB_RD_MASK_0**
**ATH:xxx44Ch - BB_RD_MASK_1**
**ATH:xxx450h - BB_RD_MASK_2**
**ATH:xxx454h - BB_RD_MASK_3**

```
+-----------------------------------------------------------------------+
|       0-10   REG (11bit)                                              |
+-----------------------------------------------------------------------+
```


**ATH:xxx440h - RF_WR_MASK_0**
**ATH:xxx444h - RF_WR_MASK_1**
**ATH:xxx458h - RF_RD_MASK_0**
**ATH:xxx45Ch - RF_RD_MASK_1**

```
+-----------------------------------------------------------------------+
|       0-8    REG (9bit)                                               |
+-----------------------------------------------------------------------+
```


- **ATH:xxx000h - RAM1\[0..255\]**

```
+-----------------------------------------------------------------------+
|       0-7    DATA (8bit)                                              |
|       8-31   -                                                        |
+-----------------------------------------------------------------------+
```


- **ATH:xxx800h - RAM2\[0..127\]**

```
+-----------------------------------------------------------------------+
|       0-6    DATA (7bit)                                              |
|       7-31   -                                                        |
+-----------------------------------------------------------------------+
```



```
+-----------------------------------------------------------------------+
|      _______                                                          |
| ____________________________ ODIN ___________________________________ |
+-----------------------------------------------------------------------+
```


**ATH:xxx000h - PHY_CTRL0**

```
+-----------------------------------------------------------------------+
|       0-2    PLL_ICP                                                  |
|       3-5    PLL_RS                                                   |
|       6-14   PLL_DIV                                                  |
|       15-17  PLL_MOD                                                  |
|       18     PLL_OVERIDE                                              |
|       19     TEST_SPEED_SELECT                                        |
|       20     RX_PATTERN_EN                                            |
|       21     TX_PATTERN_EN                                            |
|       22     ANA_LOOPBACK_EN                                          |
|       23     DIG_LOOPBACK_EN                                          |
|       24-31  LOOPBACK_ERR_CNT   (R)                                   |
+-----------------------------------------------------------------------+
```


**ATH:xxx004h - PHY_CTRL1**

```
+-----------------------------------------------------------------------+
|       0-1    RX_FILBW_SEL                                             |
|       2      RX_FORCERXON                                             |
|       3      RX_BYPASSEQ                                              |
|       4      RX_LOWR_PDET                                             |
|       5-6    RX_SELIR_100M                                            |
|       7      RX_SELVREF0P6                                            |
|       8      RX_SELVREF0P25                                           |
|       9-11   RX_RSVD                                                  |
|       12     NO_PLL_PWD                                               |
|       13     FORCE_SUSPEND                                            |
|       18-19  TX_PATTERN_SEL                                           |
|       20     USE_PLL_LOCKDETECT                                       |
|       21-22  USE_PLL_LOCK_DLY_SEL                                     |
|       23-25  CLKOBS_SEL                                               |
|       26     ENABLE_REFCLK_GATE                                       |
|       27     DISABLE_CLK_GATING                                       |
|       31     PLL_OBS_MODE_N                                           |
+-----------------------------------------------------------------------+
```


**ATH:xxx008h - PHY_CTRL2**

```
+-----------------------------------------------------------------------+
|       0      HSTXBIAS_PS_EN                                           |
|       1      HSRXPHASE_PS_EN                                          |
|       2-7    PWD_IPLL                                                 |
|       8-13   PWD_ISP                                                  |
|       20     TX_CAL_EN                                                |
|       21     TX_CAL_SEL                                               |
|       22-25  TX_MAN_CAL                                               |
|       26     TX_LCKDET_OVR                                            |
|       27-30  TX_RSVD                                                  |
|       31     PWD_EXTBIAS                                              |
+-----------------------------------------------------------------------+
```


**ATH:xxx00Ch - PHY_CTRL3**

```
+-----------------------------------------------------------------------+
|       0-18   PWD_ITX                                                  |
|       21     TX_DISABLE_SHORT_DET                                     |
|       22-24  TX_SELTEST                                               |
|       25     TX_STARTCAL                                              |
+-----------------------------------------------------------------------+
```


**ATH:xxx010h - PHY_CTRL4**

```
+-----------------------------------------------------------------------+
|       0-11   PWD_IRX                                                  |
+-----------------------------------------------------------------------+
```


**ATH:xxx014h - PHY_CTRL5**

```
+-----------------------------------------------------------------------+
|       0-6    TX_BIAS_DELAY                                            |
|       7-12   EB_WATERMARK                                             |
|       13     FORCE_IDDQ                                               |
|       14     FORCE_TEST_J                                             |
|       15     FORCE_TEST_K                                             |
|       16     FORCE_TEST_SE0_NAK                                       |
|       17     TEST_JK_OVERRIDE                                         |
|       18-19  XCVR_SEL                                                 |
|       20     TERM_SEL                                                 |
|       21     SUSPEND_N                                                |
|       22     DP_PULLDOWN                                              |
|       23     DM_PULLDOWN                                              |
|       24     HOST_DISCON_FIX_ON                                       |
|       25     HOST_DISCON_DETECT_ON                                    |
|       26-28  HOST_DISCON_SAMPLE_WIDTH                                 |
+-----------------------------------------------------------------------+
```


**ATH:xxx018h - PHY_CTRL6**

```
+-----------------------------------------------------------------------+
|       0      AVALID                                                   |
|       1      BVALID                                                   |
|       2      VBUSVALID                                                |
|       3      SESSEND                                                  |
|       4      IDDIG                                                    |
+-----------------------------------------------------------------------+
```


**ATH:xxx01Ch - PHY_STATUS (R)**

```
+-----------------------------------------------------------------------+
|       0-3    TX_CAL      (R)                                          |
+-----------------------------------------------------------------------+
```




