#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14b906490 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x14b91c910_0 .var "Clk", 0 0;
v0x14b91c9b0_0 .var "Reset", 0 0;
v0x14b91ca60_0 .var "Start", 0 0;
v0x14b91cb30_0 .var/i "counter", 31 0;
v0x14b91cbc0_0 .var/i "i", 31 0;
v0x14b91cc90_0 .var/i "outfile", 31 0;
E_0x14b908f80 .event posedge, v0x14b91c700_0;
S_0x14b9070c0 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x14b906490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x14b91c700_0 .net "clk_i", 0 0, v0x14b91c910_0;  1 drivers
v0x14b91c7b0_0 .net "rst_i", 0 0, v0x14b91c9b0_0;  1 drivers
v0x14b91c850_0 .net "start_i", 0 0, v0x14b91ca60_0;  1 drivers
S_0x14b90b490 .scope module, "Instruction_Memory" "Instruction_Memory" 3 38, 4 1 0, S_0x14b9070c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x14b91d090 .functor BUFZ 32, L_0x14b91cd40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14b906b70_0 .net *"_ivl_0", 31 0, L_0x14b91cd40;  1 drivers
v0x14b91aef0_0 .net *"_ivl_2", 31 0, L_0x14b91cf10;  1 drivers
v0x14b91afa0_0 .net *"_ivl_4", 29 0, L_0x14b91ce10;  1 drivers
L_0x140040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14b91b060_0 .net *"_ivl_6", 1 0, L_0x140040010;  1 drivers
o0x1400080d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14b91b110_0 .net "addr_i", 31 0, o0x1400080d0;  0 drivers
v0x14b91b200_0 .net "instr_o", 31 0, L_0x14b91d090;  1 drivers
v0x14b91b2b0 .array "memory", 255 0, 31 0;
L_0x14b91cd40 .array/port v0x14b91b2b0, L_0x14b91cf10;
L_0x14b91ce10 .part o0x1400080d0, 2, 30;
L_0x14b91cf10 .concat [ 30 2 0 0], L_0x14b91ce10, L_0x140040010;
S_0x14b91b380 .scope module, "PC" "PC" 3 30, 5 1 0, S_0x14b9070c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
o0x140008190 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b91b620_0 .net "clk_i", 0 0, o0x140008190;  0 drivers
o0x1400081c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14b91b6c0_0 .net "pc_i", 31 0, o0x1400081c0;  0 drivers
v0x14b91b770_0 .var "pc_o", 31 0;
o0x140008220 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b91b830_0 .net "rst_i", 0 0, o0x140008220;  0 drivers
o0x140008250 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b91b8d0_0 .net "start_i", 0 0, o0x140008250;  0 drivers
E_0x14b91b5f0/0 .event negedge, v0x14b91b830_0;
E_0x14b91b5f0/1 .event posedge, v0x14b91b620_0;
E_0x14b91b5f0 .event/or E_0x14b91b5f0/0, E_0x14b91b5f0/1;
S_0x14b91ba30 .scope module, "Registers" "Registers" 3 43, 6 1 0, S_0x14b9070c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x14b91d1e0 .functor BUFZ 32, L_0x14b91d140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14b91d370 .functor BUFZ 32, L_0x14b91d2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x140008370 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x14b91bd00_0 .net "RDaddr_i", 4 0, o0x140008370;  0 drivers
o0x1400083a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14b91bdc0_0 .net "RDdata_i", 31 0, o0x1400083a0;  0 drivers
o0x1400083d0 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x14b91be70_0 .net "RS1addr_i", 4 0, o0x1400083d0;  0 drivers
v0x14b91bf30_0 .net "RS1data_o", 31 0, L_0x14b91d1e0;  1 drivers
o0x140008430 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x14b91bfe0_0 .net "RS2addr_i", 4 0, o0x140008430;  0 drivers
v0x14b91c0d0_0 .net "RS2data_o", 31 0, L_0x14b91d370;  1 drivers
o0x140008490 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b91c180_0 .net "RegWrite_i", 0 0, o0x140008490;  0 drivers
v0x14b91c220_0 .net *"_ivl_0", 31 0, L_0x14b91d140;  1 drivers
L_0x1400400a0 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v0x14b91c2d0_0 .net *"_ivl_10", 6 0, L_0x1400400a0;  1 drivers
L_0x140040058 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v0x14b91c3e0_0 .net *"_ivl_2", 6 0, L_0x140040058;  1 drivers
v0x14b91c490_0 .net *"_ivl_8", 31 0, L_0x14b91d2b0;  1 drivers
o0x140008580 .functor BUFZ 1, C4<z>; HiZ drive
v0x14b91c540_0 .net "clk_i", 0 0, o0x140008580;  0 drivers
v0x14b91c5e0 .array/s "register", 31 0, 31 0;
E_0x14b91b540 .event posedge, v0x14b91c540_0;
L_0x14b91d140 .array/port v0x14b91c5e0, L_0x140040058;
L_0x14b91d2b0 .array/port v0x14b91c5e0, L_0x1400400a0;
    .scope S_0x14b91b380;
T_0 ;
    %wait E_0x14b91b5f0;
    %load/vec4 v0x14b91b830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14b91b770_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14b91b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x14b91b6c0_0;
    %assign/vec4 v0x14b91b770_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14b91b770_0;
    %assign/vec4 v0x14b91b770_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14b91ba30;
T_1 ;
    %wait E_0x14b91b540;
    %load/vec4 v0x14b91c180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x14b91bdc0_0;
    %load/vec4 v0x14b91bd00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14b91c5e0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14b906490;
T_2 ;
    %delay 25, 0;
    %load/vec4 v0x14b91c910_0;
    %inv;
    %store/vec4 v0x14b91c910_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14b906490;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b91cb30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b91cbc0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x14b91cbc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14b91cbc0_0;
    %store/vec4a v0x14b91b2b0, 4, 0;
    %load/vec4 v0x14b91cbc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b91cbc0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b91cbc0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x14b91cbc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14b91cbc0_0;
    %store/vec4a v0x14b91c5e0, 4, 0;
    %load/vec4 v0x14b91cbc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b91cbc0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call 2 33 "$readmemb", "instruction.txt", v0x14b91b2b0 {0 0 0};
    %vpi_func 2 36 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x14b91cc90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b91c910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b91c9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14b91ca60_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b91c9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14b91ca60_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x14b906490;
T_4 ;
    %wait E_0x14b908f80;
    %load/vec4 v0x14b91cb30_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %vpi_call 2 51 "$finish" {0 0 0};
T_4.0 ;
    %vpi_call 2 54 "$fdisplay", v0x14b91cc90_0, "PC = %d", v0x14b91b770_0 {0 0 0};
    %vpi_call 2 57 "$fdisplay", v0x14b91cc90_0, "Registers" {0 0 0};
    %vpi_call 2 58 "$fdisplay", v0x14b91cc90_0, "x0     = %d, x8(s0)  = %d, x16(a6) = %d, x24(s8)  = %d", &A<v0x14b91c5e0, 0>, &A<v0x14b91c5e0, 8>, &A<v0x14b91c5e0, 16>, &A<v0x14b91c5e0, 24> {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0x14b91cc90_0, "x1(ra) = %d, x9(s1)  = %d, x17(a7) = %d, x25(s9)  = %d", &A<v0x14b91c5e0, 1>, &A<v0x14b91c5e0, 9>, &A<v0x14b91c5e0, 17>, &A<v0x14b91c5e0, 25> {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x14b91cc90_0, "x2(sp) = %d, x10(a0) = %d, x18(s2) = %d, x26(s10) = %d", &A<v0x14b91c5e0, 2>, &A<v0x14b91c5e0, 10>, &A<v0x14b91c5e0, 18>, &A<v0x14b91c5e0, 26> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x14b91cc90_0, "x3(gp) = %d, x11(a1) = %d, x19(s3) = %d, x27(s11) = %d", &A<v0x14b91c5e0, 3>, &A<v0x14b91c5e0, 11>, &A<v0x14b91c5e0, 19>, &A<v0x14b91c5e0, 27> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x14b91cc90_0, "x4(tp) = %d, x12(a2) = %d, x20(s4) = %d, x28(t3)  = %d", &A<v0x14b91c5e0, 4>, &A<v0x14b91c5e0, 12>, &A<v0x14b91c5e0, 20>, &A<v0x14b91c5e0, 28> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x14b91cc90_0, "x5(t0) = %d, x13(a3) = %d, x21(s5) = %d, x29(t4)  = %d", &A<v0x14b91c5e0, 5>, &A<v0x14b91c5e0, 13>, &A<v0x14b91c5e0, 21>, &A<v0x14b91c5e0, 29> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x14b91cc90_0, "x6(t1) = %d, x14(a4) = %d, x22(s6) = %d, x30(t5)  = %d", &A<v0x14b91c5e0, 6>, &A<v0x14b91c5e0, 14>, &A<v0x14b91c5e0, 22>, &A<v0x14b91c5e0, 30> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x14b91cc90_0, "x7(t2) = %d, x15(a5) = %d, x23(s7) = %d, x31(t6)  = %d", &A<v0x14b91c5e0, 7>, &A<v0x14b91c5e0, 15>, &A<v0x14b91c5e0, 23>, &A<v0x14b91c5e0, 31> {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x14b91cc90_0, "\012" {0 0 0};
    %load/vec4 v0x14b91cb30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14b91cb30_0, 0, 32;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./testbench.v";
    "./CPU.v";
    "./Instruction_Memory.v";
    "./PC.v";
    "./Registers.v";
