###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Thu Oct 16 20:44:07 2025
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: RegFile/\memory_reg[1][4] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.433
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.367
- Arrival Time                 16.797
= Slack Time                    2.570
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.050 |       |   0.000 |    2.570 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    2.570 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    2.570 | 
     | DFT_REF_MUX/U1                          | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    2.570 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    2.570 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    2.570 | 
     | REF_CLK_M__L3_I1                        | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    2.570 | 
     | REF_CLK_M__L4_I2                        | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    2.570 | 
     | REF_CLK_M__L5_I9                        | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    2.570 | 
     | RegFile/\memory_reg[1][4]               | CK ^ -> Q ^  | SDFFRQX2M  | 0.540 | 0.635 |   0.635 |    3.205 | 
     | U0_ALU/div_51/U32                       | A ^ -> Y v   | INVX2M     | 0.206 | 0.213 |   0.847 |    3.418 | 
     | U0_ALU/div_51/U67                       | B v -> Y v   | AND3X1M    | 0.099 | 0.280 |   1.127 |    3.698 | 
     | U0_ALU/div_51/U65                       | A v -> Y v   | AND2X1M    | 0.110 | 0.207 |   1.335 |    3.905 | 
     | U0_ALU/div_51/U62                       | B v -> Y v   | AND4X1M    | 0.147 | 0.301 |   1.636 |    4.206 | 
     | U0_ALU/div_51/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.121 | 0.245 |   1.880 |    4.451 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.480 |   2.360 |    4.930 | 
     | U0_ALU/div_51/U63                       | C ^ -> Y ^   | AND3X1M    | 0.221 | 0.289 |   2.649 |    5.219 | 
     | U0_ALU/div_51/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.278 |   2.926 |    5.497 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.473 |   3.399 |    5.970 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.318 |   3.717 |    6.287 | 
     | U0_ALU/div_51/U64                       | A v -> Y v   | AND2X1M    | 0.195 | 0.275 |   3.992 |    6.562 | 
     | U0_ALU/div_51/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.142 | 0.257 |   4.249 |    6.819 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.477 |   4.726 |    7.296 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |   5.068 |    7.638 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   5.381 |    7.951 | 
     | U0_ALU/div_51/U66                       | A v -> Y v   | AND2X1M    | 0.245 | 0.307 |   5.688 |    8.259 | 
     | U0_ALU/div_51/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.258 |   5.946 |    8.516 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.473 |   6.419 |    8.989 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.137 | 0.349 |   6.768 |    9.339 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   7.111 |    9.681 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   7.426 |    9.997 | 
     | U0_ALU/div_51/U68                       | C v -> Y v   | AND3X1M    | 0.318 | 0.439 |   7.865 |   10.436 | 
     | U0_ALU/div_51/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.279 |   8.144 |   10.715 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.477 |   8.621 |   11.191 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.346 |   8.967 |   11.537 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |   9.318 |   11.888 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |   9.659 |   12.230 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.113 | 0.312 |   9.972 |   12.542 | 
     | U0_ALU/div_51/U69                       | A v -> Y v   | AND2X1M    | 0.405 | 0.405 |  10.376 |   12.947 | 
     | U0_ALU/div_51/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.303 |  10.679 |   13.250 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.475 |  11.154 |   13.724 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.142 | 0.358 |  11.511 |   14.082 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.137 | 0.351 |  11.863 |   14.433 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.341 |  12.203 |   14.774 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |  12.544 |   15.114 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |  12.857 |   15.428 | 
     | U0_ALU/div_51/U71                       | A v -> Y v   | AND2X1M    | 0.487 | 0.453 |  13.310 |   15.880 | 
     | U0_ALU/div_51/U61                       | S0 v -> Y v  | CLKMX2X2M  | 0.101 | 0.292 |  13.602 |   16.172 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M    | 0.132 | 0.462 |  14.064 |   16.634 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M    | 0.141 | 0.356 |  14.419 |   16.990 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M    | 0.138 | 0.353 |  14.773 |   17.343 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M    | 0.129 | 0.339 |  15.112 |   17.682 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M    | 0.134 | 0.344 |  15.455 |   18.025 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M    | 0.135 | 0.347 |  15.802 |   18.372 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M    | 0.144 | 0.360 |  16.162 |   18.733 | 
     | U0_ALU/U115                             | A0N v -> Y v | OAI2BB1X2M | 0.090 | 0.209 |  16.371 |   18.942 | 
     | U0_ALU/U94                              | B0 v -> Y ^  | AOI211X2M  | 0.369 | 0.246 |  16.617 |   19.187 | 
     | U0_ALU/U92                              | A2 ^ -> Y v  | AOI31X2M   | 0.192 | 0.180 |  16.797 |   19.367 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRQX2M  | 0.192 | 0.000 |  16.797 |   19.367 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -2.570 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -2.570 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -2.570 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -2.570 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -2.570 | 
     | U0_ALU/\ALU_OUT_reg[0]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -2.570 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D    (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: RegFile/\memory_reg[1][4] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.434
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.366
- Arrival Time                 14.028
= Slack Time                    5.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |            | 0.050 |       |   0.000 |    5.338 | 
     | REF_CLK__L1_I0                          | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.338 | 
     | REF_CLK__L2_I0                          | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.338 | 
     | DFT_REF_MUX/U1                          | A ^ -> Y ^   | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.338 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y ^   | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.338 | 
     | REF_CLK_M__L2_I0                        | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.338 | 
     | REF_CLK_M__L3_I1                        | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.338 | 
     | REF_CLK_M__L4_I2                        | A ^ -> Y v   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.338 | 
     | REF_CLK_M__L5_I9                        | A v -> Y ^   | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.338 | 
     | RegFile/\memory_reg[1][4]               | CK ^ -> Q ^  | SDFFRQX2M  | 0.540 | 0.635 |   0.635 |    5.973 | 
     | U0_ALU/div_51/U32                       | A ^ -> Y v   | INVX2M     | 0.206 | 0.213 |   0.847 |    6.186 | 
     | U0_ALU/div_51/U67                       | B v -> Y v   | AND3X1M    | 0.099 | 0.280 |   1.127 |    6.466 | 
     | U0_ALU/div_51/U65                       | A v -> Y v   | AND2X1M    | 0.110 | 0.207 |   1.335 |    6.673 | 
     | U0_ALU/div_51/U62                       | B v -> Y v   | AND4X1M    | 0.147 | 0.301 |   1.636 |    6.974 | 
     | U0_ALU/div_51/U40                       | S0 v -> Y ^  | CLKMX2X2M  | 0.121 | 0.245 |   1.880 |    7.219 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M    | 0.114 | 0.480 |   2.360 |    7.698 | 
     | U0_ALU/div_51/U63                       | C ^ -> Y ^   | AND3X1M    | 0.221 | 0.289 |   2.649 |    7.987 | 
     | U0_ALU/div_51/U46                       | S0 ^ -> Y v  | CLKMX2X2M  | 0.135 | 0.278 |   2.926 |    8.265 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M    | 0.133 | 0.473 |   3.399 |    8.738 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M    | 0.116 | 0.318 |   3.717 |    9.055 | 
     | U0_ALU/div_51/U64                       | A v -> Y v   | AND2X1M    | 0.195 | 0.275 |   3.992 |    9.331 | 
     | U0_ALU/div_51/U51                       | S0 v -> Y v  | CLKMX2X2M  | 0.142 | 0.257 |   4.249 |    9.588 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.477 |   4.726 |   10.064 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M    | 0.132 | 0.342 |   5.068 |   10.406 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M    | 0.114 | 0.313 |   5.381 |   10.719 | 
     | U0_ALU/div_51/U66                       | A v -> Y v   | AND2X1M    | 0.245 | 0.307 |   5.688 |   11.027 | 
     | U0_ALU/div_51/U55                       | S0 v -> Y v  | CLKMX2X2M  | 0.127 | 0.258 |   5.946 |   11.284 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.473 |   6.419 |   11.757 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M    | 0.137 | 0.349 |   6.768 |   12.107 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M    | 0.132 | 0.343 |   7.111 |   12.449 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M    | 0.115 | 0.315 |   7.426 |   12.765 | 
     | U0_ALU/div_51/U68                       | C v -> Y v   | AND3X1M    | 0.318 | 0.439 |   7.865 |   13.204 | 
     | U0_ALU/div_51/U58                       | S0 v -> Y v  | CLKMX2X2M  | 0.131 | 0.279 |   8.144 |   13.483 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M    | 0.136 | 0.477 |   8.621 |   13.959 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M    | 0.134 | 0.346 |   8.967 |   14.305 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M    | 0.138 | 0.351 |   9.318 |   14.656 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M    | 0.131 | 0.342 |   9.659 |   14.998 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M    | 0.113 | 0.312 |   9.972 |   15.310 | 
     | U0_ALU/div_51/U69                       | A v -> Y v   | AND2X1M    | 0.405 | 0.405 |  10.376 |   15.715 | 
     | U0_ALU/div_51/U60                       | S0 v -> Y v  | CLKMX2X2M  | 0.133 | 0.303 |  10.679 |   16.018 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M    | 0.134 | 0.475 |  11.154 |   16.492 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M    | 0.142 | 0.358 |  11.511 |   16.850 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M    | 0.137 | 0.351 |  11.863 |   17.201 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M    | 0.130 | 0.341 |  12.203 |   17.542 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M    | 0.131 | 0.340 |  12.544 |   17.882 | 
     | U0_ALU/div_51/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M    | 0.114 | 0.314 |  12.857 |   18.196 | 
     | U0_ALU/div_51/U71                       | A v -> Y v   | AND2X1M    | 0.487 | 0.453 |  13.310 |   18.649 | 
     | U0_ALU/U118                             | A0N v -> Y v | OAI2BB1X2M | 0.089 | 0.307 |  13.618 |   18.956 | 
     | U0_ALU/U97                              | B0 v -> Y ^  | AOI211X2M  | 0.358 | 0.239 |  13.856 |   19.195 | 
     | U0_ALU/U96                              | A2 ^ -> Y v  | AOI31X2M   | 0.199 | 0.171 |  14.027 |   19.366 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX2M  | 0.199 | 0.000 |  14.028 |   19.366 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     | U_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -5.338 | 
     | U_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -5.338 | 
     | Gated_ALU_CLK__L1_I0      | A ^ -> Y v  | CLKINVX6M  | 0.000 | 0.000 |   0.000 |   -5.338 | 
     | Gated_ALU_CLK__L2_I0      | A v -> Y v  | BUFX14M    | 0.000 | 0.000 |   0.000 |   -5.338 | 
     | Gated_ALU_CLK__L3_I0      | A v -> Y ^  | CLKINVX32M | 0.000 | 0.000 |   0.000 |   -5.338 | 
     | U0_ALU/\ALU_OUT_reg[1]    | CK ^        | SDFFRQX2M  | 0.000 | 0.000 |   0.000 |   -5.338 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin UART_TX_ClkDiv/New_clk_reg/CK 
Endpoint:   UART_TX_ClkDiv/New_clk_reg/D (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: RegFile/\memory_reg[3][1] /Q (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.445
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.530
- Arrival Time                  4.100
= Slack Time                    5.430
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                            |             |             |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                            | scan_clk ^  |             | 0.050 |       |   0.000 |    5.430 | 
     | scan_clk__L1_I0            | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L2_I0            | A v -> Y ^  | CLKINVX24M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L3_I0            | A ^ -> Y ^  | BUFX12M     | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L4_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L5_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L6_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L7_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L8_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L9_I0            | A ^ -> Y ^  | CLKBUFX24M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | scan_clk__L10_I0           | A ^ -> Y ^  | BUFX8M      | 0.050 | 0.000 |   0.000 |    5.430 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^  | MX2X6M      | 0.050 | 0.000 |   0.000 |    5.430 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^  | CLKBUFX12M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | REF_CLK_M__L5_I14          | A v -> Y ^  | CLKINVX40M  | 0.050 | 0.000 |   0.000 |    5.430 | 
     | RegFile/\memory_reg[3][1]  | CK ^ -> Q v | SDFFRQX2M   | 0.188 | 0.534 |   0.534 |    5.963 | 
     | UART_TX_ClkDiv/U6          | B v -> Y v  | OR2X2M      | 0.079 | 0.226 |   0.759 |    6.189 | 
     | UART_TX_ClkDiv/U18         | A v -> Y v  | OR2X1M      | 0.128 | 0.264 |   1.023 |    6.453 | 
     | UART_TX_ClkDiv/U20         | A0 v -> Y v | AO21XLM     | 0.160 | 0.345 |   1.369 |    6.799 | 
     | UART_TX_ClkDiv/U72         | AN v -> Y v | NOR2BX1M    | 0.087 | 0.210 |   1.578 |    7.008 | 
     | UART_TX_ClkDiv/U64         | B0 v -> Y v | OA22X1M     | 0.134 | 0.400 |   1.978 |    7.408 | 
     | UART_TX_ClkDiv/U61         | B0 v -> Y ^ | OAI222X1M   | 0.463 | 0.286 |   2.264 |    7.694 | 
     | UART_TX_ClkDiv/U60         | A ^ -> Y v  | CLKINVX1M   | 0.144 | 0.123 |   2.387 |    7.817 | 
     | UART_TX_ClkDiv/U56         | A0 v -> Y ^ | OAI32X1M    | 0.769 | 0.463 |   2.850 |    8.280 | 
     | UART_TX_ClkDiv/U52         | AN ^ -> Y ^ | NAND4BX1M   | 0.209 | 0.257 |   3.107 |    8.536 | 
     | UART_TX_ClkDiv/U42         | A ^ -> Y v  | MXI2X1M     | 0.171 | 0.138 |   3.244 |    8.674 | 
     | UART_TX_ClkDiv/U41         | A v -> Y ^  | CLKNAND2X2M | 0.093 | 0.096 |   3.340 |    8.770 | 
     | UART_TX_ClkDiv/U39         | B0 ^ -> Y v | OAI211X1M   | 0.673 | 0.428 |   3.769 |    9.198 | 
     | UART_TX_ClkDiv/U26         | S0 v -> Y v | MXI2X1M     | 0.219 | 0.332 |   4.100 |    9.530 | 
     | UART_TX_ClkDiv/New_clk_reg | D v         | SDFFSX1M    | 0.219 | 0.000 |   4.100 |    9.530 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.430 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.430 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.430 | 
     | UART_CLK_MUX/U1            | B ^ -> Y ^ | MX2X2M     | 0.050 | 0.000 |   0.000 |   -5.430 | 
     | UART_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.430 | 
     | UART_TX_ClkDiv/New_clk_reg | CK ^       | SDFFSX1M   | 0.050 | 0.000 |   0.000 |   -5.430 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin RegFile/\RdData_reg[4] /CK 
Endpoint:   RegFile/\RdData_reg[4] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.565
- Arrival Time                  4.127
= Slack Time                    5.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.439 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.439 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.439 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.439 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.898 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.660 |    6.098 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.533 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    6.875 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.024 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.463 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.665 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.893 | 0.551 |   2.777 |    8.215 | 
     | RegFile/U234                        | S0 ^ -> Y v | MX4X1M     | 0.227 | 0.572 |   3.348 |    8.787 | 
     | RegFile/U207                        | D v -> Y v  | MX4X1M     | 0.155 | 0.425 |   3.773 |    9.212 | 
     | RegFile/U206                        | A0 v -> Y v | AO22X1M    | 0.122 | 0.354 |   4.127 |    9.565 | 
     | RegFile/\RdData_reg[4]              | D v         | SDFFRQX2M  | 0.122 | 0.000 |   4.127 |    9.565 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.439 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.439 | 
     | RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.439 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegFile/\RdData_reg[6] /CK 
Endpoint:   RegFile/\RdData_reg[6] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.567
- Arrival Time                  4.102
= Slack Time                    5.465
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.465 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.465 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.465 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.465 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.924 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.659 |    6.124 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.559 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.436 |    6.901 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.050 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.489 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.691 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.894 | 0.551 |   2.777 |    8.242 | 
     | RegFile/U236                        | S0 ^ -> Y v | MX4X1M     | 0.198 | 0.545 |   3.322 |    8.787 | 
     | RegFile/U215                        | D v -> Y v  | MX4X1M     | 0.172 | 0.433 |   3.755 |    9.220 | 
     | RegFile/U214                        | A0 v -> Y v | AO22X1M    | 0.113 | 0.347 |   4.102 |    9.567 | 
     | RegFile/\RdData_reg[6]              | D v         | SDFFRQX2M  | 0.113 | 0.000 |   4.102 |    9.567 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.465 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.465 | 
     | RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.465 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegFile/\RdData_reg[5] /CK 
Endpoint:   RegFile/\RdData_reg[5] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.568
- Arrival Time                  4.101
= Slack Time                    5.467
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.467 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.467 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.467 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.467 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.927 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.660 |    6.127 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.561 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    6.904 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.053 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.491 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.693 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.894 | 0.551 |   2.777 |    8.244 | 
     | RegFile/U235                        | S0 ^ -> Y v | MX4X1M     | 0.226 | 0.569 |   3.346 |    8.814 | 
     | RegFile/U211                        | D v -> Y v  | MX4X1M     | 0.147 | 0.416 |   3.763 |    9.230 | 
     | RegFile/U210                        | A0 v -> Y v | AO22X1M    | 0.110 | 0.338 |   4.101 |    9.568 | 
     | RegFile/\RdData_reg[5]              | D v         | SDFFRQX2M  | 0.110 | 0.000 |   4.101 |    9.568 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.467 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.467 | 
     | RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.467 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegFile/\RdData_reg[1] /CK 
Endpoint:   RegFile/\RdData_reg[1] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.563
- Arrival Time                  4.089
= Slack Time                    5.474
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.474 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.474 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.474 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.474 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.934 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.660 |    6.134 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.569 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    6.911 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.060 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.498 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.700 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.893 | 0.551 |   2.777 |    8.251 | 
     | RegFile/U224                        | S0 ^ -> Y v | MX4X1M     | 0.192 | 0.541 |   3.318 |    8.792 | 
     | RegFile/U195                        | C v -> Y v  | MX4X1M     | 0.157 | 0.407 |   3.724 |    9.199 | 
     | RegFile/U194                        | A0 v -> Y v | AO22X1M    | 0.132 | 0.364 |   4.089 |    9.563 | 
     | RegFile/\RdData_reg[1]              | D v         | SDFFRQX2M  | 0.132 | 0.000 |   4.089 |    9.563 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.474 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.474 | 
     | RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.474 | 
     +---------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegFile/\RdData_reg[2] /CK 
Endpoint:   RegFile/\RdData_reg[2] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.569
- Arrival Time                  4.085
= Slack Time                    5.483
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.483 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.483 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.483 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.483 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.943 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.660 |    6.143 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.577 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    6.920 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.069 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.507 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.709 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.893 | 0.551 |   2.777 |    8.260 | 
     | RegFile/U232                        | S0 ^ -> Y v | MX4X1M     | 0.205 | 0.552 |   3.329 |    8.812 | 
     | RegFile/U199                        | D v -> Y v  | MX4X1M     | 0.157 | 0.420 |   3.748 |    9.232 | 
     | RegFile/U198                        | A0 v -> Y v | AO22X1M    | 0.107 | 0.337 |   4.085 |    9.569 | 
     | RegFile/\RdData_reg[2]              | D v         | SDFFRQX2M  | 0.107 | 0.000 |   4.085 |    9.569 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.483 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.483 | 
     | RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.483 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegFile/\memory_reg[14][5] /CK 
Endpoint:   RegFile/\memory_reg[14][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.484 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.417 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.152 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.790 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[14][5]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.484 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | RegFile/\memory_reg[14][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.484 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegFile/\memory_reg[13][6] /CK 
Endpoint:   RegFile/\memory_reg[13][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.484 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.417 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.152 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.790 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[13][6]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.484 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | RegFile/\memory_reg[13][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.484 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegFile/\memory_reg[12][5] /CK 
Endpoint:   RegFile/\memory_reg[12][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.484 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.417 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.152 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.790 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[12][5]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.484 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | RegFile/\memory_reg[12][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.484 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegFile/\memory_reg[15][5] /CK 
Endpoint:   RegFile/\memory_reg[15][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.484 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.417 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.152 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.790 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[15][5]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.484 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | RegFile/\memory_reg[15][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.484 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin RegFile/\memory_reg[13][5] /CK 
Endpoint:   RegFile/\memory_reg[13][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.484 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.417 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.152 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.790 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[13][5]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.484 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.484 | 
     | RegFile/\memory_reg[13][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.484 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin RegFile/\memory_reg[15][4] /CK 
Endpoint:   RegFile/\memory_reg[15][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.485 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.417 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.152 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.790 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[15][4]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\memory_reg[15][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin RegFile/\RdData_reg[0] /CK 
Endpoint:   RegFile/\RdData_reg[0] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.569
- Arrival Time                  4.084
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.485 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.485 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.485 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.485 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.944 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.660 |    6.144 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.579 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    6.921 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.070 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.509 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.711 | 
     | RegFile/U144                        | A v -> Y ^  | INVX4M     | 0.894 | 0.551 |   2.777 |    8.262 | 
     | RegFile/U231                        | S0 ^ -> Y v | MX4X1M     | 0.199 | 0.542 |   3.319 |    8.804 | 
     | RegFile/U191                        | D v -> Y v  | MX4X1M     | 0.166 | 0.427 |   3.746 |    9.230 | 
     | RegFile/U190                        | A0 v -> Y v | AO22X1M    | 0.106 | 0.338 |   4.084 |    9.569 | 
     | RegFile/\RdData_reg[0]              | D v         | SDFFRQX2M  | 0.106 | 0.000 |   4.084 |    9.569 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I14      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegFile/\memory_reg[15][1] /CK 
Endpoint:   RegFile/\memory_reg[15][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.485 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.418 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.153 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.791 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[15][1]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\memory_reg[15][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegFile/\memory_reg[15][2] /CK 
Endpoint:   RegFile/\memory_reg[15][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.485 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.418 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.153 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.791 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[15][2]            | RN ^       | SDFFRQX2M | 1.045 | 0.067 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\memory_reg[15][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegFile/\memory_reg[12][4] /CK 
Endpoint:   RegFile/\memory_reg[12][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.485 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.418 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.153 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.791 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[12][4]            | RN ^       | SDFFRQX2M | 1.045 | 0.066 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\memory_reg[12][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegFile/\memory_reg[14][4] /CK 
Endpoint:   RegFile/\memory_reg[14][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.485 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.418 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.153 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.791 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[14][4]            | RN ^       | SDFFRQX2M | 1.045 | 0.066 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I11          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\memory_reg[14][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegFile/\memory_reg[15][3] /CK 
Endpoint:   RegFile/\memory_reg[15][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.485 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.418 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.153 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.791 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[15][3]            | RN ^       | SDFFRQX2M | 1.045 | 0.066 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\memory_reg[15][3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +-------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegFile/\memory_reg[13][4] /CK 
Endpoint:   RegFile/\memory_reg[13][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.119
= Slack Time                    5.485
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.485 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.418 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.378 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.153 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.791 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.537 | 
     | RegFile/\memory_reg[13][4]            | RN ^       | SDFFRQX2M | 1.045 | 0.066 |   4.119 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.485 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.485 | 
     | RegFile/\memory_reg[13][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.485 | 
     +-------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegFile/\memory_reg[14][3] /CK 
Endpoint:   RegFile/\memory_reg[14][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.118
= Slack Time                    5.486
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.486 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.419 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.379 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.154 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.792 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.538 | 
     | RegFile/\memory_reg[14][3]            | RN ^       | SDFFRQX2M | 1.045 | 0.065 |   4.118 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.486 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.486 | 
     | RegFile/\memory_reg[14][3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.486 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegFile/\memory_reg[12][3] /CK 
Endpoint:   RegFile/\memory_reg[12][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.117
= Slack Time                    5.487
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.487 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.419 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.380 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.154 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.792 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.539 | 
     | RegFile/\memory_reg[12][3]            | RN ^       | SDFFRQX2M | 1.046 | 0.065 |   4.117 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.487 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | RegFile/\memory_reg[12][3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.487 | 
     +-------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegFile/\memory_reg[13][3] /CK 
Endpoint:   RegFile/\memory_reg[13][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.116
= Slack Time                    5.487
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.487 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.420 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.381 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.155 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.793 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.540 | 
     | RegFile/\memory_reg[13][3]            | RN ^       | SDFFRQX2M | 1.046 | 0.064 |   4.116 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.487 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.487 | 
     | RegFile/\memory_reg[13][3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.487 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegFile/\memory_reg[15][0] /CK 
Endpoint:   RegFile/\memory_reg[15][0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.115
= Slack Time                    5.488
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.488 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.421 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.382 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.156 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.794 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.541 | 
     | RegFile/\memory_reg[15][0]            | RN ^       | SDFFRQX2M | 1.046 | 0.063 |   4.115 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.488 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L5_I10          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | RegFile/\memory_reg[15][0] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.488 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegFile/\memory_reg[14][2] /CK 
Endpoint:   RegFile/\memory_reg[14][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.115
= Slack Time                    5.488
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.488 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.421 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.382 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.156 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.794 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.541 | 
     | RegFile/\memory_reg[14][2]            | RN ^       | SDFFRQX2M | 1.046 | 0.063 |   4.115 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.488 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.488 | 
     | RegFile/\memory_reg[14][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.488 | 
     +-------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegFile/\memory_reg[14][1] /CK 
Endpoint:   RegFile/\memory_reg[14][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.115
= Slack Time                    5.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.489 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.422 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.382 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.157 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.795 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.541 | 
     | RegFile/\memory_reg[14][1]            | RN ^       | SDFFRQX2M | 1.046 | 0.062 |   4.115 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.489 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L4_I2           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L5_I8           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | RegFile/\memory_reg[14][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.489 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegFile/\memory_reg[5][7] /CK 
Endpoint:   RegFile/\memory_reg[5][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.114
= Slack Time                    5.489
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.489 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.422 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.383 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.157 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.795 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.542 | 
     | RegFile/\memory_reg[5][7]             | RN ^       | SDFFRQX2M | 1.046 | 0.062 |   4.114 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.489 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.489 | 
     | RegFile/\memory_reg[5][7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.489 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegFile/\memory_reg[7][7] /CK 
Endpoint:   RegFile/\memory_reg[7][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.114
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.422 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.383 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.157 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.795 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.542 | 
     | RegFile/\memory_reg[7][7]             | RN ^       | SDFFRQX2M | 1.046 | 0.062 |   4.114 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I13         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[7][7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegFile/\memory_reg[6][7] /CK 
Endpoint:   RegFile/\memory_reg[6][7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.114
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.422 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.383 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.157 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.795 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.542 | 
     | RegFile/\memory_reg[6][7]             | RN ^       | SDFFRQX2M | 1.046 | 0.062 |   4.114 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[6][7] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegFile/\memory_reg[13][2] /CK 
Endpoint:   RegFile/\memory_reg[13][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.114
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.423 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.383 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.158 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.796 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.542 | 
     | RegFile/\memory_reg[13][2]            | RN ^       | SDFFRQX2M | 1.046 | 0.061 |   4.114 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[13][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +-------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegFile/\memory_reg[12][1] /CK 
Endpoint:   RegFile/\memory_reg[12][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.114
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.423 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.383 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.158 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.796 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.542 | 
     | RegFile/\memory_reg[12][1]            | RN ^       | SDFFRQX2M | 1.046 | 0.061 |   4.114 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[12][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegFile/\memory_reg[7][6] /CK 
Endpoint:   RegFile/\memory_reg[7][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.113
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.423 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.383 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.158 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.796 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.543 | 
     | RegFile/\memory_reg[7][6]             | RN ^       | SDFFRQX2M | 1.046 | 0.061 |   4.113 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[7][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegFile/\memory_reg[12][2] /CK 
Endpoint:   RegFile/\memory_reg[12][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.113
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.423 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.384 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.158 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.796 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.543 | 
     | RegFile/\memory_reg[12][2]            | RN ^       | SDFFRQX2M | 1.046 | 0.061 |   4.113 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1             | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0           | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1           | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I12          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[12][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegFile/\memory_reg[7][4] /CK 
Endpoint:   RegFile/\memory_reg[7][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.113
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.423 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.384 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.158 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.796 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.543 | 
     | RegFile/\memory_reg[7][4]             | RN ^       | SDFFRQX2M | 1.046 | 0.061 |   4.113 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[7][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegFile/\RdData_reg[3] /CK 
Endpoint:   RegFile/\RdData_reg[3] /D              (v) checked with  leading 
edge of 'DFTCLK'
Beginpoint: SYS_Cntroller/\current_state_reg[0] /Q (v) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.568
- Arrival Time                  4.078
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^  |            | 0.050 |       |   0.000 |    5.490 | 
     | scan_clk__L1_I0                     | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L2_I0                     | A v -> Y ^  | CLKINVX24M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^  | BUFX12M    | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L5_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L6_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L7_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L8_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L9_I0                     | A ^ -> Y ^  | CLKBUFX24M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^  | BUFX8M     | 0.050 | 0.000 |   0.000 |    5.490 | 
     | DFT_REF_MUX/U1                      | B ^ -> Y ^  | MX2X6M     | 0.050 | 0.000 |   0.000 |    5.490 | 
     | REF_CLK_M__L1_I0                    | A ^ -> Y ^  | CLKBUFX12M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | REF_CLK_M__L2_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | REF_CLK_M__L3_I0                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | REF_CLK_M__L4_I0                    | A ^ -> Y v  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | REF_CLK_M__L5_I1                    | A v -> Y ^  | CLKINVX40M | 0.050 | 0.000 |   0.000 |    5.490 | 
     | SYS_Cntroller/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.102 | 0.459 |   0.459 |    5.950 | 
     | SYS_Cntroller/U94                   | A v -> Y ^  | INVX2M     | 0.298 | 0.200 |   0.660 |    6.150 | 
     | SYS_Cntroller/U91                   | B ^ -> Y v  | NAND4X2M   | 0.608 | 0.435 |   1.094 |    6.585 | 
     | SYS_Cntroller/U46                   | AN v -> Y v | NOR2BX2M   | 0.139 | 0.342 |   1.437 |    6.927 | 
     | SYS_Cntroller/U78                   | A0 v -> Y ^ | OAI21X2M   | 0.186 | 0.149 |   1.585 |    7.076 | 
     | U6                                  | A ^ -> Y ^  | BUFX2M     | 0.621 | 0.438 |   2.024 |    7.514 | 
     | RegFile/U238                        | A ^ -> Y v  | INVX2M     | 0.205 | 0.202 |   2.226 |    7.716 | 
     | RegFile/U142                        | A v -> Y ^  | INVX4M     | 0.893 | 0.551 |   2.777 |    8.267 | 
     | RegFile/U233                        | S0 ^ -> Y v | MX4X1M     | 0.193 | 0.541 |   3.318 |    8.808 | 
     | RegFile/U203                        | D v -> Y v  | MX4X1M     | 0.161 | 0.421 |   3.739 |    9.229 | 
     | RegFile/U202                        | A0 v -> Y v | AO22X1M    | 0.108 | 0.339 |   4.078 |    9.568 | 
     | RegFile/\RdData_reg[3]              | D v         | SDFFRQX2M  | 0.108 | 0.000 |   4.078 |    9.568 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1         | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I13      | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegFile/\memory_reg[7][5] /CK 
Endpoint:   RegFile/\memory_reg[7][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.113
= Slack Time                    5.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.490 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.423 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.384 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.158 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.796 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.543 | 
     | RegFile/\memory_reg[7][5]             | RN ^       | SDFFRQX2M | 1.046 | 0.061 |   4.113 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.490 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.490 | 
     | RegFile/\memory_reg[7][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.490 | 
     +------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegFile/\memory_reg[6][5] /CK 
Endpoint:   RegFile/\memory_reg[6][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.111
= Slack Time                    5.493
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.493 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.425 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.386 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.160 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.798 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.545 | 
     | RegFile/\memory_reg[6][5]             | RN ^       | SDFFRQX2M | 1.046 | 0.059 |   4.111 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.493 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | RegFile/\memory_reg[6][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegFile/\memory_reg[4][4] /CK 
Endpoint:   RegFile/\memory_reg[4][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.110
= Slack Time                    5.493
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.493 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.426 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.387 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.161 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.799 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.546 | 
     | RegFile/\memory_reg[4][4]             | RN ^       | SDFFRQX2M | 1.046 | 0.058 |   4.110 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.493 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | RegFile/\memory_reg[4][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegFile/\memory_reg[6][4] /CK 
Endpoint:   RegFile/\memory_reg[6][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.110
= Slack Time                    5.493
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.493 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.426 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.387 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.161 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.799 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.546 | 
     | RegFile/\memory_reg[6][4]             | RN ^       | SDFFRQX2M | 1.046 | 0.058 |   4.110 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.493 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | RegFile/\memory_reg[6][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegFile/\memory_reg[5][4] /CK 
Endpoint:   RegFile/\memory_reg[5][4] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.110
= Slack Time                    5.493
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.493 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.426 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.387 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.161 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.799 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.546 | 
     | RegFile/\memory_reg[5][4]             | RN ^       | SDFFRQX2M | 1.046 | 0.058 |   4.110 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.493 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.493 | 
     | RegFile/\memory_reg[5][4] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.493 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegFile/\memory_reg[5][5] /CK 
Endpoint:   RegFile/\memory_reg[5][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.110
= Slack Time                    5.494
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.494 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.426 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.387 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.161 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.799 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.546 | 
     | RegFile/\memory_reg[5][5]             | RN ^       | SDFFRQX2M | 1.046 | 0.058 |   4.110 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.494 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | RegFile/\memory_reg[5][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.494 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegFile/\memory_reg[6][6] /CK 
Endpoint:   RegFile/\memory_reg[6][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.109
= Slack Time                    5.494
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.494 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.427 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.388 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.162 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.800 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.547 | 
     | RegFile/\memory_reg[6][6]             | RN ^       | SDFFRQX2M | 1.046 | 0.057 |   4.109 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.494 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | RegFile/\memory_reg[6][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.494 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegFile/\memory_reg[5][6] /CK 
Endpoint:   RegFile/\memory_reg[5][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.109
= Slack Time                    5.494
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.494 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.427 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.388 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.162 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.800 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.547 | 
     | RegFile/\memory_reg[5][6]             | RN ^       | SDFFRQX2M | 1.046 | 0.057 |   4.109 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.494 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.494 | 
     | RegFile/\memory_reg[5][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.494 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegFile/\memory_reg[4][6] /CK 
Endpoint:   RegFile/\memory_reg[4][6] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.109
= Slack Time                    5.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.495 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.427 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.388 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.162 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.800 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.547 | 
     | RegFile/\memory_reg[4][6]             | RN ^       | SDFFRQX2M | 1.046 | 0.057 |   4.109 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.495 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | RegFile/\memory_reg[4][6] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.495 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegFile/\memory_reg[4][5] /CK 
Endpoint:   RegFile/\memory_reg[4][5] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.108
= Slack Time                    5.495
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.495 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.428 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.389 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.163 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.801 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.548 | 
     | RegFile/\memory_reg[4][5]             | RN ^       | SDFFRQX2M | 1.046 | 0.056 |   4.108 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.495 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | REF_CLK_M__L5_I12         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.495 | 
     | RegFile/\memory_reg[4][5] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.495 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegFile/\memory_reg[4][2] /CK 
Endpoint:   RegFile/\memory_reg[4][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.106
= Slack Time                    5.497
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.497 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.430 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.390 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.165 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.803 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.550 | 
     | RegFile/\memory_reg[4][2]             | RN ^       | SDFFRQX2M | 1.046 | 0.054 |   4.106 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.497 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.497 | 
     | RegFile/\memory_reg[4][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.497 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\memory_reg[5][2] /CK 
Endpoint:   RegFile/\memory_reg[5][2] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.104
= Slack Time                    5.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.499 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.432 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.393 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.167 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.805 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.552 | 
     | RegFile/\memory_reg[5][2]             | RN ^       | SDFFRQX2M | 1.046 | 0.052 |   4.104 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.499 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.499 | 
     | RegFile/\memory_reg[5][2] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.499 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegFile/\memory_reg[6][1] /CK 
Endpoint:   RegFile/\memory_reg[6][1] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.104
= Slack Time                    5.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.500 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.433 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.393 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.168 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.806 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.552 | 
     | RegFile/\memory_reg[6][1]             | RN ^       | SDFFRQX2M | 1.046 | 0.051 |   4.104 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.500 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | RegFile/\memory_reg[6][1] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.500 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\memory_reg[7][3] /CK 
Endpoint:   RegFile/\memory_reg[7][3] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.025
= Required Time                 9.604
- Arrival Time                  4.104
= Slack Time                    5.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^ |           | 0.000 |       |   0.000 |    5.500 | 
     | Domain1_SYNC_RST_MUX/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.288 | 0.933 |   0.933 |    6.433 | 
     | Domain1_SYNC_RST_MUX/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.261 | 0.961 |   1.893 |    7.393 | 
     | Domain1_SYNC_RST_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.091 | 0.774 |   2.668 |    8.168 | 
     | FE_OFC0_M_Domain1_SYNC_RST            | A ^ -> Y v | CLKINVX1M | 0.689 | 0.638 |   3.306 |    8.806 | 
     | FE_OFC2_M_Domain1_SYNC_RST            | A v -> Y ^ | CLKINVX8M | 1.044 | 0.747 |   4.052 |    9.552 | 
     | RegFile/\memory_reg[7][3]             | RN ^       | SDFFRQX2M | 1.046 | 0.051 |   4.104 |    9.604 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.050 |       |   0.000 |   -5.500 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | BUFX12M    | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L9_I0           | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | scan_clk__L10_I0          | A ^ -> Y ^ | BUFX8M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | DFT_REF_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L1_I0          | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L2_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L3_I1          | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L4_I3          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | REF_CLK_M__L5_I15         | A v -> Y ^ | CLKINVX40M | 0.050 | 0.000 |   0.000 |   -5.500 | 
     | RegFile/\memory_reg[7][3] | CK ^       | SDFFRQX2M  | 0.050 | 0.000 |   0.000 |   -5.500 | 
     +------------------------------------------------------------------------------------------+ 

