# Reading pref.tcl
# do signal_i2s_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tthan/Desktop/digitalquartus/24to8/db {C:/Users/tthan/Desktop/digitalquartus/24to8/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:18 on Nov 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tthan/Desktop/digitalquartus/24to8/db" C:/Users/tthan/Desktop/digitalquartus/24to8/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 13:25:18 on Nov 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tthan/Desktop/digitalquartus/24to8/i2s_transceiver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:18 on Nov 10,2024
# vcom -reportprogress 300 -93 -work work C:/Users/tthan/Desktop/digitalquartus/24to8/i2s_transceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity i2s_transceiver
# -- Compiling architecture logic of i2s_transceiver
# End time: 13:25:18 on Nov 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tthan/Desktop/digitalquartus/24to8/pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:18 on Nov 10,2024
# vcom -reportprogress 300 -93 -work work C:/Users/tthan/Desktop/digitalquartus/24to8/pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pll
# -- Compiling architecture SYN of pll
# End time: 13:25:18 on Nov 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tthan/Desktop/digitalquartus/24to8/signal_i2s.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:18 on Nov 10,2024
# vcom -reportprogress 300 -93 -work work C:/Users/tthan/Desktop/digitalquartus/24to8/signal_i2s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity signal_i2s
# -- Compiling architecture behavior of signal_i2s
# -- Loading entity pll
# -- Loading entity i2s_transceiver
# End time: 13:25:18 on Nov 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/tthan/Desktop/digitalquartus/24to8/signal_i2s_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:25:18 on Nov 10,2024
# vcom -reportprogress 300 -93 -work work C:/Users/tthan/Desktop/digitalquartus/24to8/signal_i2s_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity signal_i2s_tb
# -- Compiling architecture behavior of signal_i2s_tb
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading entity signal_i2s
# End time: 13:25:18 on Nov 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  signal_i2s_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" signal_i2s_tb 
# Start time: 13:25:18 on Nov 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.signal_i2s_tb(behavior)
# Loading work.signal_i2s(behavior)
# Loading work.pll(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# Loading work.i2s_transceiver(logic)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 ms
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /signal_i2s_tb/uut/pll_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 15:30:53 on Nov 10,2024, Elapsed time: 2:05:35
# Errors: 0, Warnings: 0
