#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Mar 17 19:43:28 2025
# Process ID: 9544
# Current directory: C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.runs/synth_1
# Command line: vivado.exe -log send_tx_btn.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source send_tx_btn.tcl
# Log file: C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.runs/synth_1/send_tx_btn.vds
# Journal file: C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.runs/synth_1\vivado.jou
# Running On: BOOK-CTJOQLMG70, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 16739 MB
#-----------------------------------------------------------
source send_tx_btn.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 431.824 ; gain = 107.031
Command: synth_design -top send_tx_btn -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17044
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1234.383 ; gain = 406.371
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'send_tx_btn' [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/sources_1/imports/sources_1/new/send_tx_btn.v:4]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/sources_1/imports/sources_1/imports/new/btn_debounce.v:4]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/sources_1/imports/sources_1/imports/new/btn_debounce.v:45]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (0#1) [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/sources_1/imports/sources_1/imports/new/btn_debounce.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/sources_1/imports/sources_1/new/uart.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/sources_1/imports/sources_1/new/uart.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/sources_1/imports/sources_1/new/uart.v:81]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/sources_1/imports/sources_1/new/uart.v:37]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/sources_1/imports/sources_1/new/uart.v:152]
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (0#1) [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/sources_1/imports/sources_1/new/uart.v:152]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/sources_1/imports/sources_1/new/uart.v:5]
INFO: [Synth 8-6155] done synthesizing module 'send_tx_btn' (0#1) [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/sources_1/imports/sources_1/new/send_tx_btn.v:4]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/sources_1/imports/sources_1/imports/new/btn_debounce.v:22]
WARNING: [Synth 8-6014] Unused sequential element r_1khz_reg was removed.  [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/sources_1/imports/sources_1/imports/new/btn_debounce.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1325.172 ; gain = 497.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1325.172 ; gain = 497.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1325.172 ; gain = 497.160
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1325.172 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/constrs_1/imports/harman_FPGA/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/constrs_1/imports/harman_FPGA/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.srcs/constrs_1/imports/harman_FPGA/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/send_tx_btn_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/send_tx_btn_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1434.105 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'send_tx_btn'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                    SEND |                              001 |                             0001
                   START |                              010 |                             0010
                    DATA |                              011 |                             0011
                    STOP |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                  S_SEND |                               01 |                               01
             S_WAIT_RISE |                               10 |                               10
             S_WAIT_FALL |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'send_tx_btn'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     4|
|3     |LUT3 |     9|
|4     |LUT4 |    15|
|5     |LUT5 |    15|
|6     |LUT6 |    23|
|7     |FDCE |    43|
|8     |FDPE |     3|
|9     |IBUF |     3|
|10    |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1434.105 ; gain = 606.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 1434.105 ; gain = 497.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1434.105 ; gain = 606.094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1434.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1434.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9251e061
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1434.105 ; gain = 1002.281
INFO: [Common 17-1381] The checkpoint 'C:/working_verilog/harman_FPGA/250317_uart_class/250317_uart_class.runs/synth_1/send_tx_btn.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file send_tx_btn_utilization_synth.rpt -pb send_tx_btn_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 17 19:44:28 2025...
