`timescale 1ns / 1ps
//å¯„å­˜å™¨å †æ¨¡å—
module RegFile(
	Clk,
	Rst,
	Write_Reg,
	R_Addr_A,
	R_Addr_B,
	R_Addr_C,
	W_Addr,
	W_Data,
	R_Data_A,
	R_Data_B,
	R_Data_C
);
    parameter ADDR = 4;//å¯„å­˜å™¨ç¼–ç ?/åœ°å€ä½å®½
    parameter NUMB = 1<<ADDR;//å¯„å­˜å™¨ä¸ªæ•?
    parameter SIZE = 32;//å¯„å­˜å™¨æ•°æ®ä½å®?
    
    input Clk;//å†™å…¥æ—¶é’Ÿä¿¡å·
    input Rst;//æ¸…é›¶ä¿¡å·
    input Write_Reg;//å†™æ§åˆ¶ä¿¡å?
    input [ADDR:1]R_Addr_A;//Aç«¯å£è¯»å¯„å­˜å™¨åœ°å€
    input [ADDR:1]R_Addr_B;//Bç«¯å£è¯»å¯„å­˜å™¨åœ°å€
    input [ADDR:1]R_Addr_C;//Cç«¯å£è¯»å¯„å­˜å™¨åœ°å€
    input [ADDR:1]W_Addr;//å†™å¯„å­˜å™¨åœ°å€
    input [SIZE:1]W_Data;//å†™å…¥æ•°æ®
    
    output [SIZE:1]R_Data_A;//Aç«¯å£è¯»å‡ºæ•°æ®
    output [SIZE:1]R_Data_B;//Bç«¯å£è¯»å‡ºæ•°æ®
    output [SIZE:1]R_Data_C;//Bç«¯å£è¯»å‡ºæ•°æ®
    
    reg [SIZE:1]REG_Files[0:NUMB-1];//å¯„å­˜å™¨å †æœ¬ä½“
    integer i;//ç”¨äºéå†NUMBä¸ªå¯„å­˜å™¨
    
    initial//åˆå§‹åŒ–NUMBä¸ªå¯„å­˜å™¨ï¼Œå…¨ä¸?0
        for(i=0;i<NUMB;i=i+1) REG_Files[i]<=0;
    always@(posedge Clk or posedge Rst)//æ—¶é’Ÿä¿¡å·æˆ–æ¸…é›¶ä¿¡å·ä¸Šå‡æ²¿
    begin
        if(Rst)//æ¸…é›¶
                for(i=0;i<NUMB;i=i+1) REG_Files[i]<=0;
        else//ä¸æ¸…é›?,æ£?æµ‹å†™æ§åˆ¶, é«˜ç”µå¹³åˆ™å†™å…¥å¯„å­˜å™?
                if(Write_Reg) REG_Files[W_Addr]<=W_Data;
    end
    
    //è¯»æ“ä½œæ²¡æœ‰ä½¿èƒ½æˆ–æ—¶é’Ÿä¿¡å·æ§åˆ¶, ä½¿ç”¨æ•°æ®æµå»ºæ¨?(ç»„åˆé€»è¾‘ç”µè·¯,è¯»ä¸éœ?è¦æ—¶é’Ÿæ§åˆ?)
    assign R_Data_A=REG_Files[R_Addr_A];
    assign R_Data_B=REG_Files[R_Addr_B];
    assign R_Data_C=REG_Files[R_Addr_C];

endmodule