<stg><name>load_graph</name>


<trans_list>

<trans id="126" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="8" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="18" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="20" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="28" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="30" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %node_feature_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %node_feature_in

]]></Node>
<StgValue><ssdm name="node_feature_in_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %node_feature_in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="62">
<![CDATA[
:8 %sext_ln318 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln318"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:9 %mem_addr = getelementptr i32 %mem, i64 %sext_ln318

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 171

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 171

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 171

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 171

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 171

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 171

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr_0, i32 %edge_attr_1, i32 %edge_attr_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_feature, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 100000, void @empty_27, void @empty_29, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %edge_attr_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_attr_in

]]></Node>
<StgValue><ssdm name="edge_attr_in_read"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %edge_list_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_list_in

]]></Node>
<StgValue><ssdm name="edge_list_in_read"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 171

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln318 = br void

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %i = phi i8 %add_ln318, void %.split8, i8 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %add_ln318 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln318"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %icmp_ln318 = icmp_eq  i8 %i, i8 171

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 171, i64 171, i64 171

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln318 = br i1 %icmp_ln318, void %.split8, void

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="56" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split8:2 %mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="57" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="8">
<![CDATA[
.split8:0 %i_cast = zext i8 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:1 %specloopname_ln318 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln318"/></StgValue>
</operation>

<operation id="59" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split8:3 %node_feature_addr = getelementptr i32 %node_feature, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="node_feature_addr"/></StgValue>
</operation>

<operation id="60" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.split8:4 %store_ln319 = store i32 %mem_addr_read, i11 %node_feature_addr

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="61" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.split8:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_attr_in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="62">
<![CDATA[
:1 %sext_ln322 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln322"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:2 %mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln322

]]></Node>
<StgValue><ssdm name="mem_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 120

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="66" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 120

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="67" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 120

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="68" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 120

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="69" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 120

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="70" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 120

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="71" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 120

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="72" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln322 = br void

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="73" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i7 0, void, i7 %add_ln322_1, void %.split43

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="74" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1 %e = phi i6 0, void, i6 %select_ln322_1, void %.split43

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="75" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2 %i_2 = phi i2 0, void, i2 %add_ln323, void %.split43

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="76" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln322_1 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln322_1"/></StgValue>
</operation>

<operation id="77" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="78" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %icmp_ln322 = icmp_eq  i7 %indvar_flatten, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln322"/></StgValue>
</operation>

<operation id="79" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln322 = br i1 %icmp_ln322, void %.split6, void

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="80" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split6:0 %add_ln322 = add i6 %e, i6 1

]]></Node>
<StgValue><ssdm name="add_ln322"/></StgValue>
</operation>

<operation id="81" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split6:3 %icmp_ln323 = icmp_eq  i2 %i_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln323"/></StgValue>
</operation>

<operation id="82" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split6:4 %select_ln322 = select i1 %icmp_ln323, i2 0, i2 %i_2

]]></Node>
<StgValue><ssdm name="select_ln322"/></StgValue>
</operation>

<operation id="83" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split6:5 %select_ln322_1 = select i1 %icmp_ln323, i6 %add_ln322, i6 %e

]]></Node>
<StgValue><ssdm name="select_ln322_1"/></StgValue>
</operation>

<operation id="84" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split6:10 %switch_ln324 = switch i2 %select_ln322, void %branch2, i2 0, void %branch0, i2 1, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln324"/></StgValue>
</operation>

<operation id="85" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split43:0 %add_ln323 = add i2 %select_ln322, i2 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="86" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.split43:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="87" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6:9 %mem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_1

]]></Node>
<StgValue><ssdm name="mem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="88" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_322_2_VITIS_LOOP_323_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="89" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split6:2 %empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="90" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="6">
<![CDATA[
.split6:6 %zext_ln322 = zext i6 %select_ln322_1

]]></Node>
<StgValue><ssdm name="zext_ln322"/></StgValue>
</operation>

<operation id="91" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="92" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:8 %specloopname_ln323 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln323"/></StgValue>
</operation>

<operation id="93" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1:0 %edge_attr_1_addr = getelementptr i32 %edge_attr_1, i64 0, i64 %zext_ln322

]]></Node>
<StgValue><ssdm name="edge_attr_1_addr"/></StgValue>
</operation>

<operation id="94" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch1:1 %store_ln324 = store i32 %mem_addr_1_read, i9 %edge_attr_1_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="95" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
branch1:2 %br_ln324 = br void %.split43

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="96" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:0 %edge_attr_0_addr = getelementptr i32 %edge_attr_0, i64 0, i64 %zext_ln322

]]></Node>
<StgValue><ssdm name="edge_attr_0_addr"/></StgValue>
</operation>

<operation id="97" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch0:1 %store_ln324 = store i32 %mem_addr_1_read, i9 %edge_attr_0_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="98" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln322" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch0:2 %br_ln324 = br void %.split43

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="99" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln322" val="!0"/>
<literal name="select_ln322" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:0 %edge_attr_2_addr = getelementptr i32 %edge_attr_2, i64 0, i64 %zext_ln322

]]></Node>
<StgValue><ssdm name="edge_attr_2_addr"/></StgValue>
</operation>

<operation id="100" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln322" val="!0"/>
<literal name="select_ln322" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch2:1 %store_ln324 = store i32 %mem_addr_1_read, i9 %edge_attr_2_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="101" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln322" val="!0"/>
<literal name="select_ln322" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch2:2 %br_ln324 = br void %.split43

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="102" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_list_in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="103" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="62">
<![CDATA[
:1 %sext_ln328 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln328"/></StgValue>
</operation>

<operation id="104" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:2 %mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln328

]]></Node>
<StgValue><ssdm name="mem_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 80

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="106" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 80

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="107" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 80

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="108" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 80

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="109" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 80

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="110" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 80

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="111" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
:3 %empty_43 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_2, i32 80

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="112" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln328 = br void

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="113" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i7 %add_ln328, void %.split, i7 0, void

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="114" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %add_ln328 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="115" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="116" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln328 = icmp_eq  i7 %i_1, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln328"/></StgValue>
</operation>

<operation id="117" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="118" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln328 = br i1 %icmp_ln328, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="119" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:2 %mem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr_2

]]></Node>
<StgValue><ssdm name="mem_addr_2_read"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="120" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="7">
<![CDATA[
.split:0 %i_1_cast = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="121" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln328 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln328"/></StgValue>
</operation>

<operation id="122" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="edge_list_addr"/></StgValue>
</operation>

<operation id="123" st_id="30" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split:4 %store_ln329 = store i32 %mem_addr_2_read, i10 %edge_list_addr

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="124" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.split:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="125" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0">
<![CDATA[
:0 %ret_ln331 = ret

]]></Node>
<StgValue><ssdm name="ret_ln331"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="175" name="mem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="176" name="node_feature_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="node_feature_in"/></StgValue>
</port>
<port id="177" name="edge_list_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="edge_list_in"/></StgValue>
</port>
<port id="178" name="edge_attr_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="edge_attr_in"/></StgValue>
</port>
<port id="179" name="node_feature" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="node_feature"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="180" name="edge_list" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_list"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="edge_attr_0" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_attr_0"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="edge_attr_1" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_attr_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="183" name="edge_attr_2" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_attr_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="185" from="_ssdm_op_Read.ap_auto.i64" to="node_feature_in_read" fromId="184" toId="32">
</dataflow>
<dataflow id="186" from="node_feature_in" to="node_feature_in_read" fromId="176" toId="32">
</dataflow>
<dataflow id="188" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="187" toId="33">
</dataflow>
<dataflow id="189" from="node_feature_in_read" to="trunc_ln" fromId="32" toId="33">
</dataflow>
<dataflow id="191" from="StgValue_190" to="trunc_ln" fromId="190" toId="33">
</dataflow>
<dataflow id="193" from="StgValue_192" to="trunc_ln" fromId="192" toId="33">
</dataflow>
<dataflow id="194" from="trunc_ln" to="sext_ln318" fromId="33" toId="34">
</dataflow>
<dataflow id="195" from="mem" to="mem_addr" fromId="175" toId="35">
</dataflow>
<dataflow id="196" from="sext_ln318" to="mem_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="198" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="197" toId="36">
</dataflow>
<dataflow id="199" from="mem_addr" to="empty" fromId="35" toId="36">
</dataflow>
<dataflow id="201" from="StgValue_200" to="empty" fromId="200" toId="36">
</dataflow>
<dataflow id="202" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="197" toId="37">
</dataflow>
<dataflow id="203" from="mem_addr" to="empty" fromId="35" toId="37">
</dataflow>
<dataflow id="204" from="StgValue_200" to="empty" fromId="200" toId="37">
</dataflow>
<dataflow id="205" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="197" toId="38">
</dataflow>
<dataflow id="206" from="mem_addr" to="empty" fromId="35" toId="38">
</dataflow>
<dataflow id="207" from="StgValue_200" to="empty" fromId="200" toId="38">
</dataflow>
<dataflow id="208" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="197" toId="39">
</dataflow>
<dataflow id="209" from="mem_addr" to="empty" fromId="35" toId="39">
</dataflow>
<dataflow id="210" from="StgValue_200" to="empty" fromId="200" toId="39">
</dataflow>
<dataflow id="211" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="197" toId="40">
</dataflow>
<dataflow id="212" from="mem_addr" to="empty" fromId="35" toId="40">
</dataflow>
<dataflow id="213" from="StgValue_200" to="empty" fromId="200" toId="40">
</dataflow>
<dataflow id="214" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="197" toId="41">
</dataflow>
<dataflow id="215" from="mem_addr" to="empty" fromId="35" toId="41">
</dataflow>
<dataflow id="216" from="StgValue_200" to="empty" fromId="200" toId="41">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="217" toId="42">
</dataflow>
<dataflow id="219" from="edge_list" to="specmemcore_ln0" fromId="180" toId="42">
</dataflow>
<dataflow id="221" from="StgValue_220" to="specmemcore_ln0" fromId="220" toId="42">
</dataflow>
<dataflow id="223" from="StgValue_222" to="specmemcore_ln0" fromId="222" toId="42">
</dataflow>
<dataflow id="225" from="StgValue_224" to="specmemcore_ln0" fromId="224" toId="42">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="217" toId="43">
</dataflow>
<dataflow id="227" from="edge_attr_0" to="specmemcore_ln0" fromId="181" toId="43">
</dataflow>
<dataflow id="228" from="edge_attr_1" to="specmemcore_ln0" fromId="182" toId="43">
</dataflow>
<dataflow id="229" from="edge_attr_2" to="specmemcore_ln0" fromId="183" toId="43">
</dataflow>
<dataflow id="230" from="StgValue_220" to="specmemcore_ln0" fromId="220" toId="43">
</dataflow>
<dataflow id="231" from="StgValue_222" to="specmemcore_ln0" fromId="222" toId="43">
</dataflow>
<dataflow id="232" from="StgValue_224" to="specmemcore_ln0" fromId="224" toId="43">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="217" toId="44">
</dataflow>
<dataflow id="234" from="node_feature" to="specmemcore_ln0" fromId="179" toId="44">
</dataflow>
<dataflow id="235" from="StgValue_220" to="specmemcore_ln0" fromId="220" toId="44">
</dataflow>
<dataflow id="236" from="StgValue_222" to="specmemcore_ln0" fromId="222" toId="44">
</dataflow>
<dataflow id="237" from="StgValue_224" to="specmemcore_ln0" fromId="224" toId="44">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="238" toId="45">
</dataflow>
<dataflow id="240" from="mem" to="specinterface_ln0" fromId="175" toId="45">
</dataflow>
<dataflow id="242" from="empty_8" to="specinterface_ln0" fromId="241" toId="45">
</dataflow>
<dataflow id="244" from="StgValue_243" to="specinterface_ln0" fromId="243" toId="45">
</dataflow>
<dataflow id="245" from="StgValue_243" to="specinterface_ln0" fromId="243" toId="45">
</dataflow>
<dataflow id="247" from="empty_13" to="specinterface_ln0" fromId="246" toId="45">
</dataflow>
<dataflow id="248" from="StgValue_243" to="specinterface_ln0" fromId="243" toId="45">
</dataflow>
<dataflow id="250" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="45">
</dataflow>
<dataflow id="252" from="empty_27" to="specinterface_ln0" fromId="251" toId="45">
</dataflow>
<dataflow id="254" from="empty_29" to="specinterface_ln0" fromId="253" toId="45">
</dataflow>
<dataflow id="255" from="empty_13" to="specinterface_ln0" fromId="246" toId="45">
</dataflow>
<dataflow id="257" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="45">
</dataflow>
<dataflow id="258" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="45">
</dataflow>
<dataflow id="259" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="45">
</dataflow>
<dataflow id="260" from="StgValue_256" to="specinterface_ln0" fromId="256" toId="45">
</dataflow>
<dataflow id="261" from="empty_13" to="specinterface_ln0" fromId="246" toId="45">
</dataflow>
<dataflow id="262" from="empty_13" to="specinterface_ln0" fromId="246" toId="45">
</dataflow>
<dataflow id="263" from="_ssdm_op_Read.ap_auto.i64" to="edge_attr_in_read" fromId="184" toId="46">
</dataflow>
<dataflow id="264" from="edge_attr_in" to="edge_attr_in_read" fromId="178" toId="46">
</dataflow>
<dataflow id="265" from="_ssdm_op_Read.ap_auto.i64" to="edge_list_in_read" fromId="184" toId="47">
</dataflow>
<dataflow id="266" from="edge_list_in" to="edge_list_in_read" fromId="177" toId="47">
</dataflow>
<dataflow id="267" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="197" toId="48">
</dataflow>
<dataflow id="268" from="mem_addr" to="empty" fromId="35" toId="48">
</dataflow>
<dataflow id="269" from="StgValue_200" to="empty" fromId="200" toId="48">
</dataflow>
<dataflow id="270" from="add_ln318" to="i" fromId="51" toId="50">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="271" from="br_ln0" to="i" fromId="61" toId="50">
<BackEdge/>
</dataflow>
<dataflow id="273" from="StgValue_272" to="i" fromId="272" toId="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="274" from="br_ln318" to="i" fromId="49" toId="50">
</dataflow>
<dataflow id="275" from="i" to="add_ln318" fromId="50" toId="51">
</dataflow>
<dataflow id="277" from="StgValue_276" to="add_ln318" fromId="276" toId="51">
</dataflow>
<dataflow id="279" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="278" toId="52">
</dataflow>
<dataflow id="281" from="StgValue_280" to="specpipeline_ln0" fromId="280" toId="52">
</dataflow>
<dataflow id="282" from="StgValue_243" to="specpipeline_ln0" fromId="243" toId="52">
</dataflow>
<dataflow id="284" from="StgValue_283" to="specpipeline_ln0" fromId="283" toId="52">
</dataflow>
<dataflow id="285" from="StgValue_243" to="specpipeline_ln0" fromId="243" toId="52">
</dataflow>
<dataflow id="287" from="p_str" to="specpipeline_ln0" fromId="286" toId="52">
</dataflow>
<dataflow id="288" from="i" to="icmp_ln318" fromId="50" toId="53">
</dataflow>
<dataflow id="290" from="StgValue_289" to="icmp_ln318" fromId="289" toId="53">
</dataflow>
<dataflow id="292" from="_ssdm_op_SpecLoopTripCount" to="empty_40" fromId="291" toId="54">
</dataflow>
<dataflow id="294" from="StgValue_293" to="empty_40" fromId="293" toId="54">
</dataflow>
<dataflow id="295" from="StgValue_293" to="empty_40" fromId="293" toId="54">
</dataflow>
<dataflow id="296" from="StgValue_293" to="empty_40" fromId="293" toId="54">
</dataflow>
<dataflow id="297" from="icmp_ln318" to="br_ln318" fromId="53" toId="55">
</dataflow>
<dataflow id="299" from="_ssdm_op_Read.m_axi.p1i32" to="mem_addr_read" fromId="298" toId="56">
</dataflow>
<dataflow id="300" from="mem_addr" to="mem_addr_read" fromId="35" toId="56">
</dataflow>
<dataflow id="301" from="i" to="i_cast" fromId="50" toId="57">
</dataflow>
<dataflow id="303" from="_ssdm_op_SpecLoopName" to="specloopname_ln318" fromId="302" toId="58">
</dataflow>
<dataflow id="305" from="empty_9" to="specloopname_ln318" fromId="304" toId="58">
</dataflow>
<dataflow id="306" from="node_feature" to="node_feature_addr" fromId="179" toId="59">
</dataflow>
<dataflow id="308" from="StgValue_307" to="node_feature_addr" fromId="307" toId="59">
</dataflow>
<dataflow id="309" from="i_cast" to="node_feature_addr" fromId="57" toId="59">
</dataflow>
<dataflow id="310" from="mem_addr_read" to="store_ln319" fromId="56" toId="60">
</dataflow>
<dataflow id="311" from="node_feature_addr" to="store_ln319" fromId="59" toId="60">
</dataflow>
<dataflow id="312" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="187" toId="62">
</dataflow>
<dataflow id="313" from="edge_attr_in_read" to="trunc_ln1" fromId="46" toId="62">
</dataflow>
<dataflow id="314" from="StgValue_190" to="trunc_ln1" fromId="190" toId="62">
</dataflow>
<dataflow id="315" from="StgValue_192" to="trunc_ln1" fromId="192" toId="62">
</dataflow>
<dataflow id="316" from="trunc_ln1" to="sext_ln322" fromId="62" toId="63">
</dataflow>
<dataflow id="317" from="mem" to="mem_addr_1" fromId="175" toId="64">
</dataflow>
<dataflow id="318" from="sext_ln322" to="mem_addr_1" fromId="63" toId="64">
</dataflow>
<dataflow id="319" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_41" fromId="197" toId="65">
</dataflow>
<dataflow id="320" from="mem_addr_1" to="empty_41" fromId="64" toId="65">
</dataflow>
<dataflow id="322" from="StgValue_321" to="empty_41" fromId="321" toId="65">
</dataflow>
<dataflow id="323" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_41" fromId="197" toId="66">
</dataflow>
<dataflow id="324" from="mem_addr_1" to="empty_41" fromId="64" toId="66">
</dataflow>
<dataflow id="325" from="StgValue_321" to="empty_41" fromId="321" toId="66">
</dataflow>
<dataflow id="326" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_41" fromId="197" toId="67">
</dataflow>
<dataflow id="327" from="mem_addr_1" to="empty_41" fromId="64" toId="67">
</dataflow>
<dataflow id="328" from="StgValue_321" to="empty_41" fromId="321" toId="67">
</dataflow>
<dataflow id="329" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_41" fromId="197" toId="68">
</dataflow>
<dataflow id="330" from="mem_addr_1" to="empty_41" fromId="64" toId="68">
</dataflow>
<dataflow id="331" from="StgValue_321" to="empty_41" fromId="321" toId="68">
</dataflow>
<dataflow id="332" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_41" fromId="197" toId="69">
</dataflow>
<dataflow id="333" from="mem_addr_1" to="empty_41" fromId="64" toId="69">
</dataflow>
<dataflow id="334" from="StgValue_321" to="empty_41" fromId="321" toId="69">
</dataflow>
<dataflow id="335" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_41" fromId="197" toId="70">
</dataflow>
<dataflow id="336" from="mem_addr_1" to="empty_41" fromId="64" toId="70">
</dataflow>
<dataflow id="337" from="StgValue_321" to="empty_41" fromId="321" toId="70">
</dataflow>
<dataflow id="338" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_41" fromId="197" toId="71">
</dataflow>
<dataflow id="339" from="mem_addr_1" to="empty_41" fromId="64" toId="71">
</dataflow>
<dataflow id="340" from="StgValue_321" to="empty_41" fromId="321" toId="71">
</dataflow>
<dataflow id="342" from="StgValue_341" to="indvar_flatten" fromId="341" toId="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="343" from="br_ln322" to="indvar_flatten" fromId="72" toId="73">
</dataflow>
<dataflow id="344" from="add_ln322_1" to="indvar_flatten" fromId="76" toId="73">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="345" from="br_ln0" to="indvar_flatten" fromId="86" toId="73">
<BackEdge/>
</dataflow>
<dataflow id="347" from="StgValue_346" to="e" fromId="346" toId="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="348" from="br_ln322" to="e" fromId="72" toId="74">
</dataflow>
<dataflow id="349" from="select_ln322_1" to="e" fromId="83" toId="74">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="350" from="br_ln0" to="e" fromId="86" toId="74">
<BackEdge/>
</dataflow>
<dataflow id="352" from="StgValue_351" to="i_2" fromId="351" toId="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="353" from="br_ln322" to="i_2" fromId="72" toId="75">
</dataflow>
<dataflow id="354" from="add_ln323" to="i_2" fromId="85" toId="75">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="355" from="br_ln0" to="i_2" fromId="86" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="356" from="indvar_flatten" to="add_ln322_1" fromId="73" toId="76">
</dataflow>
<dataflow id="358" from="StgValue_357" to="add_ln322_1" fromId="357" toId="76">
</dataflow>
<dataflow id="359" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="278" toId="77">
</dataflow>
<dataflow id="360" from="StgValue_280" to="specpipeline_ln0" fromId="280" toId="77">
</dataflow>
<dataflow id="361" from="StgValue_243" to="specpipeline_ln0" fromId="243" toId="77">
</dataflow>
<dataflow id="362" from="StgValue_283" to="specpipeline_ln0" fromId="283" toId="77">
</dataflow>
<dataflow id="363" from="StgValue_243" to="specpipeline_ln0" fromId="243" toId="77">
</dataflow>
<dataflow id="364" from="p_str" to="specpipeline_ln0" fromId="286" toId="77">
</dataflow>
<dataflow id="365" from="indvar_flatten" to="icmp_ln322" fromId="73" toId="78">
</dataflow>
<dataflow id="367" from="StgValue_366" to="icmp_ln322" fromId="366" toId="78">
</dataflow>
<dataflow id="368" from="icmp_ln322" to="br_ln322" fromId="78" toId="79">
</dataflow>
<dataflow id="369" from="e" to="add_ln322" fromId="74" toId="80">
</dataflow>
<dataflow id="371" from="StgValue_370" to="add_ln322" fromId="370" toId="80">
</dataflow>
<dataflow id="372" from="i_2" to="icmp_ln323" fromId="75" toId="81">
</dataflow>
<dataflow id="374" from="StgValue_373" to="icmp_ln323" fromId="373" toId="81">
</dataflow>
<dataflow id="375" from="icmp_ln323" to="select_ln322" fromId="81" toId="82">
</dataflow>
<dataflow id="376" from="StgValue_351" to="select_ln322" fromId="351" toId="82">
</dataflow>
<dataflow id="377" from="i_2" to="select_ln322" fromId="75" toId="82">
</dataflow>
<dataflow id="378" from="icmp_ln323" to="select_ln322_1" fromId="81" toId="83">
</dataflow>
<dataflow id="379" from="add_ln322" to="select_ln322_1" fromId="80" toId="83">
</dataflow>
<dataflow id="380" from="e" to="select_ln322_1" fromId="74" toId="83">
</dataflow>
<dataflow id="381" from="select_ln322" to="switch_ln324" fromId="82" toId="84">
</dataflow>
<dataflow id="382" from="StgValue_351" to="switch_ln324" fromId="351" toId="84">
</dataflow>
<dataflow id="384" from="StgValue_383" to="switch_ln324" fromId="383" toId="84">
</dataflow>
<dataflow id="385" from="select_ln322" to="add_ln323" fromId="82" toId="85">
</dataflow>
<dataflow id="386" from="StgValue_383" to="add_ln323" fromId="383" toId="85">
</dataflow>
<dataflow id="387" from="_ssdm_op_Read.m_axi.p1i32" to="mem_addr_1_read" fromId="298" toId="87">
</dataflow>
<dataflow id="388" from="mem_addr_1" to="mem_addr_1_read" fromId="64" toId="87">
</dataflow>
<dataflow id="389" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="302" toId="88">
</dataflow>
<dataflow id="391" from="VITIS_LOOP_322_2_VITIS_LOOP_323_3_str" to="specloopname_ln0" fromId="390" toId="88">
</dataflow>
<dataflow id="392" from="_ssdm_op_SpecLoopTripCount" to="empty_42" fromId="291" toId="89">
</dataflow>
<dataflow id="394" from="StgValue_393" to="empty_42" fromId="393" toId="89">
</dataflow>
<dataflow id="395" from="StgValue_393" to="empty_42" fromId="393" toId="89">
</dataflow>
<dataflow id="396" from="StgValue_393" to="empty_42" fromId="393" toId="89">
</dataflow>
<dataflow id="397" from="select_ln322_1" to="zext_ln322" fromId="83" toId="90">
</dataflow>
<dataflow id="398" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="278" toId="91">
</dataflow>
<dataflow id="399" from="StgValue_280" to="specpipeline_ln0" fromId="280" toId="91">
</dataflow>
<dataflow id="400" from="StgValue_243" to="specpipeline_ln0" fromId="243" toId="91">
</dataflow>
<dataflow id="401" from="StgValue_283" to="specpipeline_ln0" fromId="283" toId="91">
</dataflow>
<dataflow id="402" from="StgValue_243" to="specpipeline_ln0" fromId="243" toId="91">
</dataflow>
<dataflow id="403" from="p_str" to="specpipeline_ln0" fromId="286" toId="91">
</dataflow>
<dataflow id="404" from="_ssdm_op_SpecLoopName" to="specloopname_ln323" fromId="302" toId="92">
</dataflow>
<dataflow id="406" from="empty_0" to="specloopname_ln323" fromId="405" toId="92">
</dataflow>
<dataflow id="407" from="edge_attr_1" to="edge_attr_1_addr" fromId="182" toId="93">
</dataflow>
<dataflow id="408" from="StgValue_307" to="edge_attr_1_addr" fromId="307" toId="93">
</dataflow>
<dataflow id="409" from="zext_ln322" to="edge_attr_1_addr" fromId="90" toId="93">
</dataflow>
<dataflow id="410" from="mem_addr_1_read" to="store_ln324" fromId="87" toId="94">
</dataflow>
<dataflow id="411" from="edge_attr_1_addr" to="store_ln324" fromId="93" toId="94">
</dataflow>
<dataflow id="412" from="edge_attr_0" to="edge_attr_0_addr" fromId="181" toId="96">
</dataflow>
<dataflow id="413" from="StgValue_307" to="edge_attr_0_addr" fromId="307" toId="96">
</dataflow>
<dataflow id="414" from="zext_ln322" to="edge_attr_0_addr" fromId="90" toId="96">
</dataflow>
<dataflow id="415" from="mem_addr_1_read" to="store_ln324" fromId="87" toId="97">
</dataflow>
<dataflow id="416" from="edge_attr_0_addr" to="store_ln324" fromId="96" toId="97">
</dataflow>
<dataflow id="417" from="edge_attr_2" to="edge_attr_2_addr" fromId="183" toId="99">
</dataflow>
<dataflow id="418" from="StgValue_307" to="edge_attr_2_addr" fromId="307" toId="99">
</dataflow>
<dataflow id="419" from="zext_ln322" to="edge_attr_2_addr" fromId="90" toId="99">
</dataflow>
<dataflow id="420" from="mem_addr_1_read" to="store_ln324" fromId="87" toId="100">
</dataflow>
<dataflow id="421" from="edge_attr_2_addr" to="store_ln324" fromId="99" toId="100">
</dataflow>
<dataflow id="422" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln2" fromId="187" toId="102">
</dataflow>
<dataflow id="423" from="edge_list_in_read" to="trunc_ln2" fromId="47" toId="102">
</dataflow>
<dataflow id="424" from="StgValue_190" to="trunc_ln2" fromId="190" toId="102">
</dataflow>
<dataflow id="425" from="StgValue_192" to="trunc_ln2" fromId="192" toId="102">
</dataflow>
<dataflow id="426" from="trunc_ln2" to="sext_ln328" fromId="102" toId="103">
</dataflow>
<dataflow id="427" from="mem" to="mem_addr_2" fromId="175" toId="104">
</dataflow>
<dataflow id="428" from="sext_ln328" to="mem_addr_2" fromId="103" toId="104">
</dataflow>
<dataflow id="429" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_43" fromId="197" toId="105">
</dataflow>
<dataflow id="430" from="mem_addr_2" to="empty_43" fromId="104" toId="105">
</dataflow>
<dataflow id="432" from="StgValue_431" to="empty_43" fromId="431" toId="105">
</dataflow>
<dataflow id="433" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_43" fromId="197" toId="106">
</dataflow>
<dataflow id="434" from="mem_addr_2" to="empty_43" fromId="104" toId="106">
</dataflow>
<dataflow id="435" from="StgValue_431" to="empty_43" fromId="431" toId="106">
</dataflow>
<dataflow id="436" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_43" fromId="197" toId="107">
</dataflow>
<dataflow id="437" from="mem_addr_2" to="empty_43" fromId="104" toId="107">
</dataflow>
<dataflow id="438" from="StgValue_431" to="empty_43" fromId="431" toId="107">
</dataflow>
<dataflow id="439" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_43" fromId="197" toId="108">
</dataflow>
<dataflow id="440" from="mem_addr_2" to="empty_43" fromId="104" toId="108">
</dataflow>
<dataflow id="441" from="StgValue_431" to="empty_43" fromId="431" toId="108">
</dataflow>
<dataflow id="442" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_43" fromId="197" toId="109">
</dataflow>
<dataflow id="443" from="mem_addr_2" to="empty_43" fromId="104" toId="109">
</dataflow>
<dataflow id="444" from="StgValue_431" to="empty_43" fromId="431" toId="109">
</dataflow>
<dataflow id="445" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_43" fromId="197" toId="110">
</dataflow>
<dataflow id="446" from="mem_addr_2" to="empty_43" fromId="104" toId="110">
</dataflow>
<dataflow id="447" from="StgValue_431" to="empty_43" fromId="431" toId="110">
</dataflow>
<dataflow id="448" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_43" fromId="197" toId="111">
</dataflow>
<dataflow id="449" from="mem_addr_2" to="empty_43" fromId="104" toId="111">
</dataflow>
<dataflow id="450" from="StgValue_431" to="empty_43" fromId="431" toId="111">
</dataflow>
<dataflow id="451" from="add_ln328" to="i_1" fromId="114" toId="113">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="452" from="br_ln0" to="i_1" fromId="124" toId="113">
<BackEdge/>
</dataflow>
<dataflow id="453" from="StgValue_341" to="i_1" fromId="341" toId="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="454" from="br_ln328" to="i_1" fromId="112" toId="113">
</dataflow>
<dataflow id="455" from="i_1" to="add_ln328" fromId="113" toId="114">
</dataflow>
<dataflow id="456" from="StgValue_357" to="add_ln328" fromId="357" toId="114">
</dataflow>
<dataflow id="457" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="278" toId="115">
</dataflow>
<dataflow id="458" from="StgValue_280" to="specpipeline_ln0" fromId="280" toId="115">
</dataflow>
<dataflow id="459" from="StgValue_243" to="specpipeline_ln0" fromId="243" toId="115">
</dataflow>
<dataflow id="460" from="StgValue_283" to="specpipeline_ln0" fromId="283" toId="115">
</dataflow>
<dataflow id="461" from="StgValue_243" to="specpipeline_ln0" fromId="243" toId="115">
</dataflow>
<dataflow id="462" from="p_str" to="specpipeline_ln0" fromId="286" toId="115">
</dataflow>
<dataflow id="463" from="i_1" to="icmp_ln328" fromId="113" toId="116">
</dataflow>
<dataflow id="465" from="StgValue_464" to="icmp_ln328" fromId="464" toId="116">
</dataflow>
<dataflow id="466" from="_ssdm_op_SpecLoopTripCount" to="empty_44" fromId="291" toId="117">
</dataflow>
<dataflow id="468" from="StgValue_467" to="empty_44" fromId="467" toId="117">
</dataflow>
<dataflow id="469" from="StgValue_467" to="empty_44" fromId="467" toId="117">
</dataflow>
<dataflow id="470" from="StgValue_467" to="empty_44" fromId="467" toId="117">
</dataflow>
<dataflow id="471" from="icmp_ln328" to="br_ln328" fromId="116" toId="118">
</dataflow>
<dataflow id="472" from="_ssdm_op_Read.m_axi.p1i32" to="mem_addr_2_read" fromId="298" toId="119">
</dataflow>
<dataflow id="473" from="mem_addr_2" to="mem_addr_2_read" fromId="104" toId="119">
</dataflow>
<dataflow id="474" from="i_1" to="i_1_cast" fromId="113" toId="120">
</dataflow>
<dataflow id="475" from="_ssdm_op_SpecLoopName" to="specloopname_ln328" fromId="302" toId="121">
</dataflow>
<dataflow id="477" from="empty_4" to="specloopname_ln328" fromId="476" toId="121">
</dataflow>
<dataflow id="478" from="edge_list" to="edge_list_addr" fromId="180" toId="122">
</dataflow>
<dataflow id="479" from="StgValue_307" to="edge_list_addr" fromId="307" toId="122">
</dataflow>
<dataflow id="480" from="i_1_cast" to="edge_list_addr" fromId="120" toId="122">
</dataflow>
<dataflow id="481" from="mem_addr_2_read" to="store_ln329" fromId="119" toId="123">
</dataflow>
<dataflow id="482" from="edge_list_addr" to="store_ln329" fromId="122" toId="123">
</dataflow>
<dataflow id="483" from="icmp_ln318" to="StgValue_9" fromId="53" toId="9">
</dataflow>
<dataflow id="484" from="icmp_ln318" to="StgValue_10" fromId="53" toId="10">
</dataflow>
<dataflow id="485" from="icmp_ln322" to="StgValue_18" fromId="78" toId="18">
</dataflow>
<dataflow id="486" from="icmp_ln322" to="StgValue_19" fromId="78" toId="19">
</dataflow>
<dataflow id="487" from="icmp_ln322" to="StgValue_20" fromId="78" toId="20">
</dataflow>
<dataflow id="488" from="select_ln322" to="StgValue_20" fromId="82" toId="20">
</dataflow>
<dataflow id="489" from="icmp_ln328" to="StgValue_29" fromId="116" toId="29">
</dataflow>
<dataflow id="490" from="icmp_ln328" to="StgValue_30" fromId="116" toId="30">
</dataflow>
<dataflow id="491" from="icmp_ln318" to="StgValue_8" fromId="53" toId="8">
</dataflow>
<dataflow id="492" from="icmp_ln328" to="StgValue_28" fromId="116" toId="28">
</dataflow>
</dataflows>


</stg>
