--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml clock.twx clock.ncd -o clock.twr clock.pcf -ucf clock.ucf

Design file:              clock.ncd
Physical constraint file: clock.pcf
Device,package,speed:     xc3s200,ft256,-5 (PRODUCTION 1.39 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_mclk = PERIOD TIMEGRP "mclk" 20 ns HIGH 50%;

 1385 paths analyzed, 143 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.802ns.
--------------------------------------------------------------------------------

Paths for end point count_16 (SLICE_X20Y8.SR), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.801ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.122 - 0.123)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_4 to count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y2.XQ       Tcko                  0.626   count<4>
                                                       count_4
    SLICE_X21Y6.G4       net (fanout=2)        1.287   count<4>
    SLICE_X21Y6.COUT     Topcyg                0.904   rclk_cmp_eq0000_wg_cy<1>
                                                       rclk_cmp_eq0000_wg_lut<1>
                                                       rclk_cmp_eq0000_wg_cy<1>
    SLICE_X21Y7.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<1>
    SLICE_X21Y7.COUT     Tbyp                  0.111   rclk_cmp_eq0000_wg_cy<3>
                                                       rclk_cmp_eq0000_wg_cy<2>
                                                       rclk_cmp_eq0000_wg_cy<3>
    SLICE_X21Y8.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<3>
    SLICE_X21Y8.COUT     Tbyp                  0.111   rclk_cmp_eq0000_wg_cy<5>
                                                       rclk_cmp_eq0000_wg_cy<4>
                                                       rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.XB       Tcinxb                0.279   rclk_cmp_eq0000
                                                       rclk_cmp_eq0000_wg_cy<6>
    SLICE_X20Y8.SR       net (fanout=14)       1.591   rclk_cmp_eq0000
    SLICE_X20Y8.CLK      Tsrck                 0.892   count<16>
                                                       count_16
    -------------------------------------------------  ---------------------------
    Total                                      5.801ns (2.923ns logic, 2.878ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.399ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.122 - 0.123)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_2 to count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y1.XQ       Tcko                  0.626   count<2>
                                                       count_2
    SLICE_X21Y8.F2       net (fanout=2)        1.117   count<2>
    SLICE_X21Y8.COUT     Topcyf                0.894   rclk_cmp_eq0000_wg_cy<5>
                                                       rclk_cmp_eq0000_wg_lut<4>
                                                       rclk_cmp_eq0000_wg_cy<4>
                                                       rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.XB       Tcinxb                0.279   rclk_cmp_eq0000
                                                       rclk_cmp_eq0000_wg_cy<6>
    SLICE_X20Y8.SR       net (fanout=14)       1.591   rclk_cmp_eq0000
    SLICE_X20Y8.CLK      Tsrck                 0.892   count<16>
                                                       count_16
    -------------------------------------------------  ---------------------------
    Total                                      5.399ns (2.691ns logic, 2.708ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.351ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.122 - 0.123)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_3 to count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y1.YQ       Tcko                  0.626   count<2>
                                                       count_3
    SLICE_X21Y7.G1       net (fanout=2)        0.948   count<3>
    SLICE_X21Y7.COUT     Topcyg                0.904   rclk_cmp_eq0000_wg_cy<3>
                                                       rclk_cmp_eq0000_wg_lut<3>
                                                       rclk_cmp_eq0000_wg_cy<3>
    SLICE_X21Y8.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<3>
    SLICE_X21Y8.COUT     Tbyp                  0.111   rclk_cmp_eq0000_wg_cy<5>
                                                       rclk_cmp_eq0000_wg_cy<4>
                                                       rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.XB       Tcinxb                0.279   rclk_cmp_eq0000
                                                       rclk_cmp_eq0000_wg_cy<6>
    SLICE_X20Y8.SR       net (fanout=14)       1.591   rclk_cmp_eq0000
    SLICE_X20Y8.CLK      Tsrck                 0.892   count<16>
                                                       count_16
    -------------------------------------------------  ---------------------------
    Total                                      5.351ns (2.812ns logic, 2.539ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point count_17 (SLICE_X20Y8.SR), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.801ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.122 - 0.123)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_4 to count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y2.XQ       Tcko                  0.626   count<4>
                                                       count_4
    SLICE_X21Y6.G4       net (fanout=2)        1.287   count<4>
    SLICE_X21Y6.COUT     Topcyg                0.904   rclk_cmp_eq0000_wg_cy<1>
                                                       rclk_cmp_eq0000_wg_lut<1>
                                                       rclk_cmp_eq0000_wg_cy<1>
    SLICE_X21Y7.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<1>
    SLICE_X21Y7.COUT     Tbyp                  0.111   rclk_cmp_eq0000_wg_cy<3>
                                                       rclk_cmp_eq0000_wg_cy<2>
                                                       rclk_cmp_eq0000_wg_cy<3>
    SLICE_X21Y8.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<3>
    SLICE_X21Y8.COUT     Tbyp                  0.111   rclk_cmp_eq0000_wg_cy<5>
                                                       rclk_cmp_eq0000_wg_cy<4>
                                                       rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.XB       Tcinxb                0.279   rclk_cmp_eq0000
                                                       rclk_cmp_eq0000_wg_cy<6>
    SLICE_X20Y8.SR       net (fanout=14)       1.591   rclk_cmp_eq0000
    SLICE_X20Y8.CLK      Tsrck                 0.892   count<16>
                                                       count_17
    -------------------------------------------------  ---------------------------
    Total                                      5.801ns (2.923ns logic, 2.878ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.399ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.122 - 0.123)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_2 to count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y1.XQ       Tcko                  0.626   count<2>
                                                       count_2
    SLICE_X21Y8.F2       net (fanout=2)        1.117   count<2>
    SLICE_X21Y8.COUT     Topcyf                0.894   rclk_cmp_eq0000_wg_cy<5>
                                                       rclk_cmp_eq0000_wg_lut<4>
                                                       rclk_cmp_eq0000_wg_cy<4>
                                                       rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.XB       Tcinxb                0.279   rclk_cmp_eq0000
                                                       rclk_cmp_eq0000_wg_cy<6>
    SLICE_X20Y8.SR       net (fanout=14)       1.591   rclk_cmp_eq0000
    SLICE_X20Y8.CLK      Tsrck                 0.892   count<16>
                                                       count_17
    -------------------------------------------------  ---------------------------
    Total                                      5.399ns (2.691ns logic, 2.708ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.351ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.122 - 0.123)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_3 to count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y1.YQ       Tcko                  0.626   count<2>
                                                       count_3
    SLICE_X21Y7.G1       net (fanout=2)        0.948   count<3>
    SLICE_X21Y7.COUT     Topcyg                0.904   rclk_cmp_eq0000_wg_cy<3>
                                                       rclk_cmp_eq0000_wg_lut<3>
                                                       rclk_cmp_eq0000_wg_cy<3>
    SLICE_X21Y8.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<3>
    SLICE_X21Y8.COUT     Tbyp                  0.111   rclk_cmp_eq0000_wg_cy<5>
                                                       rclk_cmp_eq0000_wg_cy<4>
                                                       rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.XB       Tcinxb                0.279   rclk_cmp_eq0000
                                                       rclk_cmp_eq0000_wg_cy<6>
    SLICE_X20Y8.SR       net (fanout=14)       1.591   rclk_cmp_eq0000
    SLICE_X20Y8.CLK      Tsrck                 0.892   count<16>
                                                       count_17
    -------------------------------------------------  ---------------------------
    Total                                      5.351ns (2.812ns logic, 2.539ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point count_18 (SLICE_X20Y9.SR), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.801ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.122 - 0.123)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_4 to count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y2.XQ       Tcko                  0.626   count<4>
                                                       count_4
    SLICE_X21Y6.G4       net (fanout=2)        1.287   count<4>
    SLICE_X21Y6.COUT     Topcyg                0.904   rclk_cmp_eq0000_wg_cy<1>
                                                       rclk_cmp_eq0000_wg_lut<1>
                                                       rclk_cmp_eq0000_wg_cy<1>
    SLICE_X21Y7.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<1>
    SLICE_X21Y7.COUT     Tbyp                  0.111   rclk_cmp_eq0000_wg_cy<3>
                                                       rclk_cmp_eq0000_wg_cy<2>
                                                       rclk_cmp_eq0000_wg_cy<3>
    SLICE_X21Y8.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<3>
    SLICE_X21Y8.COUT     Tbyp                  0.111   rclk_cmp_eq0000_wg_cy<5>
                                                       rclk_cmp_eq0000_wg_cy<4>
                                                       rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.XB       Tcinxb                0.279   rclk_cmp_eq0000
                                                       rclk_cmp_eq0000_wg_cy<6>
    SLICE_X20Y9.SR       net (fanout=14)       1.591   rclk_cmp_eq0000
    SLICE_X20Y9.CLK      Tsrck                 0.892   count<18>
                                                       count_18
    -------------------------------------------------  ---------------------------
    Total                                      5.801ns (2.923ns logic, 2.878ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_2 (FF)
  Destination:          count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.399ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.122 - 0.123)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_2 to count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y1.XQ       Tcko                  0.626   count<2>
                                                       count_2
    SLICE_X21Y8.F2       net (fanout=2)        1.117   count<2>
    SLICE_X21Y8.COUT     Topcyf                0.894   rclk_cmp_eq0000_wg_cy<5>
                                                       rclk_cmp_eq0000_wg_lut<4>
                                                       rclk_cmp_eq0000_wg_cy<4>
                                                       rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.XB       Tcinxb                0.279   rclk_cmp_eq0000
                                                       rclk_cmp_eq0000_wg_cy<6>
    SLICE_X20Y9.SR       net (fanout=14)       1.591   rclk_cmp_eq0000
    SLICE_X20Y9.CLK      Tsrck                 0.892   count<18>
                                                       count_18
    -------------------------------------------------  ---------------------------
    Total                                      5.399ns (2.691ns logic, 2.708ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.351ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.122 - 0.123)
  Source Clock:         mclk_BUFGP rising at 0.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_3 to count_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y1.YQ       Tcko                  0.626   count<2>
                                                       count_3
    SLICE_X21Y7.G1       net (fanout=2)        0.948   count<3>
    SLICE_X21Y7.COUT     Topcyg                0.904   rclk_cmp_eq0000_wg_cy<3>
                                                       rclk_cmp_eq0000_wg_lut<3>
                                                       rclk_cmp_eq0000_wg_cy<3>
    SLICE_X21Y8.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<3>
    SLICE_X21Y8.COUT     Tbyp                  0.111   rclk_cmp_eq0000_wg_cy<5>
                                                       rclk_cmp_eq0000_wg_cy<4>
                                                       rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.CIN      net (fanout=1)        0.000   rclk_cmp_eq0000_wg_cy<5>
    SLICE_X21Y9.XB       Tcinxb                0.279   rclk_cmp_eq0000
                                                       rclk_cmp_eq0000_wg_cy<6>
    SLICE_X20Y9.SR       net (fanout=14)       1.591   rclk_cmp_eq0000
    SLICE_X20Y9.CLK      Tsrck                 0.892   count<18>
                                                       count_18
    -------------------------------------------------  ---------------------------
    Total                                      5.351ns (2.812ns logic, 2.539ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mclk = PERIOD TIMEGRP "mclk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rclk (SLICE_X18Y0.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rclk (FF)
  Destination:          rclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 20.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: rclk to rclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y0.YQ       Tcko                  0.501   rclk1
                                                       rclk
    SLICE_X18Y0.BY       net (fanout=2)        0.486   rclk1
    SLICE_X18Y0.CLK      Tckdi       (-Th)     0.205   rclk1
                                                       rclk
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.296ns logic, 0.486ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point S7C/CD/clk (SLICE_X26Y6.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               S7C/CD/clk (FF)
  Destination:          S7C/CD/clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.784ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 20.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: S7C/CD/clk to S7C/CD/clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.YQ       Tcko                  0.501   S7C/CD/clk
                                                       S7C/CD/clk
    SLICE_X26Y6.BY       net (fanout=9)        0.488   S7C/CD/clk
    SLICE_X26Y6.CLK      Tckdi       (-Th)     0.205   S7C/CD/clk
                                                       S7C/CD/clk
    -------------------------------------------------  ---------------------------
    Total                                      0.784ns (0.296ns logic, 0.488ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point S7C/CD/count_12 (SLICE_X24Y6.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               S7C/CD/count_12 (FF)
  Destination:          S7C/CD/count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.144ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk_BUFGP rising at 20.000ns
  Destination Clock:    mclk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: S7C/CD/count_12 to S7C/CD/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y6.XQ       Tcko                  0.501   S7C/CD/count<12>
                                                       S7C/CD/count_12
    SLICE_X24Y6.F4       net (fanout=2)        0.261   S7C/CD/count<12>
    SLICE_X24Y6.CLK      Tckf        (-Th)    -0.382   S7C/CD/count<12>
                                                       S7C/CD/count<12>_rt
                                                       S7C/CD/Mcount_count_xor<12>
                                                       S7C/CD/count_12
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.883ns logic, 0.261ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mclk = PERIOD TIMEGRP "mclk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.634ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: rclk1/CLK
  Logical resource: rclk/CK
  Location pin: SLICE_X18Y0.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.634ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: rclk1/CLK
  Logical resource: rclk/CK
  Location pin: SLICE_X18Y0.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.634ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.366ns (732.064MHz) (Tcp)
  Physical resource: rclk1/CLK
  Logical resource: rclk/CK
  Location pin: SLICE_X18Y0.CLK
  Clock network: mclk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    5.802|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1385 paths, 0 nets, and 157 connections

Design statistics:
   Minimum period:   5.802ns{1}   (Maximum frequency: 172.354MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 15 09:13:27 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 135 MB



