// Seed: 2860846060
module module_0 ();
  id_1 :
  assert property (@(posedge id_1) -1)
  else $signed(60);
  ;
  assign id_1 = id_1;
  wire  id_2;
  logic id_3;
endmodule
module module_1 #(
    parameter id_7 = 32'd30
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output logic [7:0] id_8;
  inout wire _id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  assign id_8[id_7] = 1'b0;
endmodule
