{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587494294950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587494294957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 20:38:14 2020 " "Processing started: Tue Apr 21 20:38:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587494294957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587494294957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elektroniczny_zamek -c elektroniczny_zamek " "Command: quartus_map --read_settings_files=on --write_settings_files=off elektroniczny_zamek -c elektroniczny_zamek" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587494294957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587494295321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587494295321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_2x4-data_flow " "Found design unit 1: dec_2x4-data_flow" {  } { { "dec_2x4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/dec_2x4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587494303888 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_2x4 " "Found entity 1: dec_2x4" {  } { { "dec_2x4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/dec_2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587494303888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587494303888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x4-data_flow " "Found design unit 1: mux_2x4-data_flow" {  } { { "mux_2x4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/mux_2x4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587494303890 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x4 " "Found entity 1: mux_2x4" {  } { { "mux_2x4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/mux_2x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587494303890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587494303890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_4-data_flow " "Found design unit 1: cnt_4-data_flow" {  } { { "cnt_4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/cnt_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587494303892 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_4 " "Found entity 1: cnt_4" {  } { { "cnt_4.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/cnt_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587494303892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587494303892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schematic " "Found entity 1: schematic" {  } { { "schematic.bdf" "" { Schematic "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587494303893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587494303893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_lock.vhd 2 0 " "Found 2 design units, including 0 entities, in source file digit_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_lock " "Found design unit 1: digit_lock" {  } { { "digit_lock.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/digit_lock.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587494303895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 digit_lock-body " "Found design unit 2: digit_lock-body" {  } { { "digit_lock.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/digit_lock.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587494303895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587494303895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_ctrl_pckg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kb_ctrl_pckg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kb_ctrl_pckg-data_flow " "Found design unit 1: kb_ctrl_pckg-data_flow" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587494303896 ""} { "Info" "ISGN_ENTITY_NAME" "1 kb_ctrl_pckg " "Found entity 1: kb_ctrl_pckg" {  } { { "kb_ctrl_pckg.vhd" "" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587494303896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587494303896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kb_ctrl_pckg " "Elaborating entity \"kb_ctrl_pckg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587494303928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_4 cnt_4:kb_cnt " "Elaborating entity \"cnt_4\" for hierarchy \"cnt_4:kb_cnt\"" {  } { { "kb_ctrl_pckg.vhd" "kb_cnt" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587494303929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x4 mux_2x4:kb_mux " "Elaborating entity \"mux_2x4\" for hierarchy \"mux_2x4:kb_mux\"" {  } { { "kb_ctrl_pckg.vhd" "kb_mux" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587494303930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_2x4 dec_2x4:kb_dec " "Elaborating entity \"dec_2x4\" for hierarchy \"dec_2x4:kb_dec\"" {  } { { "kb_ctrl_pckg.vhd" "kb_dec" { Text "C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/kb_ctrl_pckg.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587494303931 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587494304479 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587494305000 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587494305000 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587494305214 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587494305214 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587494305214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587494305214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587494305286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 20:38:25 2020 " "Processing ended: Tue Apr 21 20:38:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587494305286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587494305286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587494305286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587494305286 ""}
