ARM GAS  /tmp/ccqpoEDu.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.Error_Handler,"ax",%progbits
  21              		.align	1
  22              		.global	Error_Handler
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	Error_Handler:
  28              	.LFB290:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "i2c.h"
  23:Core/Src/main.c **** #include "spi.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** #include "display.h"
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
ARM GAS  /tmp/ccqpoEDu.s 			page 2


  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** #define I2C_ADDRESS    0x60
  39:Core/Src/main.c **** #define I2C_ID_ADDRESS                                           0x0D
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** uint8_t data_config4[2] = {0x0D, 0x30};
  51:Core/Src/main.c **** uint8_t data_config0[2] = {0x09, 0xE0};
  52:Core/Src/main.c **** uint8_t regData = 0;
  53:Core/Src/main.c **** uint8_t regAddress = I2C_ID_ADDRESS;
  54:Core/Src/main.c **** uint8_t pmode = 0x30;
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  59:Core/Src/main.c **** void SystemClock_Config(void);
  60:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  65:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* USER CODE END 0 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /**
  70:Core/Src/main.c ****   * @brief  The application entry point.
  71:Core/Src/main.c ****   * @retval int
  72:Core/Src/main.c ****   */
  73:Core/Src/main.c **** int main(void)
  74:Core/Src/main.c **** {
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END 1 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  83:Core/Src/main.c ****   HAL_Init();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END Init */
ARM GAS  /tmp/ccqpoEDu.s 			page 3


  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Configure the system clock */
  90:Core/Src/main.c ****   SystemClock_Config();
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END SysInit */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Initialize all configured peripherals */
  97:Core/Src/main.c ****   MX_GPIO_Init();
  98:Core/Src/main.c ****   MX_ADC1_Init();
  99:Core/Src/main.c ****   MX_I2C3_Init();
 100:Core/Src/main.c ****   MX_SPI1_Init();
 101:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 102:Core/Src/main.c ****   HAL_GPIO_WritePin(NSLEEP_GPIO_Port, NSLEEP_Pin, GPIO_PIN_SET);
 103:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA,  POWER_ON_OFF_Pin |EN_IN1_Pin, GPIO_PIN_RESET);
 104:Core/Src/main.c ****   HAL_Delay(100);
 105:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c3, (I2C_ADDRESS), data_config4, 2,  100);
 106:Core/Src/main.c ****   HAL_Delay(100);
 107:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c3, (I2C_ADDRESS), data_config0, 2,  100);
 108:Core/Src/main.c ****    HAL_Delay(100);
 109:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA,  POWER_ON_OFF_Pin |EN_IN1_Pin, GPIO_PIN_SET);
 110:Core/Src/main.c ****   HAL_Delay(100);
 111:Core/Src/main.c ****   uint8_t da = 0x55;
 112:Core/Src/main.c ****   uint8_t co = 0xAA;
 113:Core/Src/main.c ****   /* USER CODE END 2 */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Infinite loop */
 116:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 117:Core/Src/main.c ****   while (1)
 118:Core/Src/main.c ****   {
 119:Core/Src/main.c ****     
 120:Core/Src/main.c ****     command(&da);
 121:Core/Src/main.c ****     data(&co);
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****   //  HAL_I2C_Master_Transmit(&hi2c3, (I2C_ADDRESS), &regAddress, 1,  100);
 124:Core/Src/main.c ****   //  HAL_I2C_Master_Receive(&hi2c3, (I2C_ADDRESS), &regData, 1,  100);
 125:Core/Src/main.c ****  //   HAL_Delay(100);
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****     /* USER CODE END WHILE */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 131:Core/Src/main.c ****   }
 132:Core/Src/main.c ****   /* USER CODE END 3 */
 133:Core/Src/main.c **** }
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** /**
 136:Core/Src/main.c ****   * @brief System Clock Configuration
 137:Core/Src/main.c ****   * @retval None
 138:Core/Src/main.c ****   */
 139:Core/Src/main.c **** void SystemClock_Config(void)
 140:Core/Src/main.c **** {
 141:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 142:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
ARM GAS  /tmp/ccqpoEDu.s 			page 4


 145:Core/Src/main.c ****   */
 146:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 147:Core/Src/main.c ****   {
 148:Core/Src/main.c ****     Error_Handler();
 149:Core/Src/main.c ****   }
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 152:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 155:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 156:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 157:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 166:Core/Src/main.c ****   {
 167:Core/Src/main.c ****     Error_Handler();
 168:Core/Src/main.c ****   }
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 171:Core/Src/main.c ****   */
 172:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 174:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****     Error_Handler();
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c **** }
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 186:Core/Src/main.c **** 
 187:Core/Src/main.c **** /* USER CODE END 4 */
 188:Core/Src/main.c **** 
 189:Core/Src/main.c **** /**
 190:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 191:Core/Src/main.c ****   * @retval None
 192:Core/Src/main.c ****   */
 193:Core/Src/main.c **** void Error_Handler(void)
 194:Core/Src/main.c **** {
  29              		.loc 1 194 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 195:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
ARM GAS  /tmp/ccqpoEDu.s 			page 5


 196:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 197:Core/Src/main.c ****   __disable_irq();
  35              		.loc 1 197 3 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
ARM GAS  /tmp/ccqpoEDu.s 			page 6


  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
ARM GAS  /tmp/ccqpoEDu.s 			page 7


 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  /tmp/ccqpoEDu.s 			page 8


 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 207 27 view .LVU2
  40              	.LBB5:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 209 3 view .LVU3
  42              		.syntax unified
  43              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 198:Core/Src/main.c ****   while (1)
ARM GAS  /tmp/ccqpoEDu.s 			page 9


  51              		.loc 1 198 3 view .LVU4
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c ****   }
  52              		.loc 1 200 3 view .LVU5
 198:Core/Src/main.c ****   while (1)
  53              		.loc 1 198 9 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE290:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	SystemClock_Config:
  66              	.LFB289:
 140:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  67              		.loc 1 140 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 88
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71 0000 00B5     		push	{lr}
  72              	.LCFI0:
  73              		.cfi_def_cfa_offset 4
  74              		.cfi_offset 14, -4
  75 0002 97B0     		sub	sp, sp, #92
  76              	.LCFI1:
  77              		.cfi_def_cfa_offset 96
 141:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  78              		.loc 1 141 3 view .LVU8
 141:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  79              		.loc 1 141 22 is_stmt 0 view .LVU9
  80 0004 4422     		movs	r2, #68
  81 0006 0021     		movs	r1, #0
  82 0008 05A8     		add	r0, sp, #20
  83 000a FFF7FEFF 		bl	memset
  84              	.LVL0:
 142:Core/Src/main.c **** 
  85              		.loc 1 142 3 is_stmt 1 view .LVU10
 142:Core/Src/main.c **** 
  86              		.loc 1 142 22 is_stmt 0 view .LVU11
  87 000e 0023     		movs	r3, #0
  88 0010 0093     		str	r3, [sp]
  89 0012 0193     		str	r3, [sp, #4]
  90 0014 0293     		str	r3, [sp, #8]
  91 0016 0393     		str	r3, [sp, #12]
  92 0018 0493     		str	r3, [sp, #16]
 146:Core/Src/main.c ****   {
  93              		.loc 1 146 3 is_stmt 1 view .LVU12
 146:Core/Src/main.c ****   {
  94              		.loc 1 146 7 is_stmt 0 view .LVU13
  95 001a 4FF40070 		mov	r0, #512
  96 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
  97              	.LVL1:
 146:Core/Src/main.c ****   {
  98              		.loc 1 146 6 discriminator 1 view .LVU14
ARM GAS  /tmp/ccqpoEDu.s 			page 10


  99 0022 28BB     		cbnz	r0, .L8
 154:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 100              		.loc 1 154 3 is_stmt 1 view .LVU15
 154:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 101              		.loc 1 154 36 is_stmt 0 view .LVU16
 102 0024 1023     		movs	r3, #16
 103 0026 0593     		str	r3, [sp, #20]
 155:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 104              		.loc 1 155 3 is_stmt 1 view .LVU17
 155:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 105              		.loc 1 155 30 is_stmt 0 view .LVU18
 106 0028 0122     		movs	r2, #1
 107 002a 0B92     		str	r2, [sp, #44]
 156:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 108              		.loc 1 156 3 is_stmt 1 view .LVU19
 156:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 109              		.loc 1 156 41 is_stmt 0 view .LVU20
 110 002c 0023     		movs	r3, #0
 111 002e 0C93     		str	r3, [sp, #48]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 112              		.loc 1 157 3 is_stmt 1 view .LVU21
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 113              		.loc 1 157 35 is_stmt 0 view .LVU22
 114 0030 6023     		movs	r3, #96
 115 0032 0D93     		str	r3, [sp, #52]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 116              		.loc 1 158 3 is_stmt 1 view .LVU23
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 117              		.loc 1 158 34 is_stmt 0 view .LVU24
 118 0034 0223     		movs	r3, #2
 119 0036 0F93     		str	r3, [sp, #60]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 120              		.loc 1 159 3 is_stmt 1 view .LVU25
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 121              		.loc 1 159 35 is_stmt 0 view .LVU26
 122 0038 1092     		str	r2, [sp, #64]
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 123              		.loc 1 160 3 is_stmt 1 view .LVU27
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 124              		.loc 1 160 30 is_stmt 0 view .LVU28
 125 003a 1192     		str	r2, [sp, #68]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 126              		.loc 1 161 3 is_stmt 1 view .LVU29
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 127              		.loc 1 161 30 is_stmt 0 view .LVU30
 128 003c 2822     		movs	r2, #40
 129 003e 1292     		str	r2, [sp, #72]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 130              		.loc 1 162 3 is_stmt 1 view .LVU31
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 131              		.loc 1 162 30 is_stmt 0 view .LVU32
 132 0040 0722     		movs	r2, #7
 133 0042 1392     		str	r2, [sp, #76]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 134              		.loc 1 163 3 is_stmt 1 view .LVU33
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 135              		.loc 1 163 30 is_stmt 0 view .LVU34
ARM GAS  /tmp/ccqpoEDu.s 			page 11


 136 0044 1493     		str	r3, [sp, #80]
 164:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 137              		.loc 1 164 3 is_stmt 1 view .LVU35
 164:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 138              		.loc 1 164 30 is_stmt 0 view .LVU36
 139 0046 1593     		str	r3, [sp, #84]
 165:Core/Src/main.c ****   {
 140              		.loc 1 165 3 is_stmt 1 view .LVU37
 165:Core/Src/main.c ****   {
 141              		.loc 1 165 7 is_stmt 0 view .LVU38
 142 0048 05A8     		add	r0, sp, #20
 143 004a FFF7FEFF 		bl	HAL_RCC_OscConfig
 144              	.LVL2:
 165:Core/Src/main.c ****   {
 145              		.loc 1 165 6 discriminator 1 view .LVU39
 146 004e 88B9     		cbnz	r0, .L9
 172:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 147              		.loc 1 172 3 is_stmt 1 view .LVU40
 172:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 148              		.loc 1 172 31 is_stmt 0 view .LVU41
 149 0050 0F23     		movs	r3, #15
 150 0052 0093     		str	r3, [sp]
 174:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 151              		.loc 1 174 3 is_stmt 1 view .LVU42
 174:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 152              		.loc 1 174 34 is_stmt 0 view .LVU43
 153 0054 0323     		movs	r3, #3
 154 0056 0193     		str	r3, [sp, #4]
 175:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 155              		.loc 1 175 3 is_stmt 1 view .LVU44
 175:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 156              		.loc 1 175 35 is_stmt 0 view .LVU45
 157 0058 0023     		movs	r3, #0
 158 005a 0293     		str	r3, [sp, #8]
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 159              		.loc 1 176 3 is_stmt 1 view .LVU46
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 160              		.loc 1 176 36 is_stmt 0 view .LVU47
 161 005c 0393     		str	r3, [sp, #12]
 177:Core/Src/main.c **** 
 162              		.loc 1 177 3 is_stmt 1 view .LVU48
 177:Core/Src/main.c **** 
 163              		.loc 1 177 36 is_stmt 0 view .LVU49
 164 005e 0493     		str	r3, [sp, #16]
 179:Core/Src/main.c ****   {
 165              		.loc 1 179 3 is_stmt 1 view .LVU50
 179:Core/Src/main.c ****   {
 166              		.loc 1 179 7 is_stmt 0 view .LVU51
 167 0060 0421     		movs	r1, #4
 168 0062 6846     		mov	r0, sp
 169 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 170              	.LVL3:
 179:Core/Src/main.c ****   {
 171              		.loc 1 179 6 discriminator 1 view .LVU52
 172 0068 30B9     		cbnz	r0, .L10
 183:Core/Src/main.c **** 
 173              		.loc 1 183 1 view .LVU53
ARM GAS  /tmp/ccqpoEDu.s 			page 12


 174 006a 17B0     		add	sp, sp, #92
 175              	.LCFI2:
 176              		.cfi_remember_state
 177              		.cfi_def_cfa_offset 4
 178              		@ sp needed
 179 006c 5DF804FB 		ldr	pc, [sp], #4
 180              	.L8:
 181              	.LCFI3:
 182              		.cfi_restore_state
 148:Core/Src/main.c ****   }
 183              		.loc 1 148 5 is_stmt 1 view .LVU54
 184 0070 FFF7FEFF 		bl	Error_Handler
 185              	.LVL4:
 186              	.L9:
 167:Core/Src/main.c ****   }
 187              		.loc 1 167 5 view .LVU55
 188 0074 FFF7FEFF 		bl	Error_Handler
 189              	.LVL5:
 190              	.L10:
 181:Core/Src/main.c ****   }
 191              		.loc 1 181 5 view .LVU56
 192 0078 FFF7FEFF 		bl	Error_Handler
 193              	.LVL6:
 194              		.cfi_endproc
 195              	.LFE289:
 197              		.section	.text.main,"ax",%progbits
 198              		.align	1
 199              		.global	main
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 204              	main:
 205              	.LFB288:
  74:Core/Src/main.c **** 
 206              		.loc 1 74 1 view -0
 207              		.cfi_startproc
 208              		@ Volatile: function does not return.
 209              		@ args = 0, pretend = 0, frame = 8
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 211 0000 00B5     		push	{lr}
 212              	.LCFI4:
 213              		.cfi_def_cfa_offset 4
 214              		.cfi_offset 14, -4
 215 0002 85B0     		sub	sp, sp, #20
 216              	.LCFI5:
 217              		.cfi_def_cfa_offset 24
  83:Core/Src/main.c **** 
 218              		.loc 1 83 3 view .LVU58
 219 0004 FFF7FEFF 		bl	HAL_Init
 220              	.LVL7:
  90:Core/Src/main.c **** 
 221              		.loc 1 90 3 view .LVU59
 222 0008 FFF7FEFF 		bl	SystemClock_Config
 223              	.LVL8:
  97:Core/Src/main.c ****   MX_ADC1_Init();
 224              		.loc 1 97 3 view .LVU60
 225 000c FFF7FEFF 		bl	MX_GPIO_Init
ARM GAS  /tmp/ccqpoEDu.s 			page 13


 226              	.LVL9:
  98:Core/Src/main.c ****   MX_I2C3_Init();
 227              		.loc 1 98 3 view .LVU61
 228 0010 FFF7FEFF 		bl	MX_ADC1_Init
 229              	.LVL10:
  99:Core/Src/main.c ****   MX_SPI1_Init();
 230              		.loc 1 99 3 view .LVU62
 231 0014 FFF7FEFF 		bl	MX_I2C3_Init
 232              	.LVL11:
 100:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 233              		.loc 1 100 3 view .LVU63
 234 0018 FFF7FEFF 		bl	MX_SPI1_Init
 235              	.LVL12:
 102:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA,  POWER_ON_OFF_Pin |EN_IN1_Pin, GPIO_PIN_RESET);
 236              		.loc 1 102 3 view .LVU64
 237 001c 0122     		movs	r2, #1
 238 001e 8021     		movs	r1, #128
 239 0020 1C48     		ldr	r0, .L14
 240 0022 FFF7FEFF 		bl	HAL_GPIO_WritePin
 241              	.LVL13:
 103:Core/Src/main.c ****   HAL_Delay(100);
 242              		.loc 1 103 3 view .LVU65
 243 0026 0022     		movs	r2, #0
 244 0028 0521     		movs	r1, #5
 245 002a 4FF09040 		mov	r0, #1207959552
 246 002e FFF7FEFF 		bl	HAL_GPIO_WritePin
 247              	.LVL14:
 104:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c3, (I2C_ADDRESS), data_config4, 2,  100);
 248              		.loc 1 104 3 view .LVU66
 249 0032 6420     		movs	r0, #100
 250 0034 FFF7FEFF 		bl	HAL_Delay
 251              	.LVL15:
 105:Core/Src/main.c ****   HAL_Delay(100);
 252              		.loc 1 105 3 view .LVU67
 253 0038 174D     		ldr	r5, .L14+4
 254 003a 6424     		movs	r4, #100
 255 003c 0094     		str	r4, [sp]
 256 003e 0223     		movs	r3, #2
 257 0040 164A     		ldr	r2, .L14+8
 258 0042 6021     		movs	r1, #96
 259 0044 2846     		mov	r0, r5
 260 0046 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 261              	.LVL16:
 106:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c3, (I2C_ADDRESS), data_config0, 2,  100);
 262              		.loc 1 106 3 view .LVU68
 263 004a 2046     		mov	r0, r4
 264 004c FFF7FEFF 		bl	HAL_Delay
 265              	.LVL17:
 107:Core/Src/main.c ****    HAL_Delay(100);
 266              		.loc 1 107 3 view .LVU69
 267 0050 0094     		str	r4, [sp]
 268 0052 0223     		movs	r3, #2
 269 0054 124A     		ldr	r2, .L14+12
 270 0056 6021     		movs	r1, #96
 271 0058 2846     		mov	r0, r5
 272 005a FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 273              	.LVL18:
ARM GAS  /tmp/ccqpoEDu.s 			page 14


 108:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA,  POWER_ON_OFF_Pin |EN_IN1_Pin, GPIO_PIN_SET);
 274              		.loc 1 108 4 view .LVU70
 275 005e 2046     		mov	r0, r4
 276 0060 FFF7FEFF 		bl	HAL_Delay
 277              	.LVL19:
 109:Core/Src/main.c ****   HAL_Delay(100);
 278              		.loc 1 109 3 view .LVU71
 279 0064 0122     		movs	r2, #1
 280 0066 0521     		movs	r1, #5
 281 0068 4FF09040 		mov	r0, #1207959552
 282 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 283              	.LVL20:
 110:Core/Src/main.c ****   uint8_t da = 0x55;
 284              		.loc 1 110 3 view .LVU72
 285 0070 2046     		mov	r0, r4
 286 0072 FFF7FEFF 		bl	HAL_Delay
 287              	.LVL21:
 111:Core/Src/main.c ****   uint8_t co = 0xAA;
 288              		.loc 1 111 3 view .LVU73
 111:Core/Src/main.c ****   uint8_t co = 0xAA;
 289              		.loc 1 111 11 is_stmt 0 view .LVU74
 290 0076 5523     		movs	r3, #85
 291 0078 8DF80F30 		strb	r3, [sp, #15]
 112:Core/Src/main.c ****   /* USER CODE END 2 */
 292              		.loc 1 112 3 is_stmt 1 view .LVU75
 112:Core/Src/main.c ****   /* USER CODE END 2 */
 293              		.loc 1 112 11 is_stmt 0 view .LVU76
 294 007c AA23     		movs	r3, #170
 295 007e 8DF80E30 		strb	r3, [sp, #14]
 296              	.L12:
 117:Core/Src/main.c ****   {
 297              		.loc 1 117 3 is_stmt 1 view .LVU77
 120:Core/Src/main.c ****     data(&co);
 298              		.loc 1 120 5 view .LVU78
 299 0082 0DF10F00 		add	r0, sp, #15
 300 0086 FFF7FEFF 		bl	command
 301              	.LVL22:
 121:Core/Src/main.c **** 
 302              		.loc 1 121 5 discriminator 1 view .LVU79
 303 008a 0DF10E00 		add	r0, sp, #14
 304 008e FFF7FEFF 		bl	data
 305              	.LVL23:
 117:Core/Src/main.c ****   {
 306              		.loc 1 117 9 view .LVU80
 307 0092 F6E7     		b	.L12
 308              	.L15:
 309              		.align	2
 310              	.L14:
 311 0094 00040048 		.word	1207960576
 312 0098 00000000 		.word	hi2c3
 313 009c 00000000 		.word	data_config4
 314 00a0 00000000 		.word	data_config0
 315              		.cfi_endproc
 316              	.LFE288:
 318              		.global	pmode
 319              		.section	.data.pmode,"aw"
 322              	pmode:
ARM GAS  /tmp/ccqpoEDu.s 			page 15


 323 0000 30       		.byte	48
 324              		.global	regAddress
 325              		.section	.data.regAddress,"aw"
 328              	regAddress:
 329 0000 0D       		.byte	13
 330              		.global	regData
 331              		.section	.bss.regData,"aw",%nobits
 334              	regData:
 335 0000 00       		.space	1
 336              		.global	data_config0
 337              		.section	.data.data_config0,"aw"
 338              		.align	2
 341              	data_config0:
 342 0000 09E0     		.ascii	"\011\340"
 343              		.global	data_config4
 344              		.section	.data.data_config4,"aw"
 345              		.align	2
 348              	data_config4:
 349 0000 0D30     		.ascii	"\0150"
 350              		.text
 351              	.Letext0:
 352              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 353              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l431xx.h"
 354              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 355              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 356              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 357              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 358              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 359              		.file 10 "Core/Inc/i2c.h"
 360              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 361              		.file 12 "Core/Inc/display.h"
 362              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 363              		.file 14 "Core/Inc/spi.h"
 364              		.file 15 "Core/Inc/adc.h"
 365              		.file 16 "Core/Inc/gpio.h"
 366              		.file 17 "<built-in>"
ARM GAS  /tmp/ccqpoEDu.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccqpoEDu.s:21     .text.Error_Handler:00000000 $t
     /tmp/ccqpoEDu.s:27     .text.Error_Handler:00000000 Error_Handler
     /tmp/ccqpoEDu.s:59     .text.SystemClock_Config:00000000 $t
     /tmp/ccqpoEDu.s:65     .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccqpoEDu.s:198    .text.main:00000000 $t
     /tmp/ccqpoEDu.s:204    .text.main:00000000 main
     /tmp/ccqpoEDu.s:311    .text.main:00000094 $d
     /tmp/ccqpoEDu.s:348    .data.data_config4:00000000 data_config4
     /tmp/ccqpoEDu.s:341    .data.data_config0:00000000 data_config0
     /tmp/ccqpoEDu.s:322    .data.pmode:00000000 pmode
     /tmp/ccqpoEDu.s:328    .data.regAddress:00000000 regAddress
     /tmp/ccqpoEDu.s:334    .bss.regData:00000000 regData
     /tmp/ccqpoEDu.s:335    .bss.regData:00000000 $d
     /tmp/ccqpoEDu.s:338    .data.data_config0:00000000 $d
     /tmp/ccqpoEDu.s:345    .data.data_config4:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_ADC1_Init
MX_I2C3_Init
MX_SPI1_Init
HAL_GPIO_WritePin
HAL_Delay
HAL_I2C_Master_Transmit
command
data
hi2c3
