{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1457103228334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1457103228338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  4 15:53:48 2016 " "Processing started: Fri Mar  4 15:53:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1457103228338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103228338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Nano -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103228338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1457103229095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/LED_Controller/LED_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/LED_Controller/LED_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Controller " "Found entity 1: LED_Controller" {  } { { "ip/LED_Controller/LED_Controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/ip/LED_Controller/LED_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240939 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LT24_Controller LT24_Controller.v(25) " "Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LT24_Controller\"" {  } { { "ip/LT24_Controller/LT24_Controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/ip/LT24_Controller/LT24_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103240940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/LT24_Controller/LT24_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/LT24_Controller/LT24_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_Controller " "Found entity 1: LT24_Controller" {  } { { "ip/LT24_Controller/LT24_Controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/ip/LT24_Controller/LT24_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC " "Found entity 1: DE0_LT24_SOPC" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC " "Found entity 1: DE0_LT24_SOPC" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_irq_mapper " "Found entity 1: DE0_LT24_SOPC_irq_mapper" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_irq_mapper.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240977 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_mux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_demux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_mux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_demux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240989 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240989 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240989 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240989 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457103240993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240994 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457103240995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103240999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103240999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241000 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_015.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457103241002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_015.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457103241002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_015_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_015_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_015.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241003 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_015 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_015" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_015.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_009.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457103241003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_009.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457103241003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_009_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_009_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_009.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241004 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_009 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_009" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_009.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457103241004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457103241004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241005 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_007 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_007" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457103241005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457103241005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241006 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_002 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_002" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457103241006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457103241006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241007 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_001 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_001" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457103241007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1457103241008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241008 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_pic_mem " "Found entity 1: DE0_LT24_SOPC_pic_mem" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyCycloneSPI " "Found entity 1: MyCycloneSPI" {  } { { "DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_background_mem " "Found entity 1: DE0_LT24_SOPC_background_mem" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_TIMER " "Found entity 1: DE0_LT24_SOPC_TIMER" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_SDRAM_input_efifo_module " "Found entity 1: DE0_LT24_SOPC_SDRAM_input_efifo_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241019 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_SDRAM " "Found entity 2: DE0_LT24_SOPC_SDRAM" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v 2 2 " "Found 2 design units, including 2 entities, in source file DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_interface_irq " "Found entity 1: LT24_interface_irq" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241020 ""} { "Info" "ISGN_ENTITY_NAME" "2 shorter " "Found entity 2: shorter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_TOUCH_SPI " "Found entity 1: DE0_LT24_SOPC_LT24_TOUCH_SPI" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N " "Found entity 1: DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_TOUCH_BUSY " "Found entity 1: DE0_LT24_SOPC_LT24_TOUCH_BUSY" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_LCD_RSTN.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_LCD_RSTN.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_LCD_RSTN " "Found entity 1: DE0_LT24_SOPC_LT24_LCD_RSTN" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_LCD_RSTN.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_LCD_RSTN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241023 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LT24_Controller LT24_Controller.v(25) " "Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LT24_Controller\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103241024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_Controller " "Found entity 1: LT24_Controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Controller " "Found entity 1: LED_Controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_KEY.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_KEY.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_KEY " "Found entity 1: DE0_LT24_SOPC_KEY" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_KEY.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_KEY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v 5 5 " "Found 5 design units, including 5 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_JTAG_UART_sim_scfifo_w " "Found entity 1: DE0_LT24_SOPC_JTAG_UART_sim_scfifo_w" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241027 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_JTAG_UART_scfifo_w " "Found entity 2: DE0_LT24_SOPC_JTAG_UART_scfifo_w" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241027 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_LT24_SOPC_JTAG_UART_sim_scfifo_r " "Found entity 3: DE0_LT24_SOPC_JTAG_UART_sim_scfifo_r" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241027 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_LT24_SOPC_JTAG_UART_scfifo_r " "Found entity 4: DE0_LT24_SOPC_JTAG_UART_scfifo_r" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241027 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_LT24_SOPC_JTAG_UART " "Found entity 5: DE0_LT24_SOPC_JTAG_UART" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v 27 27 " "Found 27 design units, including 27 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_ic_data_module " "Found entity 1: DE0_LT24_SOPC_CPU_ic_data_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_CPU_ic_tag_module " "Found entity 2: DE0_LT24_SOPC_CPU_ic_tag_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_LT24_SOPC_CPU_bht_module " "Found entity 3: DE0_LT24_SOPC_CPU_bht_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_LT24_SOPC_CPU_register_bank_a_module " "Found entity 4: DE0_LT24_SOPC_CPU_register_bank_a_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_LT24_SOPC_CPU_register_bank_b_module " "Found entity 5: DE0_LT24_SOPC_CPU_register_bank_b_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_LT24_SOPC_CPU_dc_tag_module " "Found entity 6: DE0_LT24_SOPC_CPU_dc_tag_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_LT24_SOPC_CPU_dc_data_module " "Found entity 7: DE0_LT24_SOPC_CPU_dc_data_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_LT24_SOPC_CPU_dc_victim_module " "Found entity 8: DE0_LT24_SOPC_CPU_dc_victim_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_LT24_SOPC_CPU_nios2_oci_debug " "Found entity 9: DE0_LT24_SOPC_CPU_nios2_oci_debug" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_LT24_SOPC_CPU_ociram_sp_ram_module " "Found entity 10: DE0_LT24_SOPC_CPU_ociram_sp_ram_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_LT24_SOPC_CPU_nios2_ocimem " "Found entity 11: DE0_LT24_SOPC_CPU_nios2_ocimem" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_LT24_SOPC_CPU_nios2_avalon_reg " "Found entity 12: DE0_LT24_SOPC_CPU_nios2_avalon_reg" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_LT24_SOPC_CPU_nios2_oci_break " "Found entity 13: DE0_LT24_SOPC_CPU_nios2_oci_break" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_LT24_SOPC_CPU_nios2_oci_xbrk " "Found entity 14: DE0_LT24_SOPC_CPU_nios2_oci_xbrk" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_LT24_SOPC_CPU_nios2_oci_dbrk " "Found entity 15: DE0_LT24_SOPC_CPU_nios2_oci_dbrk" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_LT24_SOPC_CPU_nios2_oci_itrace " "Found entity 16: DE0_LT24_SOPC_CPU_nios2_oci_itrace" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_LT24_SOPC_CPU_nios2_oci_td_mode " "Found entity 17: DE0_LT24_SOPC_CPU_nios2_oci_td_mode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_LT24_SOPC_CPU_nios2_oci_dtrace " "Found entity 18: DE0_LT24_SOPC_CPU_nios2_oci_dtrace" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt " "Found entity 19: DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc " "Found entity 20: DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc " "Found entity 21: DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE0_LT24_SOPC_CPU_nios2_oci_fifo " "Found entity 22: DE0_LT24_SOPC_CPU_nios2_oci_fifo" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE0_LT24_SOPC_CPU_nios2_oci_pib " "Found entity 23: DE0_LT24_SOPC_CPU_nios2_oci_pib" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE0_LT24_SOPC_CPU_nios2_oci_im " "Found entity 24: DE0_LT24_SOPC_CPU_nios2_oci_im" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE0_LT24_SOPC_CPU_nios2_performance_monitors " "Found entity 25: DE0_LT24_SOPC_CPU_nios2_performance_monitors" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE0_LT24_SOPC_CPU_nios2_oci " "Found entity 26: DE0_LT24_SOPC_CPU_nios2_oci" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE0_LT24_SOPC_CPU " "Found entity 27: DE0_LT24_SOPC_CPU" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper " "Found entity 1: DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk " "Found entity 1: DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_jtag_debug_module_tck " "Found entity 1: DE0_LT24_SOPC_CPU_jtag_debug_module_tck" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_tck.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_oci_test_bench " "Found entity 1: DE0_LT24_SOPC_CPU_oci_test_bench" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_oci_test_bench.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_mult_cell " "Found entity 1: DE0_LT24_SOPC_CPU_mult_cell" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_test_bench " "Found entity 1: DE0_LT24_SOPC_CPU_test_bench" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_test_bench.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v 4 4 " "Found 4 design units, including 4 entities, in source file DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c " "Found entity 1: DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241812 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_ALT_PLL_stdsync_sv6 " "Found entity 2: DE0_LT24_SOPC_ALT_PLL_stdsync_sv6" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241812 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_LT24_SOPC_ALT_PLL_altpll_ggu2 " "Found entity 3: DE0_LT24_SOPC_ALT_PLL_altpll_ggu2" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241812 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_LT24_SOPC_ALT_PLL " "Found entity 4: DE0_LT24_SOPC_ALT_PLL" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241812 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LT24_buffer.v(184) " "Verilog HDL information at LT24_buffer.v(184): always construct contains both blocking and non-blocking assignments" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1457103241813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LT24_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file LT24_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_buffer " "Found entity 1: LT24_buffer" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MySPI.sv 1 1 " "Found 1 design units, including 1 entities, in source file MySPI.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/MySPI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano.sv 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano " "Found entity 1: DE0_Nano" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103241815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103241815 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_CPU.v(2120) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_CPU.v(2120): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1457103241837 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_CPU.v(2122) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_CPU.v(2122): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1457103241837 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_CPU.v(2278) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_CPU.v(2278): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1457103241837 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_CPU.v(3102) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_CPU.v(3102): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1457103241840 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_LT24_TOUCH_SPI.v(401) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_LT24_TOUCH_SPI.v(401): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1457103241847 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_SDRAM.v(316) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_SDRAM.v(316): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1457103241848 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_SDRAM.v(326) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_SDRAM.v(326): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1457103241848 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_SDRAM.v(336) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_SDRAM.v(336): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1457103241848 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_LT24_SOPC_SDRAM.v(680) " "Verilog HDL or VHDL warning at DE0_LT24_SOPC_SDRAM.v(680): conditional expression evaluates to a constant" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1457103241849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano " "Elaborating entity \"DE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1457103241981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIC32_INT1 DE0_Nano.sv(199) " "Verilog HDL or VHDL warning at DE0_Nano.sv(199): object \"PIC32_INT1\" assigned a value but never read" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103241982 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIC32_C1TX DE0_Nano.sv(200) " "Verilog HDL or VHDL warning at DE0_Nano.sv(200): object \"PIC32_C1TX\" assigned a value but never read" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103241982 "|DE0_Nano"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PIC32_C1RX DE0_Nano.sv(200) " "Verilog HDL warning at DE0_Nano.sv(200): object PIC32_C1RX used but never assigned" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 200 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1457103241982 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIC32_SCL3A DE0_Nano.sv(201) " "Verilog HDL or VHDL warning at DE0_Nano.sv(201): object \"PIC32_SCL3A\" assigned a value but never read" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103241982 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIC32_SDA3A DE0_Nano.sv(201) " "Verilog HDL or VHDL warning at DE0_Nano.sv(201): object \"PIC32_SDA3A\" assigned a value but never read" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103241982 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PIC32_RESET DE0_Nano.sv(202) " "Verilog HDL or VHDL warning at DE0_Nano.sv(202): object \"PIC32_RESET\" assigned a value but never read" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 202 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103241982 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Status DE0_Nano.sv(205) " "Verilog HDL or VHDL warning at DE0_Nano.sv(205): object \"Status\" assigned a value but never read" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103241982 "|DE0_Nano"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PIC32_C1RX 0 DE0_Nano.sv(200) " "Net \"PIC32_C1RX\" at DE0_Nano.sv(200) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 200 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1457103241985 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0 DE0_Nano.sv(126) " "Output port \"GPIO_0\" at DE0_Nano.sv(126) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457103241985 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO DE0_Nano.sv(104) " "Output port \"EPCS_ASDO\" at DE0_Nano.sv(104) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457103241985 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK DE0_Nano.sv(106) " "Output port \"EPCS_DCLK\" at DE0_Nano.sv(106) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457103241985 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO DE0_Nano.sv(107) " "Output port \"EPCS_NCSO\" at DE0_Nano.sv(107) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457103241985 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_CS_N DE0_Nano.sv(110) " "Output port \"G_SENSOR_CS_N\" at DE0_Nano.sv(110) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457103241986 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE0_Nano.sv(112) " "Output port \"I2C_SCLK\" at DE0_Nano.sv(112) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457103241986 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N DE0_Nano.sv(116) " "Output port \"ADC_CS_N\" at DE0_Nano.sv(116) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457103241986 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR DE0_Nano.sv(117) " "Output port \"ADC_SADDR\" at DE0_Nano.sv(117) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457103241986 "|DE0_Nano"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE0_Nano.sv(118) " "Output port \"ADC_SCLK\" at DE0_Nano.sv(118) has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457103241986 "|DE0_Nano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC DE0_LT24_SOPC:DE0_LT24_SOPC_inst " "Elaborating entity \"DE0_LT24_SOPC\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\"" {  } { { "DE0_Nano.sv" "DE0_LT24_SOPC_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103241995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_ALT_PLL DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll " "Elaborating entity \"DE0_LT24_SOPC_ALT_PLL\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "alt_pll" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_ALT_PLL_stdsync_sv6 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2 " "Elaborating entity \"DE0_LT24_SOPC_ALT_PLL_stdsync_sv6\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "stdsync2" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2\|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_stdsync_sv6:stdsync2\|DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c:dffpipe3\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "dffpipe3" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_ALT_PLL_altpll_ggu2 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1 " "Elaborating entity \"DE0_LT24_SOPC_ALT_PLL_altpll_ggu2\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "sd1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu " "Elaborating entity \"DE0_LT24_SOPC_CPU\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "cpu" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_test_bench DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_test_bench:the_DE0_LT24_SOPC_CPU_test_bench " "Elaborating entity \"DE0_LT24_SOPC_CPU_test_bench\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_test_bench:the_DE0_LT24_SOPC_CPU_test_bench\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_test_bench" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 6134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_ic_data_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data " "Elaborating entity \"DE0_LT24_SOPC_CPU_ic_data_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_ic_data" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103242589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103242589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_data_module:DE0_LT24_SOPC_CPU_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_ic_tag_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag " "Elaborating entity \"DE0_LT24_SOPC_CPU_ic_tag_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_ic_tag" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5eh1 " "Found entity 1: altsyncram_5eh1" {  } { { "db/altsyncram_5eh1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altsyncram_5eh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103242682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103242682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5eh1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5eh1:auto_generated " "Elaborating entity \"altsyncram_5eh1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_ic_tag_module:DE0_LT24_SOPC_CPU_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_bht_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht " "Elaborating entity \"DE0_LT24_SOPC_CPU_bht_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_bht" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1h1 " "Found entity 1: altsyncram_s1h1" {  } { { "db/altsyncram_s1h1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altsyncram_s1h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103242778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103242778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s1h1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\|altsyncram:the_altsyncram\|altsyncram_s1h1:auto_generated " "Elaborating entity \"altsyncram_s1h1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_bht_module:DE0_LT24_SOPC_CPU_bht\|altsyncram:the_altsyncram\|altsyncram_s1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_register_bank_a_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a " "Elaborating entity \"DE0_LT24_SOPC_CPU_register_bank_a_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_register_bank_a" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sfg1 " "Found entity 1: altsyncram_sfg1" {  } { { "db/altsyncram_sfg1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altsyncram_sfg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103242856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103242856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sfg1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_sfg1:auto_generated " "Elaborating entity \"altsyncram_sfg1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_a_module:DE0_LT24_SOPC_CPU_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_sfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_register_bank_b_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b " "Elaborating entity \"DE0_LT24_SOPC_CPU_register_bank_b_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_register_bank_b" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfg1 " "Found entity 1: altsyncram_tfg1" {  } { { "db/altsyncram_tfg1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altsyncram_tfg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103242971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103242971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tfg1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tfg1:auto_generated " "Elaborating entity \"altsyncram_tfg1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_register_bank_b_module:DE0_LT24_SOPC_CPU_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_tfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103242972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_dc_tag_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag " "Elaborating entity \"DE0_LT24_SOPC_CPU_dc_tag_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_dc_tag" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 7944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qmg1 " "Found entity 1: altsyncram_qmg1" {  } { { "db/altsyncram_qmg1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altsyncram_qmg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103243071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103243071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qmg1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram\|altsyncram_qmg1:auto_generated " "Elaborating entity \"altsyncram_qmg1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_tag_module:DE0_LT24_SOPC_CPU_dc_tag\|altsyncram:the_altsyncram\|altsyncram_qmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_dc_data_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data " "Elaborating entity \"DE0_LT24_SOPC_CPU_dc_data_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_dc_data" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 8001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpc1 " "Found entity 1: altsyncram_kpc1" {  } { { "db/altsyncram_kpc1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altsyncram_kpc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103243165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103243165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpc1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated " "Elaborating entity \"altsyncram_kpc1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_data_module:DE0_LT24_SOPC_CPU_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_dc_victim_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim " "Elaborating entity \"DE0_LT24_SOPC_CPU_dc_victim_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_dc_victim" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 8131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103243256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103243256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_dc_victim_module:DE0_LT24_SOPC_CPU_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_mult_cell DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell " "Elaborating entity \"DE0_LT24_SOPC_CPU_mult_cell\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_mult_cell" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 9942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" "the_altmult_add_part_1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altera_mult_add_q1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103243333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103243333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altera_mult_add_q1u2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" "the_altmult_add_part_2" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altera_mult_add_s1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103243733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103243733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altera_mult_add_s1u2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 10231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103243985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_debug DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_debug\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_debug" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altera_std_synchronizer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_ocimem DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_ocimem\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_ocimem" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_ociram_sp_ram_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram " "Elaborating entity \"DE0_LT24_SOPC_CPU_ociram_sp_ram_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_ociram_sp_ram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6q81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6q81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6q81 " "Found entity 1: altsyncram_6q81" {  } { { "db/altsyncram_6q81.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altsyncram_6q81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103244138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103244138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6q81 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6q81:auto_generated " "Elaborating entity \"altsyncram_6q81\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_ocimem:the_DE0_LT24_SOPC_CPU_nios2_ocimem\|DE0_LT24_SOPC_CPU_ociram_sp_ram_module:DE0_LT24_SOPC_CPU_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_6q81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_avalon_reg DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_avalon_reg\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_avalon_reg:the_DE0_LT24_SOPC_CPU_nios2_avalon_reg\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_avalon_reg" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_break DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_break:the_DE0_LT24_SOPC_CPU_nios2_oci_break " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_break\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_break:the_DE0_LT24_SOPC_CPU_nios2_oci_break\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_break" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_xbrk DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_xbrk:the_DE0_LT24_SOPC_CPU_nios2_oci_xbrk " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_xbrk\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_xbrk:the_DE0_LT24_SOPC_CPU_nios2_oci_xbrk\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_xbrk" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_dbrk DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dbrk:the_DE0_LT24_SOPC_CPU_nios2_oci_dbrk " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_dbrk\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dbrk:the_DE0_LT24_SOPC_CPU_nios2_oci_dbrk\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_dbrk" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_itrace DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_itrace:the_DE0_LT24_SOPC_CPU_nios2_oci_itrace " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_itrace\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_itrace:the_DE0_LT24_SOPC_CPU_nios2_oci_itrace\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_itrace" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_dtrace DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dtrace:the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_dtrace\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dtrace:the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_td_mode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dtrace:the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace\|DE0_LT24_SOPC_CPU_nios2_oci_td_mode:DE0_LT24_SOPC_CPU_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_td_mode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_dtrace:the_DE0_LT24_SOPC_CPU_nios2_oci_dtrace\|DE0_LT24_SOPC_CPU_nios2_oci_td_mode:DE0_LT24_SOPC_CPU_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "DE0_LT24_SOPC_CPU_nios2_oci_trc_ctrl_td_mode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt:the_DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt:the_DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_oci_test_bench DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_oci_test_bench:the_DE0_LT24_SOPC_CPU_oci_test_bench " "Elaborating entity \"DE0_LT24_SOPC_CPU_oci_test_bench\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_fifo:the_DE0_LT24_SOPC_CPU_nios2_oci_fifo\|DE0_LT24_SOPC_CPU_oci_test_bench:the_DE0_LT24_SOPC_CPU_oci_test_bench\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_oci_test_bench" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244394 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE0_LT24_SOPC_CPU_oci_test_bench " "Entity \"DE0_LT24_SOPC_CPU_oci_test_bench\" contains only dangling pins" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_oci_test_bench" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2624 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1457103244395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_pib DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_pib:the_DE0_LT24_SOPC_CPU_nios2_oci_pib " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_pib\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_pib:the_DE0_LT24_SOPC_CPU_nios2_oci_pib\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_pib" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_nios2_oci_im DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_im:the_DE0_LT24_SOPC_CPU_nios2_oci_im " "Elaborating entity \"DE0_LT24_SOPC_CPU_nios2_oci_im\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_im:the_DE0_LT24_SOPC_CPU_nios2_oci_im\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_im" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper " "Elaborating entity \"DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_jtag_debug_module_tck DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck " "Elaborating entity \"DE0_LT24_SOPC_CPU_jtag_debug_module_tck\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|DE0_LT24_SOPC_CPU_jtag_debug_module_tck:the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" "the_DE0_LT24_SOPC_CPU_jtag_debug_module_tck" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk " "Elaborating entity \"DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk:the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" "the_DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" "DE0_LT24_SOPC_CPU_jtag_debug_module_phy" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper:the_DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_LT24_SOPC_CPU_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_JTAG_UART DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart " "Elaborating entity \"DE0_LT24_SOPC_JTAG_UART\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "jtag_uart" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_JTAG_UART_scfifo_w DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w " "Elaborating entity \"DE0_LT24_SOPC_JTAG_UART_scfifo_w\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "the_DE0_LT24_SOPC_JTAG_UART_scfifo_w" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103244940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "wfifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245133 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457103245133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kr21 " "Found entity 1: scfifo_kr21" {  } { { "db/scfifo_kr21.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/scfifo_kr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103245170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kr21 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated " "Elaborating entity \"scfifo_kr21\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103245175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_kr21.tdf" "dpfifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/scfifo_kr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103245181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103245220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103245263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103245306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_w:the_DE0_LT24_SOPC_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_JTAG_UART_scfifo_r DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r " "Elaborating entity \"DE0_LT24_SOPC_JTAG_UART_scfifo_r\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|DE0_LT24_SOPC_JTAG_UART_scfifo_r:the_DE0_LT24_SOPC_JTAG_UART_scfifo_r\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "the_DE0_LT24_SOPC_JTAG_UART_scfifo_r" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245550 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457103245550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245564 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_JTAG_UART:jtag_uart\|alt_jtag_atlantic:DE0_LT24_SOPC_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_KEY DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_KEY:key " "Elaborating entity \"DE0_LT24_SOPC_KEY\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_KEY:key\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "key" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Controller DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LED_Controller:led_ctrl " "Elaborating entity \"LED_Controller\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LED_Controller:led_ctrl\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "led_ctrl" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245582 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RDATA LED_Controller.v(14) " "Output port \"RDATA\" at LED_Controller.v(14) has no driver" {  } { { "ip/LED_Controller/LED_Controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/ip/LED_Controller/LED_Controller.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457103245583 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LED_Controller:led_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24_Controller DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_Controller:lt24_ctrl " "Elaborating entity \"LT24_Controller\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_Controller:lt24_ctrl\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_ctrl" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_LT24_LCD_RSTN DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn " "Elaborating entity \"DE0_LT24_SOPC_LT24_LCD_RSTN\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_LCD_RSTN:lt24_lcd_rstn\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_lcd_rstn" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_LT24_TOUCH_BUSY DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_BUSY:lt24_touch_busy " "Elaborating entity \"DE0_LT24_SOPC_LT24_TOUCH_BUSY\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_BUSY:lt24_touch_busy\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_touch_busy" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n " "Elaborating entity \"DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N:lt24_touch_penirq_n\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_touch_penirq_n" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_LT24_TOUCH_SPI DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi " "Elaborating entity \"DE0_LT24_SOPC_LT24_TOUCH_SPI\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_LT24_TOUCH_SPI:lt24_touch_spi\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_touch_spi" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24_interface_irq DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0 " "Elaborating entity \"LT24_interface_irq\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "lt24_interface_irq_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "52 32 LT24_interface_irq.v(42) " "Verilog HDL assignment warning at LT24_interface_irq.v(42): truncated value with size 52 to match size of target (32)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103245625 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LT24_interface_irq.v(40) " "Verilog HDL Case Statement warning at LT24_interface_irq.v(40): incomplete case statement has no default case item" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1457103245625 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "irq_down LT24_interface_irq.v(37) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(37): inferring latch(es) for variable \"irq_down\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1457103245625 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "avs_s0_readdata_reg LT24_interface_irq.v(37) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(37): inferring latch(es) for variable \"avs_s0_readdata_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1457103245625 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pattern_reg LT24_interface_irq.v(37) " "Verilog HDL Always Construct warning at LT24_interface_irq.v(37): inferring latch(es) for variable \"pattern_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1457103245625 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[0\] LT24_interface_irq.v(37) " "Inferred latch for \"pattern_reg\[0\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245626 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[1\] LT24_interface_irq.v(37) " "Inferred latch for \"pattern_reg\[1\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245626 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[2\] LT24_interface_irq.v(37) " "Inferred latch for \"pattern_reg\[2\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245626 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[3\] LT24_interface_irq.v(37) " "Inferred latch for \"pattern_reg\[3\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245626 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[4\] LT24_interface_irq.v(37) " "Inferred latch for \"pattern_reg\[4\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245626 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[5\] LT24_interface_irq.v(37) " "Inferred latch for \"pattern_reg\[5\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[6\] LT24_interface_irq.v(37) " "Inferred latch for \"pattern_reg\[6\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[7\] LT24_interface_irq.v(37) " "Inferred latch for \"pattern_reg\[7\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[8\] LT24_interface_irq.v(37) " "Inferred latch for \"pattern_reg\[8\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[9\] LT24_interface_irq.v(37) " "Inferred latch for \"pattern_reg\[9\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[10\] LT24_interface_irq.v(37) " "Inferred latch for \"pattern_reg\[10\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pattern_reg\[11\] LT24_interface_irq.v(37) " "Inferred latch for \"pattern_reg\[11\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[0\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[0\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[1\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[1\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[2\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[2\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[3\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[3\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[4\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[4\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[5\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[5\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[6\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[6\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[7\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[7\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[8\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[8\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[9\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[9\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245627 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[10\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[10\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[11\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[11\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[12\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[12\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[13\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[13\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[14\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[14\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[15\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[15\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[16\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[16\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[17\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[17\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[18\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[18\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[19\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[19\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[20\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[20\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[21\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[21\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[22\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[22\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[23\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[23\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[24\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[24\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[25\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[25\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[26\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[26\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245628 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[27\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[27\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245629 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[28\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[28\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245629 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[29\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[29\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245629 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[30\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[30\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245629 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "avs_s0_readdata_reg\[31\] LT24_interface_irq.v(37) " "Inferred latch for \"avs_s0_readdata_reg\[31\]\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245629 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irq_down LT24_interface_irq.v(37) " "Inferred latch for \"irq_down\" at LT24_interface_irq.v(37)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245629 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|LT24_interface_irq:lt24_interface_irq_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_SDRAM DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram " "Elaborating entity \"DE0_LT24_SOPC_SDRAM\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "sdram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_SDRAM_input_efifo_module DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module " "Elaborating entity \"DE0_LT24_SOPC_SDRAM_input_efifo_module\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM:sdram\|DE0_LT24_SOPC_SDRAM_input_efifo_module:the_DE0_LT24_SOPC_SDRAM_input_efifo_module\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "the_DE0_LT24_SOPC_SDRAM_input_efifo_module" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_TIMER DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_TIMER:timer " "Elaborating entity \"DE0_LT24_SOPC_TIMER\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_TIMER:timer\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "timer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_background_mem DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem " "Elaborating entity \"DE0_LT24_SOPC_background_mem\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "background_mem" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./lol.hex " "Parameter \"init_file\" = \"./lol.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6400 " "Parameter \"maximum_depth\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6400 " "Parameter \"numwords_a\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 6400 " "Parameter \"numwords_b\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245739 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457103245739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rf12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rf12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rf12 " "Found entity 1: altsyncram_rf12" {  } { { "db/altsyncram_rf12.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altsyncram_rf12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103245780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rf12 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram\|altsyncram_rf12:auto_generated " "Elaborating entity \"altsyncram_rf12\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_background_mem:background_mem\|altsyncram:the_altsyncram\|altsyncram_rf12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245780 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "./lol.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File ./lol.hex -- setting all initial values to 0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" 98 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1457103245784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyCycloneSPI DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi " "Elaborating entity \"MyCycloneSPI\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "cyclonespi" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 MyCycloneSPI.sv(114) " "Verilog HDL assignment warning at MyCycloneSPI.sv(114): truncated value with size 32 to match size of target (2)" {  } { { "DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103245811 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out MyCycloneSPI.sv(19) " "Output port \"data_out\" at MyCycloneSPI.sv(19) has no driver" {  } { { "DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457103245813 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out_enable MyCycloneSPI.sv(20) " "Output port \"data_out_enable\" at MyCycloneSPI.sv(20) has no driver" {  } { { "DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1457103245813 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySPI DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst " "Elaborating entity \"MySPI\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|MyCycloneSPI:cyclonespi\|MySPI:SPI_inst\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" "SPI_inst" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/MyCycloneSPI.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245824 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MySPI.sv(106) " "Verilog HDL assignment warning at MySPI.sv(106): truncated value with size 32 to match size of target (3)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/MySPI.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103245825 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 MySPI.sv(113) " "Verilog HDL assignment warning at MySPI.sv(113): truncated value with size 9 to match size of target (8)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/MySPI.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103245825 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 MySPI.sv(114) " "Verilog HDL assignment warning at MySPI.sv(114): truncated value with size 9 to match size of target (8)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/MySPI.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103245825 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 MySPI.sv(115) " "Verilog HDL assignment warning at MySPI.sv(115): truncated value with size 9 to match size of target (8)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/MySPI.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103245826 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 MySPI.sv(116) " "Verilog HDL assignment warning at MySPI.sv(116): truncated value with size 9 to match size of target (8)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/MySPI.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103245826 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 MySPI.sv(117) " "Verilog HDL assignment warning at MySPI.sv(117): truncated value with size 9 to match size of target (8)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/MySPI.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103245826 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 MySPI.sv(118) " "Verilog HDL assignment warning at MySPI.sv(118): truncated value with size 9 to match size of target (8)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/MySPI.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103245826 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 MySPI.sv(119) " "Verilog HDL assignment warning at MySPI.sv(119): truncated value with size 9 to match size of target (8)" {  } { { "MySPI.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/MySPI.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103245826 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|MyCycloneSPI:cyclonespi|MySPI:SPI_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_pic_mem DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem " "Elaborating entity \"DE0_LT24_SOPC_pic_mem\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "pic_mem" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" "the_altsyncram" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./lol2.hex " "Parameter \"init_file\" = \"./lol2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6400 " "Parameter \"maximum_depth\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6400 " "Parameter \"numwords_a\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 6400 " "Parameter \"numwords_b\" = \"6400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103245857 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457103245857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dh12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dh12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dh12 " "Found entity 1: altsyncram_dh12" {  } { { "db/altsyncram_dh12.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altsyncram_dh12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103245898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103245898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dh12 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram\|altsyncram_dh12:auto_generated " "Elaborating entity \"altsyncram_dh12\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_pic_mem:pic_mem\|altsyncram:the_altsyncram\|altsyncram_dh12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103245899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "mm_interconnect_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_ctrl_avalon_slave_0_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "lt24_ctrl_avalon_slave_0_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_ctrl_avalon_slave_0_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "led_ctrl_avalon_slave_0_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cyclonespi_avs_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cyclonespi_avs_s0_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cyclonespi_avs_s0_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:alt_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:alt_pll_pll_slave_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "alt_pll_pll_slave_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "key_s1_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "timer_s1_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pic_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pic_mem_s1_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "pic_mem_s1_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_touch_spi_spi_control_port_translator\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "lt24_touch_spi_spi_control_port_translator" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 2887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:led_ctrl_avalon_slave_0_agent_rdata_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "led_ctrl_avalon_slave_0_agent_rdata_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103246968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_s1_agent" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 3967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pic_mem_s1_agent_rsp_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "pic_mem_s1_agent_rsp_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pic_mem_s1_agent_rdata_fifo\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "pic_mem_s1_agent_rdata_fifo" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 4840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router:router\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router:router\|DE0_LT24_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router:router\|DE0_LT24_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_001 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_001\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_001:router_001\|DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_001:router_001\|DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_002 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_002\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router_002" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_002:router_002\|DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_002:router_002\|DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_007 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_007\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_007:router_007\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router_007" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_007:router_007\|DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_007:router_007\|DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_009 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_009\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_009:router_009\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router_009" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_009_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_009:router_009\|DE0_LT24_SOPC_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_009_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_009:router_009\|DE0_LT24_SOPC_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_015 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_015\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_015:router_015\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "router_015" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_router_015_default_decode DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_015:router_015\|DE0_LT24_SOPC_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_router_015_default_decode\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_router_015:router_015\|DE0_LT24_SOPC_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_015.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pic_mem_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pic_mem_s1_burst_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "pic_mem_s1_burst_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_cmd_demux DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 5987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_cmd_mux DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "cmd_mux_005" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_demux DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_demux_002" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_demux_005" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_mux DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247729 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103247739 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103247740 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103247740 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 6989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "crosser" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 7155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 7762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103247990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "avalon_st_adapter_007" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 7965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103248011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007.v" "error_adapter_0" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_007.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103248015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_LT24_SOPC_irq_mapper DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE0_LT24_SOPC_irq_mapper\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "irq_mapper" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103248042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "irq_synchronizer" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103248045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103248051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103248053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103248053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103248053 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457103248053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103248053 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103248056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "rst_controller" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103248067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103248078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103248083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_002\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "rst_controller_002" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103248092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_003\"" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "rst_controller_003" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103248100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24_buffer LT24_buffer:lt24_buf " "Elaborating entity \"LT24_buffer\" for hierarchy \"LT24_buffer:lt24_buf\"" {  } { { "DE0_Nano.sv" "lt24_buf" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103248107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bufferFlag_wire LT24_buffer.v(130) " "Verilog HDL or VHDL warning at LT24_buffer.v(130): object \"bufferFlag_wire\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103248108 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "limLowX LT24_buffer.v(222) " "Verilog HDL or VHDL warning at LT24_buffer.v(222): object \"limLowX\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103248108 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "limLowY LT24_buffer.v(222) " "Verilog HDL or VHDL warning at LT24_buffer.v(222): object \"limLowY\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103248108 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "limHighX LT24_buffer.v(222) " "Verilog HDL or VHDL warning at LT24_buffer.v(222): object \"limHighX\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103248108 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "limHighY LT24_buffer.v(222) " "Verilog HDL or VHDL warning at LT24_buffer.v(222): object \"limHighY\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103248108 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "characPosX LT24_buffer.v(222) " "Verilog HDL or VHDL warning at LT24_buffer.v(222): object \"characPosX\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103248108 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "characPosY LT24_buffer.v(222) " "Verilog HDL or VHDL warning at LT24_buffer.v(222): object \"characPosY\" assigned a value but never read" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1457103248108 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 LT24_buffer.v(276) " "Verilog HDL assignment warning at LT24_buffer.v(276): truncated value with size 13 to match size of target (12)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103248110 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LT24_buffer.v(392) " "Verilog HDL assignment warning at LT24_buffer.v(392): truncated value with size 32 to match size of target (4)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103248111 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LT24_buffer.v(395) " "Verilog HDL assignment warning at LT24_buffer.v(395): truncated value with size 32 to match size of target (4)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103248111 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LT24_buffer.v(402) " "Verilog HDL assignment warning at LT24_buffer.v(402): truncated value with size 32 to match size of target (4)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103248112 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LT24_buffer.v(419) " "Verilog HDL assignment warning at LT24_buffer.v(419): truncated value with size 32 to match size of target (4)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103248112 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 LT24_buffer.v(454) " "Verilog HDL assignment warning at LT24_buffer.v(454): truncated value with size 16 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103248113 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 LT24_buffer.v(460) " "Verilog HDL assignment warning at LT24_buffer.v(460): truncated value with size 16 to match size of target (11)" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1457103248113 "|DE0_Nano|LT24_buffer:lt24_buf"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE0_LT24_SOPC_CPU_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE0_LT24_SOPC_CPU_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "the_DE0_LT24_SOPC_CPU_nios2_oci_itrace" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3556 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1457103251256 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_CPU:cpu|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci|DE0_LT24_SOPC_CPU_nios2_oci_itrace:the_DE0_LT24_SOPC_CPU_nios2_oci_itrace"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4r14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4r14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4r14 " "Found entity 1: altsyncram_4r14" {  } { { "db/altsyncram_4r14.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/altsyncram_4r14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103252566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103252566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103252688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103252688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103252743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103252743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103252827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103252827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103252902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103252902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103252941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103252941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103253005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103253005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103253044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103253044 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103253210 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1457103253404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.03.04.15:54:19 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl " "2016.03.04.15:54:19 Progress: Loading sld7325694e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103259207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103261757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103262021 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103262928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103262963 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103263014 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103263107 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103263117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103263117 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1457103263922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7325694e/alt_sld_fab.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/ip/sld7325694e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103264079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103264079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103264156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103264156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103264157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103264157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103264179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103264179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103264234 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103264234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103264234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/ip/sld7325694e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103264266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103264266 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1457103269200 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1457103269200 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LT24_buffer:lt24_buf\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LT24_buffer:lt24_buf\|Mod1\"" {  } { { "LT24_buffer.v" "Mod1" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103273160 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LT24_buffer:lt24_buf\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LT24_buffer:lt24_buf\|Mod2\"" {  } { { "LT24_buffer.v" "Mod2" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 276 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103273160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103273160 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103273160 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1457103273160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LT24_buffer:lt24_buf\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"LT24_buffer:lt24_buf\|lpm_divide:Mod1\"" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 276 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103273188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LT24_buffer:lt24_buf\|lpm_divide:Mod1 " "Instantiated megafunction \"LT24_buffer:lt24_buf\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273188 ""}  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/LT24_buffer.v" 276 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457103273188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103273227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103273227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103273232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103273232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103273244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103273244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103273297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103273297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103273336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103273336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103273370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273370 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457103273370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103273407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103273407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103273421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_mult_cell:the_DE0_LT24_SOPC_CPU_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1457103273421 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1457103273421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1457103273458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103273458 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1457103274277 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1457103274277 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1457103274368 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1457103274368 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1457103274368 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1457103274368 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1457103274368 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1457103274393 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[4\]\" and its non-tri-state driver." {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1457103274586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[5\]\" and its non-tri-state driver." {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 122 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1457103274586 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1457103274586 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[0\] " "bidirectional pin \"GPIO_2\[0\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1457103274586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[2\] " "bidirectional pin \"GPIO_2\[2\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1457103274586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[3\] " "bidirectional pin \"GPIO_2\[3\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1457103274586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1457103274586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[6\] " "bidirectional pin \"GPIO_2\[6\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1457103274586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[8\] " "bidirectional pin \"GPIO_2\[8\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1457103274586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[9\] " "bidirectional pin \"GPIO_2\[9\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1457103274586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[10\] " "bidirectional pin \"GPIO_2\[10\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1457103274586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[11\] " "bidirectional pin \"GPIO_2\[11\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1457103274586 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[12\] " "bidirectional pin \"GPIO_2\[12\]\" has no driver" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 122 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1457103274586 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1457103274586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|irq_down " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|irq_down has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lt24_interface_irq_0_avs_s0_agent\|m0_write " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lt24_interface_irq_0_avs_s0_agent\|m0_write" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 101 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1457103274609 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1457103274609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[0\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[38\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[38\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1457103274609 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1457103274609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[8\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1457103274609 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1457103274609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[2\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1457103274610 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1457103274610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[10\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1457103274610 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1457103274610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[1\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1457103274610 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1457103274610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[9\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1457103274610 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1457103274610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[3\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1457103274610 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1457103274610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[11\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1457103274610 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1457103274610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[4\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1457103274610 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1457103274610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[5\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1457103274610 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1457103274610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[6\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1457103274610 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1457103274610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[7\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\] " "Ports D and ENA on the latch are fed by the same signal DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1457103274610 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1457103274610 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 440 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 242 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 131 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 354 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 252 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 348 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 304 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 6029 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 5614 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 393 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 6061 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 9341 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1010 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 5993 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 267 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1457103274643 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1457103274644 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[4\]~synth " "Node \"GPIO_2\[4\]~synth\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103277912 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[5\]~synth " "Node \"GPIO_2\[5\]~synth\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103277912 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1457103277912 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_ASDO GND " "Pin \"EPCS_ASDO\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|EPCS_ASDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_DCLK GND " "Pin \"EPCS_DCLK\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|EPCS_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "EPCS_NCSO GND " "Pin \"EPCS_NCSO\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|EPCS_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_CS_N GND " "Pin \"G_SENSOR_CS_N\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|G_SENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SADDR GND " "Pin \"ADC_SADDR\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|ADC_SADDR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[1\] GND " "Pin \"GPIO_0\[1\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[5\] GND " "Pin \"GPIO_0\[5\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[7\] GND " "Pin \"GPIO_0\[7\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[9\] GND " "Pin \"GPIO_0\[9\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[11\] GND " "Pin \"GPIO_0\[11\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[12\] GND " "Pin \"GPIO_0\[12\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[13\] GND " "Pin \"GPIO_0\[13\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[14\] GND " "Pin \"GPIO_0\[14\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[15\] GND " "Pin \"GPIO_0\[15\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[16\] GND " "Pin \"GPIO_0\[16\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[17\] GND " "Pin \"GPIO_0\[17\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[18\] GND " "Pin \"GPIO_0\[18\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[19\] GND " "Pin \"GPIO_0\[19\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[20\] GND " "Pin \"GPIO_0\[20\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[21\] GND " "Pin \"GPIO_0\[21\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[22\] GND " "Pin \"GPIO_0\[22\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[23\] GND " "Pin \"GPIO_0\[23\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[24\] GND " "Pin \"GPIO_0\[24\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[25\] GND " "Pin \"GPIO_0\[25\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[26\] GND " "Pin \"GPIO_0\[26\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[27\] GND " "Pin \"GPIO_0\[27\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[28\] GND " "Pin \"GPIO_0\[28\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[29\] GND " "Pin \"GPIO_0\[29\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[30\] GND " "Pin \"GPIO_0\[30\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[31\] GND " "Pin \"GPIO_0\[31\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[32\] GND " "Pin \"GPIO_0\[32\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[33\] GND " "Pin \"GPIO_0\[33\]\" is stuck at GND" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|GPIO_0[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_RD_N VCC " "Pin \"LT24_RD_N\" is stuck at VCC" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|LT24_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LT24_LCD_ON VCC " "Pin \"LT24_LCD_ON\" is stuck at VCC" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1457103277913 "|DE0_Nano|LT24_LCD_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1457103277913 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103278453 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "738 " "738 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1457103283400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103283795 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.map.smsg " "Generated suppressed messages file /home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103284504 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 37 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 37 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1457103287894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1457103288214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1457103288214 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 289 0 0 } } { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 209 0 0 } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 345 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1457103288660 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103289201 "|DE0_Nano|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103289201 "|DE0_Nano|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103289201 "|DE0_Nano|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103289201 "|DE0_Nano|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EPCS_DATA0 " "No output dependent on input pin \"EPCS_DATA0\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103289201 "|DE0_Nano|EPCS_DATA0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT " "No output dependent on input pin \"G_SENSOR_INT\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103289201 "|DE0_Nano|G_SENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103289201 "|DE0_Nano|ADC_SDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103289201 "|DE0_Nano|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103289201 "|DE0_Nano|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103289201 "|DE0_Nano|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103289201 "|DE0_Nano|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24_student/DE0_Nano.sv" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1457103289201 "|DE0_Nano|GPIO_0_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1457103289201 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8617 " "Implemented 8617 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1457103289202 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1457103289202 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "30 " "Implemented 30 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1457103289202 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8176 " "Implemented 8176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1457103289202 ""} { "Info" "ICUT_CUT_TM_RAMS" "285 " "Implemented 285 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1457103289202 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1457103289202 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1457103289202 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1457103289202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 183 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 183 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1522 " "Peak virtual memory: 1522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1457103289376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  4 15:54:49 2016 " "Processing ended: Fri Mar  4 15:54:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1457103289376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1457103289376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1457103289376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1457103289376 ""}
