`timescale 1ns/1ps
module testbench;

reg clk;
reg reset;