Analysis & Synthesis report for PE2_gtbuckner42
Sat Apr 20 20:50:18 2024
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |PE2_gtbuckner42|Current_State
 11. State Machine - |PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 20. Source assignments for dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 21. Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: vga_controller:U2
 23. Parameter Settings for User Entity Instance: hw_image_generator:U3
 24. Parameter Settings for User Entity Instance: dual_boot:dualboot|altera_dual_boot:dual_boot
 25. Parameter Settings for User Entity Instance: dual_boot:dualboot|altera_reset_controller:rst_controller
 26. Parameter Settings for User Entity Instance: dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Parameter Settings for User Entity Instance: dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod0
 29. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 30. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 31. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 32. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 33. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 34. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 35. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 36. altpll Parameter Settings by Entity Instance
 37. lpm_mult Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 39. Port Connectivity Checks: "dual_boot:dualboot|altera_reset_controller:rst_controller"
 40. Port Connectivity Checks: "dual_boot:dualboot|altera_dual_boot:dual_boot"
 41. Port Connectivity Checks: "dual_boot:dualboot"
 42. Port Connectivity Checks: "bcd_7segment:midSeg2"
 43. Port Connectivity Checks: "bcd_7segment:midSeg1"
 44. Port Connectivity Checks: "hw_image_generator:U3"
 45. Port Connectivity Checks: "vga_controller:U2"
 46. Port Connectivity Checks: "PRNG_gtbuckner42:PRGN_2"
 47. Port Connectivity Checks: "PRNG_gtbuckner42:PRGN_1"
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages
 51. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 20 20:50:18 2024       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; PE2_gtbuckner42                             ;
; Top-level Entity Name              ; PE2_gtbuckner42                             ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,602                                       ;
;     Total combinational functions  ; 7,435                                       ;
;     Dedicated logic registers      ; 536                                         ;
; Total registers                    ; 536                                         ;
; Total pins                         ; 145                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; PE2_gtbuckner42    ; PE2_gtbuckner42    ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processor 9            ;   0.1%      ;
;     Processors 10-12       ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                           ;
+------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                           ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                       ; Library   ;
+------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------+
; dual_boot/synthesis/dual_boot.vhd                          ; yes             ; User VHDL File                   ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/dual_boot.vhd                          ; dual_boot ;
; dual_boot/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File            ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_reset_controller.v   ; dual_boot ;
; dual_boot/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File            ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_reset_synchronizer.v ; dual_boot ;
; dual_boot/synthesis/submodules/altera_dual_boot.v          ; yes             ; User Verilog HDL File            ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_dual_boot.v          ; dual_boot ;
; dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v    ; yes             ; Encrypted User Verilog HDL File  ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v    ; dual_boot ;
; dual_boot/synthesis/submodules/rtl/alt_dual_boot.v         ; yes             ; Encrypted User Verilog HDL File  ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v         ; dual_boot ;
; Components/7segmentDecoder.vhd                             ; yes             ; User VHDL File                   ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/7segmentDecoder.vhd                             ;           ;
; TTU.vhdl                                                   ; yes             ; User VHDL File                   ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl                                                   ;           ;
; vga_pll_25_175.vhd                                         ; yes             ; User Wizard-Generated File       ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_pll_25_175.vhd                                         ;           ;
; vga_controller.vhd                                         ; yes             ; User VHDL File                   ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd                                         ;           ;
; hw_image_generator.vhd                                     ; yes             ; User VHDL File                   ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd                                     ;           ;
; PE2_gtbuckner42.vhd                                        ; yes             ; User VHDL File                   ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd                                        ;           ;
; altpll.tdf                                                 ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                                                  ;           ;
; aglobal211.inc                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                              ;           ;
; stratix_pll.inc                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                                                             ;           ;
; stratixii_pll.inc                                          ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                           ;           ;
; cycloneii_pll.inc                                          ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                           ;           ;
; db/vga_pll_25_175_altpll.v                                 ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/vga_pll_25_175_altpll.v                                 ;           ;
; lpm_shiftreg.tdf                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                            ;           ;
; lpm_constant.inc                                           ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                                                            ;           ;
; dffeea.inc                                                 ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffeea.inc                                                                  ;           ;
; lpm_counter.tdf                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                             ;           ;
; lpm_decode.inc                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;           ;
; lpm_add_sub.inc                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                             ;           ;
; cmpconst.inc                                               ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cmpconst.inc                                                                ;           ;
; lpm_compare.inc                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                                             ;           ;
; lpm_counter.inc                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                                             ;           ;
; alt_counter_stratix.inc                                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                     ;           ;
; db/cntr_d7i.tdf                                            ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/cntr_d7i.tdf                                            ;           ;
; lpm_divide.tdf                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                              ;           ;
; abs_divider.inc                                            ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc                                                             ;           ;
; sign_div_unsign.inc                                        ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                         ;           ;
; db/lpm_divide_25o.tdf                                      ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_divide_25o.tdf                                      ;           ;
; db/abs_divider_4dg.tdf                                     ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/abs_divider_4dg.tdf                                     ;           ;
; db/alt_u_div_ske.tdf                                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/alt_u_div_ske.tdf                                       ;           ;
; db/add_sub_t3c.tdf                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/add_sub_t3c.tdf                                         ;           ;
; db/add_sub_u3c.tdf                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/add_sub_u3c.tdf                                         ;           ;
; db/lpm_abs_8b9.tdf                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_abs_8b9.tdf                                         ;           ;
; db/lpm_divide_0do.tdf                                      ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_divide_0do.tdf                                      ;           ;
; db/abs_divider_5dg.tdf                                     ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/abs_divider_5dg.tdf                                     ;           ;
; db/alt_u_div_uke.tdf                                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/alt_u_div_uke.tdf                                       ;           ;
; db/lpm_abs_9b9.tdf                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_abs_9b9.tdf                                         ;           ;
; lpm_mult.tdf                                               ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                ;           ;
; multcore.inc                                               ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc                                                                ;           ;
; bypassff.inc                                               ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                                                ;           ;
; altshift.inc                                               ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                                ;           ;
; db/mult_qgs.tdf                                            ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/mult_qgs.tdf                                            ;           ;
; db/lpm_divide_ibo.tdf                                      ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_divide_ibo.tdf                                      ;           ;
; db/abs_divider_nbg.tdf                                     ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/abs_divider_nbg.tdf                                     ;           ;
; db/alt_u_div_2ie.tdf                                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/alt_u_div_2ie.tdf                                       ;           ;
; db/lpm_abs_r99.tdf                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_abs_r99.tdf                                         ;           ;
; db/lpm_divide_3nl.tdf                                      ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_divide_3nl.tdf                                      ;           ;
; db/sign_div_unsign_2nh.tdf                                 ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/sign_div_unsign_2nh.tdf                                 ;           ;
; db/alt_u_div_eke.tdf                                       ; yes             ; Auto-Generated Megafunction      ; C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/alt_u_div_eke.tdf                                       ;           ;
+------------------------------------------------------------+-----------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-----------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimated Total logic elements              ; 7,602                      ;
;                                             ;                            ;
; Total combinational functions               ; 7435                       ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2248                       ;
;     -- 3 input functions                    ; 2228                       ;
;     -- <=2 input functions                  ; 2959                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4664                       ;
;     -- arithmetic mode                      ; 2771                       ;
;                                             ;                            ;
; Total registers                             ; 536                        ;
;     -- Dedicated logic registers            ; 536                        ;
;     -- I/O registers                        ; 0                          ;
;                                             ;                            ;
; I/O pins                                    ; 145                        ;
;                                             ;                            ;
; Embedded Multiplier 9-bit elements          ; 12                         ;
;                                             ;                            ;
; Total PLLs                                  ; 1                          ;
;     -- PLLs                                 ; 1                          ;
;                                             ;                            ;
; Maximum fan-out node                        ; vga_controller:U2|disp_ena ;
; Maximum fan-out                             ; 388                        ;
; Total fan-out                               ; 23327                      ;
; Average fan-out                             ; 2.82                       ;
+---------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                   ; Entity Name               ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |PE2_gtbuckner42                                      ; 7435 (1940)         ; 536 (421)                 ; 0           ; 0          ; 12           ; 0       ; 6         ; 145  ; 0            ; 0          ; |PE2_gtbuckner42                                                                                                                      ; PE2_gtbuckner42           ; work         ;
;    |PRNG_gtbuckner42:PRGN_2|                          ; 34 (34)             ; 65 (65)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|PRNG_gtbuckner42:PRGN_2                                                                                              ; PRNG_gtbuckner42          ; work         ;
;    |bcd_7segment:U4|                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|bcd_7segment:U4                                                                                                      ; bcd_7segment              ; work         ;
;    |bcd_7segment:U5|                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|bcd_7segment:U5                                                                                                      ; bcd_7segment              ; work         ;
;    |bcd_7segment:U6|                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|bcd_7segment:U6                                                                                                      ; bcd_7segment              ; work         ;
;    |bcd_7segment:U7|                                  ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|bcd_7segment:U7                                                                                                      ; bcd_7segment              ; work         ;
;    |dual_boot:dualboot|                               ; 14 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|dual_boot:dualboot                                                                                                   ; dual_boot                 ; dual_boot    ;
;       |altera_dual_boot:dual_boot|                    ; 14 (0)              ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot                                                                        ; altera_dual_boot          ; dual_boot    ;
;          |alt_dual_boot_avmm:alt_dual_boot_avmm_comp| ; 14 (1)              ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                             ; alt_dual_boot_avmm        ; dual_boot    ;
;             |alt_dual_boot:alt_dual_boot|             ; 13 (13)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot ; alt_dual_boot             ; dual_boot    ;
;       |altera_reset_controller:rst_controller|        ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|dual_boot:dualboot|altera_reset_controller:rst_controller                                                            ; altera_reset_controller   ; dual_boot    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1| ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                 ; altera_reset_synchronizer ; dual_boot    ;
;    |hw_image_generator:U3|                            ; 2135 (419)          ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|hw_image_generator:U3                                                                                                ; hw_image_generator        ; work         ;
;       |lpm_divide:Mod0|                               ; 1716 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|hw_image_generator:U3|lpm_divide:Mod0                                                                                ; lpm_divide                ; work         ;
;          |lpm_divide_25o:auto_generated|              ; 1716 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated                                                  ; lpm_divide_25o            ; work         ;
;             |abs_divider_4dg:divider|                 ; 1716 (64)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                          ; abs_divider_4dg           ; work         ;
;                |alt_u_div_ske:divider|                ; 1595 (1595)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider    ; alt_u_div_ske             ; work         ;
;                |lpm_abs_8b9:my_abs_num|               ; 57 (57)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|hw_image_generator:U3|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_num   ; lpm_abs_8b9               ; work         ;
;    |lpm_divide:Div0|                                  ; 891 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div0                                                                                                      ; lpm_divide                ; work         ;
;       |lpm_divide_0do:auto_generated|                 ; 891 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div0|lpm_divide_0do:auto_generated                                                                        ; lpm_divide_0do            ; work         ;
;          |abs_divider_5dg:divider|                    ; 891 (40)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div0|lpm_divide_0do:auto_generated|abs_divider_5dg:divider                                                ; abs_divider_5dg           ; work         ;
;             |alt_u_div_uke:divider|                   ; 818 (818)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div0|lpm_divide_0do:auto_generated|abs_divider_5dg:divider|alt_u_div_uke:divider                          ; alt_u_div_uke             ; work         ;
;             |lpm_abs_8b9:my_abs_num|                  ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div0|lpm_divide_0do:auto_generated|abs_divider_5dg:divider|lpm_abs_8b9:my_abs_num                         ; lpm_abs_8b9               ; work         ;
;    |lpm_divide:Div1|                                  ; 870 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div1                                                                                                      ; lpm_divide                ; work         ;
;       |lpm_divide_0do:auto_generated|                 ; 870 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div1|lpm_divide_0do:auto_generated                                                                        ; lpm_divide_0do            ; work         ;
;          |abs_divider_5dg:divider|                    ; 870 (40)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div1|lpm_divide_0do:auto_generated|abs_divider_5dg:divider                                                ; abs_divider_5dg           ; work         ;
;             |alt_u_div_uke:divider|                   ; 783 (783)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div1|lpm_divide_0do:auto_generated|abs_divider_5dg:divider|alt_u_div_uke:divider                          ; alt_u_div_uke             ; work         ;
;             |lpm_abs_8b9:my_abs_num|                  ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div1|lpm_divide_0do:auto_generated|abs_divider_5dg:divider|lpm_abs_8b9:my_abs_num                         ; lpm_abs_8b9               ; work         ;
;    |lpm_divide:Div2|                                  ; 689 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div2                                                                                                      ; lpm_divide                ; work         ;
;       |lpm_divide_ibo:auto_generated|                 ; 689 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div2|lpm_divide_ibo:auto_generated                                                                        ; lpm_divide_ibo            ; work         ;
;          |abs_divider_nbg:divider|                    ; 689 (28)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div2|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider                                                ; abs_divider_nbg           ; work         ;
;             |alt_u_div_2ie:divider|                   ; 629 (629)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div2|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|alt_u_div_2ie:divider                          ; alt_u_div_2ie             ; work         ;
;             |lpm_abs_8b9:my_abs_num|                  ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div2|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|lpm_abs_8b9:my_abs_num                         ; lpm_abs_8b9               ; work         ;
;    |lpm_divide:Div3|                                  ; 724 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div3                                                                                                      ; lpm_divide                ; work         ;
;       |lpm_divide_ibo:auto_generated|                 ; 724 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div3|lpm_divide_ibo:auto_generated                                                                        ; lpm_divide_ibo            ; work         ;
;          |abs_divider_nbg:divider|                    ; 724 (52)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div3|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider                                                ; abs_divider_nbg           ; work         ;
;             |alt_u_div_2ie:divider|                   ; 629 (629)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div3|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|alt_u_div_2ie:divider                          ; alt_u_div_2ie             ; work         ;
;             |lpm_abs_8b9:my_abs_num|                  ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_divide:Div3|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|lpm_abs_8b9:my_abs_num                         ; lpm_abs_8b9               ; work         ;
;    |lpm_mult:Mult0|                                   ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_mult:Mult0                                                                                                       ; lpm_mult                  ; work         ;
;       |mult_qgs:auto_generated|                       ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_mult:Mult0|mult_qgs:auto_generated                                                                               ; mult_qgs                  ; work         ;
;    |lpm_mult:Mult1|                                   ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_mult:Mult1                                                                                                       ; lpm_mult                  ; work         ;
;       |mult_qgs:auto_generated|                       ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|lpm_mult:Mult1|mult_qgs:auto_generated                                                                               ; mult_qgs                  ; work         ;
;    |vga_controller:U2|                                ; 54 (54)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|vga_controller:U2                                                                                                    ; vga_controller            ; work         ;
;    |vga_pll_25_175:U1|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|vga_pll_25_175:U1                                                                                                    ; vga_pll_25_175            ; work         ;
;       |altpll:altpll_component|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|vga_pll_25_175:U1|altpll:altpll_component                                                                            ; altpll                    ; work         ;
;          |vga_pll_25_175_altpll:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PE2_gtbuckner42|vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated                                       ; vga_pll_25_175_altpll     ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 4           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                              ;
+--------+-------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                       ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                    ; 21.1    ; N/A          ; N/A          ; |PE2_gtbuckner42|dual_boot:dualboot                                                                                                   ; dual_boot.qsys  ;
; Altera ; altera_dual_boot        ; 21.1    ; N/A          ; N/A          ; |PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot                                                                        ; dual_boot.qsys  ;
; Altera ; 6AF7_2013               ; N/A     ; N/A          ; Licensed     ; |PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp                             ;                 ;
; Altera ; 6AF7_2013               ; N/A     ; N/A          ; Licensed     ; |PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot ;                 ;
; Altera ; altera_reset_controller ; 21.1    ; N/A          ; N/A          ; |PE2_gtbuckner42|dual_boot:dualboot|altera_reset_controller:rst_controller                                                            ; dual_boot.qsys  ;
+--------+-------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PE2_gtbuckner42|Current_State                                                                             ;
+-------------------------------------+-------------------------------------+---------------------+--------------------------+
; Name                                ; Current_State.update_score_rst_ball ; Current_State.volly ; Current_State.reset_game ;
+-------------------------------------+-------------------------------------+---------------------+--------------------------+
; Current_State.reset_game            ; 0                                   ; 0                   ; 0                        ;
; Current_State.volly                 ; 0                                   ; 1                   ; 1                        ;
; Current_State.update_score_rst_ball ; 1                                   ; 0                   ; 1                        ;
+-------------------------------------+-------------------------------------+---------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+
; Name                             ; current_state.STATE_CLR_BUSY ; current_state.STATE_CLR_END ; current_state.STATE_CLR_WR_INREG ; current_state.STATE_CLR_RD_INREG ; current_state.STATE_CLR_RD_APP2 ; current_state.STATE_CLR_RD_APP1 ; current_state.STATE_CLR_RD_WD ; current_state.STATE_CLR ; current_state.STATE_WRITE_UPDATE ; current_state.STATE_WRITE ; current_state.STATE_WRITE_SETUP ; current_state.STATE_READ_UPDATE ; current_state.STATE_READ_EXTRA ; current_state.STATE_READ ; current_state.STATE_READ_CAPTURE ; current_state.STATE_READ_DUMMY ; current_state.STATE_READ_WRITE ; current_state.STATE_READ_SETUP ; current_state.STATE_SAME ; current_state.STATE_INIT ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+
; current_state.STATE_INIT         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 0                        ;
; current_state.STATE_SAME         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 1                        ; 1                        ;
; current_state.STATE_READ_SETUP   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 1                              ; 0                        ; 1                        ;
; current_state.STATE_READ_WRITE   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 1                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_DUMMY   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 1                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_CAPTURE ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 1                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ         ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 1                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_EXTRA   ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 1                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_READ_UPDATE  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 1                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE_SETUP  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 1                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE        ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 1                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_WRITE_UPDATE ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 1                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR          ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 1                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_WD    ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 1                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_APP1  ; 0                            ; 0                           ; 0                                ; 0                                ; 0                               ; 1                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_APP2  ; 0                            ; 0                           ; 0                                ; 0                                ; 1                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_RD_INREG ; 0                            ; 0                           ; 0                                ; 1                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_WR_INREG ; 0                            ; 0                           ; 1                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_END      ; 0                            ; 1                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
; current_state.STATE_CLR_BUSY     ; 1                            ; 0                           ; 0                                ; 0                                ; 0                               ; 0                               ; 0                             ; 0                       ; 0                                ; 0                         ; 0                               ; 0                               ; 0                              ; 0                        ; 0                                ; 0                              ; 0                              ; 0                              ; 0                        ; 1                        ;
+----------------------------------+------------------------------+-----------------------------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+-------------------------------+-------------------------+----------------------------------+---------------------------+---------------------------------+---------------------------------+--------------------------------+--------------------------+----------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                                    ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                  ;
+-----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal   ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------+------------------------+
; player_L_scoreMSBs[0]                               ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_scoreMSBs[1]                               ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_scoreMSBs[2]                               ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_scoreMSBs[3]                               ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_scoreLSBs[0]                               ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_scoreLSBs[1]                               ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_scoreLSBs[2]                               ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_scoreLSBs[3]                               ; player_L_scoreMSBs[0] ; yes                    ;
; Player_R_scoreMSBs[0]                               ; Player_R_scoreMSBs[1] ; yes                    ;
; Player_R_scoreMSBs[1]                               ; Player_R_scoreMSBs[1] ; yes                    ;
; Player_R_scoreMSBs[2]                               ; Player_R_scoreMSBs[1] ; yes                    ;
; Player_R_scoreMSBs[3]                               ; Player_R_scoreMSBs[1] ; yes                    ;
; Player_R_scoreLSBs[0]                               ; Player_R_scoreMSBs[1] ; yes                    ;
; Player_R_scoreLSBs[1]                               ; Player_R_scoreMSBs[1] ; yes                    ;
; Player_R_scoreLSBs[2]                               ; Player_R_scoreMSBs[1] ; yes                    ;
; Player_R_scoreLSBs[3]                               ; Player_R_scoreMSBs[1] ; yes                    ;
; player_L_score[4]                                   ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[3]                                   ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[2]                                   ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[1]                                   ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[0]                                   ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[31]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[30]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[29]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[28]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[27]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[26]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[25]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[24]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[23]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[22]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[21]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[20]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[19]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[18]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[17]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[16]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[15]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[14]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[13]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[12]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[11]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[10]                                  ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[9]                                   ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[8]                                   ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[7]                                   ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[6]                                   ; player_L_scoreMSBs[0] ; yes                    ;
; player_L_score[5]                                   ; player_L_scoreMSBs[0] ; yes                    ;
; player_R_score[4]                                   ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[3]                                   ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[2]                                   ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[1]                                   ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[0]                                   ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[31]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[30]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[29]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[28]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[27]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[26]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[25]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[24]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[23]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[22]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[21]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[20]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[19]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[18]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[17]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[16]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[15]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[14]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[13]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[12]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[11]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[10]                                  ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[9]                                   ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[8]                                   ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[7]                                   ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[6]                                   ; Player_R_scoreMSBs[1] ; yes                    ;
; player_R_score[5]                                   ; Player_R_scoreMSBs[1] ; yes                    ;
; Number of user-specified and inferred latches = 80  ;                       ;                        ;
+-----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; \setSeedHandler2:seed_current[1]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; \setSeedHandler2:seed_current[0]                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                          ;
; \setSeedHandler2:seed_current[20]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; \setSeedHandler2:seed_current[19]                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                          ;
; \setSeedHandler2:seed_current[18]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; \setSeedHandler2:seed_current[16,17]                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                          ;
; \setSeedHandler2:seed_current[15]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; \setSeedHandler2:seed_current[14]                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                          ;
; \setSeedHandler2:seed_current[12,13]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; \setSeedHandler2:seed_current[10,11]                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                          ;
; \setSeedHandler2:seed_current[9]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; \setSeedHandler2:seed_current[4..8]                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                          ;
; \setSeedHandler2:seed_current[2,3]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; vga_controller:U2|column[10..30]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; vga_controller:U2|row[10..30]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[0..11,14..37]                                      ; Merged with dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[38]             ;
; ball1_row[31]                                                                                                                                                                          ; Merged with ball1_row[30]                                                                                                                                       ;
; ball1_col[31]                                                                                                                                                                          ; Merged with ball1_col[30]                                                                                                                                       ;
; \moveball_and_set_Scoreboard_once_scored:ball_y[31]                                                                                                                                    ; Merged with \moveball_and_set_Scoreboard_once_scored:ball_y[30]                                                                                                 ;
; \moveball_and_set_Scoreboard_once_scored:ball_x[31]                                                                                                                                    ; Merged with \moveball_and_set_Scoreboard_once_scored:ball_x[30]                                                                                                 ;
; \move_paddle_R:prev_clk_val[1..9,11..31]                                                                                                                                               ; Merged with \move_paddle_R:prev_clk_val[10]                                                                                                                     ;
; \move_paddle_L:prev_clk_val[1..9,11..31]                                                                                                                                               ; Merged with \move_paddle_L:prev_clk_val[10]                                                                                                                     ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[38]                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_reg                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                     ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_overwrite_reg                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                     ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[0..4]                                              ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|busy                                                              ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[12,13]                                             ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[39]                                                ; Merged with dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]             ;
; \move_paddle_R:paddle_y[31]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; \move_paddle_L:paddle_y[31]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; right_paddle_y[31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; left_paddle_y[31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; vga_controller:U2|row[9]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~5                                                   ; Lost fanout                                                                                                                                                     ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~6                                                   ; Lost fanout                                                                                                                                                     ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~7                                                   ; Lost fanout                                                                                                                                                     ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~8                                                   ; Lost fanout                                                                                                                                                     ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state~9                                                   ; Lost fanout                                                                                                                                                     ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_SAME                                          ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_SETUP                                    ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_SETUP                                   ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_WD                                     ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_APP1                                   ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_APP2                                   ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_RD_INREG                                  ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE                                         ; Merged with dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[4]                                              ; Merged with dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[4]            ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[3]                                              ; Merged with dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[3]            ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[2]                                              ; Merged with dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[2]            ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[1]                                              ; Merged with dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[1]            ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[0]                                              ; Merged with dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]            ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE                                    ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_UPDATE                                  ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_DUMMY                                    ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE                                  ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]                                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[0..40]                                ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ                                          ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[0..5] ; Stuck at GND due to stuck port clock                                                                                                                            ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA                                    ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk                                                            ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_UPDATE                                   ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR                                           ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_WR_INREG                                  ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_END                                       ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_BUSY                                      ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT                                          ; Lost fanout                                                                                                                                                     ;
; vga_controller:U2|row[31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; vga_controller:U2|column[31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; Total Number of Removed Registers = 261                                                                                                                                                ;                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[38]             ; Stuck at GND                   ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[38],                                ;
;                                                                                                                                                     ; due to stuck port data_in      ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[36],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[34],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[32],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[29],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[28],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[27],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[24],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[22],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[20],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[18],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[17],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[16],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[14],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[10],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[6],                                 ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[5],                                 ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[4],                                 ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[1],                                 ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[0]                                  ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_SETUP ; Stuck at GND                   ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[40],                                ;
;                                                                                                                                                     ; due to stuck port data_in      ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[39],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[37],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[35],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[33],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[31],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[30],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[26],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[25],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[23],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[21],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[19],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[15],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[11],                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[9],                                 ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[8],                                 ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[7],                                 ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[3],                                 ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[2]                                  ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_SAME       ; Stuck at GND                   ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_WRITE,                                 ;
;                                                                                                                                                     ; due to stuck port data_in      ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_WRITE_UPDATE,                               ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_DUMMY,                                 ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_CAPTURE,                               ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ,                                       ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_EXTRA,                                 ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|ru_clk,                                                         ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_READ_UPDATE,                                ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR,                                        ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_WR_INREG,                               ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_END,                                    ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_CLR_BUSY,                                   ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state.STATE_INIT                                        ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[4]              ; Stuck at GND                   ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[5], ;
;                                                                                                                                                     ; due to stuck port data_in      ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[4], ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[3], ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[2], ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[1], ;
;                                                                                                                                                     ;                                ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated|counter_reg_bit[0]  ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_reg                   ; Stuck at GND                   ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[13],                                             ;
;                                                                                                                                                     ; due to stuck port clock_enable ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[13]                                 ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|boot_sel_overwrite_reg         ; Stuck at GND                   ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[12],                                             ;
;                                                                                                                                                     ; due to stuck port clock_enable ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg|dffs[12]                                 ;
; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|operations_reg[3]              ; Stuck at GND                   ; dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|write_reg_data[40]                                              ;
;                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                      ;
; \move_paddle_R:paddle_y[31]                                                                                                                         ; Stuck at GND                   ; right_paddle_y[31]                                                                                                                                                                   ;
;                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                      ;
; \move_paddle_L:paddle_y[31]                                                                                                                         ; Stuck at GND                   ; left_paddle_y[31]                                                                                                                                                                    ;
;                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 536   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 372   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 247   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                            ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_controller:U2|h_sync                                                                                                                     ; 1       ;
; vga_controller:U2|v_sync                                                                                                                     ; 1       ;
; right_paddle_y[7]                                                                                                                            ; 4       ;
; right_paddle_y[6]                                                                                                                            ; 4       ;
; right_paddle_y[5]                                                                                                                            ; 4       ;
; right_paddle_y[4]                                                                                                                            ; 4       ;
; left_paddle_y[7]                                                                                                                             ; 4       ;
; left_paddle_y[6]                                                                                                                             ; 4       ;
; left_paddle_y[5]                                                                                                                             ; 4       ;
; left_paddle_y[4]                                                                                                                             ; 4       ;
; ball1_row[7]                                                                                                                                 ; 3       ;
; ball1_row[6]                                                                                                                                 ; 3       ;
; ball1_row[5]                                                                                                                                 ; 3       ;
; ball1_row[4]                                                                                                                                 ; 3       ;
; ball1_col[8]                                                                                                                                 ; 2       ;
; ball1_col[5]                                                                                                                                 ; 2       ;
; ball1_col[4]                                                                                                                                 ; 2       ;
; ball1_col[2]                                                                                                                                 ; 2       ;
; ball1_col[1]                                                                                                                                 ; 2       ;
; \move_paddle_R:paddle_y[7]                                                                                                                   ; 4       ;
; \move_paddle_R:paddle_y[6]                                                                                                                   ; 4       ;
; \move_paddle_R:paddle_y[4]                                                                                                                   ; 4       ;
; \move_paddle_R:paddle_y[3]                                                                                                                   ; 4       ;
; \move_paddle_R:paddle_y[2]                                                                                                                   ; 4       ;
; \move_paddle_L:paddle_y[7]                                                                                                                   ; 4       ;
; \move_paddle_L:paddle_y[6]                                                                                                                   ; 4       ;
; \move_paddle_L:paddle_y[4]                                                                                                                   ; 4       ;
; \move_paddle_L:paddle_y[3]                                                                                                                   ; 4       ;
; \move_paddle_L:paddle_y[2]                                                                                                                   ; 4       ;
; \moveball_and_set_Scoreboard_once_scored:ball_y[7]                                                                                           ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_y[6]                                                                                           ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_y[5]                                                                                           ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_y[4]                                                                                           ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_x[8]                                                                                           ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_x[6]                                                                                           ; 1       ;
; \move_paddle_R:prev_clk_val[10]                                                                                                              ; 4       ;
; \move_paddle_R:prev_clk_val[0]                                                                                                               ; 4       ;
; \move_paddle_R:enable                                                                                                                        ; 2       ;
; \move_paddle_L:prev_clk_val[10]                                                                                                              ; 4       ;
; \move_paddle_L:prev_clk_val[0]                                                                                                               ; 4       ;
; \move_paddle_L:enable                                                                                                                        ; 2       ;
; \moveball_and_set_Scoreboard_once_scored:ball_y_10000[23]                                                                                    ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_y_10000[20]                                                                                    ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_y_10000[17]                                                                                    ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_y_10000[14]                                                                                    ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_y_10000[13]                                                                                    ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_y_10000[12]                                                                                    ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_y_10000[11]                                                                                    ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_y_10000[10]                                                                                    ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_x_10000[23]                                                                                    ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_x_10000[22]                                                                                    ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_x_10000[17]                                                                                    ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_x_10000[16]                                                                                    ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_x_10000[14]                                                                                    ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:ball_x_10000[12]                                                                                    ; 1       ;
; \moveball_and_set_Scoreboard_once_scored:x_inc[8]                                                                                            ; 4       ;
; \moveball_and_set_Scoreboard_once_scored:x_inc[7]                                                                                            ; 4       ;
; \moveball_and_set_Scoreboard_once_scored:x_inc[4]                                                                                            ; 4       ;
; dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 5       ;
; dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR0[10]                                                                                                            ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR0[8]                                                                                                             ; 2       ;
; PRNG_gtbuckner42:PRGN_2|LFSR3[17]                                                                                                            ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR3[10]                                                                                                            ; 2       ;
; PRNG_gtbuckner42:PRGN_2|LFSR1[14]                                                                                                            ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR2[16]                                                                                                            ; 1       ;
; dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR0[7]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR3[16]                                                                                                            ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR0[6]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR3[8]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR1[11]                                                                                                            ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR2[14]                                                                                                            ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR2[11]                                                                                                            ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR0[5]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR3[14]                                                                                                            ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR3[7]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR1[10]                                                                                                            ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR2[10]                                                                                                            ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR0[4]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR3[6]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR3[5]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR1[8]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR2[8]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR3[11]                                                                                                            ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR3[4]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR1[7]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR2[7]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR1[6]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR2[6]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR0[0]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR1[5]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR2[5]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR1[4]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR2[4]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR3[0]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR1[0]                                                                                                             ; 1       ;
; PRNG_gtbuckner42:PRGN_2|LFSR2[0]                                                                                                             ; 1       ;
; Total number of inverted registers = 98                                                                                                      ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |PE2_gtbuckner42|\move_paddle_R:paddle_y[12]                                                                                                               ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |PE2_gtbuckner42|\move_paddle_L:paddle_y[20]                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|rst_timer_counter[3] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|reconfig_counter[0]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |PE2_gtbuckner42|\moveball_and_set_Scoreboard_once_scored:y_inc[27]                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |PE2_gtbuckner42|\move_paddle_R:paddle_y[2]                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |PE2_gtbuckner42|\move_paddle_L:paddle_y[2]                                                                                                                ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |PE2_gtbuckner42|player_L_scoreMSBs[3]                                                                                                                     ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |PE2_gtbuckner42|player_R_score[22]                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |PE2_gtbuckner42|vga_controller:U2|v_count                                                                                                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |PE2_gtbuckner42|paddle_y                                                                                                                                  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |PE2_gtbuckner42|paddle_y                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |PE2_gtbuckner42|dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|current_state        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |PE2_gtbuckner42|x_inc                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |PE2_gtbuckner42|x_inc                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component ;
+-------------------------------+----------------------------------+---------------------+
; Parameter Name                ; Value                            ; Type                ;
+-------------------------------+----------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped             ;
; PLL_TYPE                      ; AUTO                             ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll_25_175 ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped             ;
; SCAN_CHAIN                    ; LONG                             ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped             ;
; LOCK_HIGH                     ; 1                                ; Untyped             ;
; LOCK_LOW                      ; 1                                ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped             ;
; SKIP_VCO                      ; OFF                              ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped             ;
; BANDWIDTH                     ; 0                                ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped             ;
; DOWN_SPREAD                   ; 0                                ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 74                               ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK0_DIVIDE_BY                ; 147                              ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped             ;
; DPA_DIVIDER                   ; 0                                ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped             ;
; VCO_MIN                       ; 0                                ; Untyped             ;
; VCO_MAX                       ; 0                                ; Untyped             ;
; VCO_CENTER                    ; 0                                ; Untyped             ;
; PFD_MIN                       ; 0                                ; Untyped             ;
; PFD_MAX                       ; 0                                ; Untyped             ;
; M_INITIAL                     ; 0                                ; Untyped             ;
; M                             ; 0                                ; Untyped             ;
; N                             ; 1                                ; Untyped             ;
; M2                            ; 1                                ; Untyped             ;
; N2                            ; 1                                ; Untyped             ;
; SS                            ; 1                                ; Untyped             ;
; C0_HIGH                       ; 0                                ; Untyped             ;
; C1_HIGH                       ; 0                                ; Untyped             ;
; C2_HIGH                       ; 0                                ; Untyped             ;
; C3_HIGH                       ; 0                                ; Untyped             ;
; C4_HIGH                       ; 0                                ; Untyped             ;
; C5_HIGH                       ; 0                                ; Untyped             ;
; C6_HIGH                       ; 0                                ; Untyped             ;
; C7_HIGH                       ; 0                                ; Untyped             ;
; C8_HIGH                       ; 0                                ; Untyped             ;
; C9_HIGH                       ; 0                                ; Untyped             ;
; C0_LOW                        ; 0                                ; Untyped             ;
; C1_LOW                        ; 0                                ; Untyped             ;
; C2_LOW                        ; 0                                ; Untyped             ;
; C3_LOW                        ; 0                                ; Untyped             ;
; C4_LOW                        ; 0                                ; Untyped             ;
; C5_LOW                        ; 0                                ; Untyped             ;
; C6_LOW                        ; 0                                ; Untyped             ;
; C7_LOW                        ; 0                                ; Untyped             ;
; C8_LOW                        ; 0                                ; Untyped             ;
; C9_LOW                        ; 0                                ; Untyped             ;
; C0_INITIAL                    ; 0                                ; Untyped             ;
; C1_INITIAL                    ; 0                                ; Untyped             ;
; C2_INITIAL                    ; 0                                ; Untyped             ;
; C3_INITIAL                    ; 0                                ; Untyped             ;
; C4_INITIAL                    ; 0                                ; Untyped             ;
; C5_INITIAL                    ; 0                                ; Untyped             ;
; C6_INITIAL                    ; 0                                ; Untyped             ;
; C7_INITIAL                    ; 0                                ; Untyped             ;
; C8_INITIAL                    ; 0                                ; Untyped             ;
; C9_INITIAL                    ; 0                                ; Untyped             ;
; C0_MODE                       ; BYPASS                           ; Untyped             ;
; C1_MODE                       ; BYPASS                           ; Untyped             ;
; C2_MODE                       ; BYPASS                           ; Untyped             ;
; C3_MODE                       ; BYPASS                           ; Untyped             ;
; C4_MODE                       ; BYPASS                           ; Untyped             ;
; C5_MODE                       ; BYPASS                           ; Untyped             ;
; C6_MODE                       ; BYPASS                           ; Untyped             ;
; C7_MODE                       ; BYPASS                           ; Untyped             ;
; C8_MODE                       ; BYPASS                           ; Untyped             ;
; C9_MODE                       ; BYPASS                           ; Untyped             ;
; C0_PH                         ; 0                                ; Untyped             ;
; C1_PH                         ; 0                                ; Untyped             ;
; C2_PH                         ; 0                                ; Untyped             ;
; C3_PH                         ; 0                                ; Untyped             ;
; C4_PH                         ; 0                                ; Untyped             ;
; C5_PH                         ; 0                                ; Untyped             ;
; C6_PH                         ; 0                                ; Untyped             ;
; C7_PH                         ; 0                                ; Untyped             ;
; C8_PH                         ; 0                                ; Untyped             ;
; C9_PH                         ; 0                                ; Untyped             ;
; L0_HIGH                       ; 1                                ; Untyped             ;
; L1_HIGH                       ; 1                                ; Untyped             ;
; G0_HIGH                       ; 1                                ; Untyped             ;
; G1_HIGH                       ; 1                                ; Untyped             ;
; G2_HIGH                       ; 1                                ; Untyped             ;
; G3_HIGH                       ; 1                                ; Untyped             ;
; E0_HIGH                       ; 1                                ; Untyped             ;
; E1_HIGH                       ; 1                                ; Untyped             ;
; E2_HIGH                       ; 1                                ; Untyped             ;
; E3_HIGH                       ; 1                                ; Untyped             ;
; L0_LOW                        ; 1                                ; Untyped             ;
; L1_LOW                        ; 1                                ; Untyped             ;
; G0_LOW                        ; 1                                ; Untyped             ;
; G1_LOW                        ; 1                                ; Untyped             ;
; G2_LOW                        ; 1                                ; Untyped             ;
; G3_LOW                        ; 1                                ; Untyped             ;
; E0_LOW                        ; 1                                ; Untyped             ;
; E1_LOW                        ; 1                                ; Untyped             ;
; E2_LOW                        ; 1                                ; Untyped             ;
; E3_LOW                        ; 1                                ; Untyped             ;
; L0_INITIAL                    ; 1                                ; Untyped             ;
; L1_INITIAL                    ; 1                                ; Untyped             ;
; G0_INITIAL                    ; 1                                ; Untyped             ;
; G1_INITIAL                    ; 1                                ; Untyped             ;
; G2_INITIAL                    ; 1                                ; Untyped             ;
; G3_INITIAL                    ; 1                                ; Untyped             ;
; E0_INITIAL                    ; 1                                ; Untyped             ;
; E1_INITIAL                    ; 1                                ; Untyped             ;
; E2_INITIAL                    ; 1                                ; Untyped             ;
; E3_INITIAL                    ; 1                                ; Untyped             ;
; L0_MODE                       ; BYPASS                           ; Untyped             ;
; L1_MODE                       ; BYPASS                           ; Untyped             ;
; G0_MODE                       ; BYPASS                           ; Untyped             ;
; G1_MODE                       ; BYPASS                           ; Untyped             ;
; G2_MODE                       ; BYPASS                           ; Untyped             ;
; G3_MODE                       ; BYPASS                           ; Untyped             ;
; E0_MODE                       ; BYPASS                           ; Untyped             ;
; E1_MODE                       ; BYPASS                           ; Untyped             ;
; E2_MODE                       ; BYPASS                           ; Untyped             ;
; E3_MODE                       ; BYPASS                           ; Untyped             ;
; L0_PH                         ; 0                                ; Untyped             ;
; L1_PH                         ; 0                                ; Untyped             ;
; G0_PH                         ; 0                                ; Untyped             ;
; G1_PH                         ; 0                                ; Untyped             ;
; G2_PH                         ; 0                                ; Untyped             ;
; G3_PH                         ; 0                                ; Untyped             ;
; E0_PH                         ; 0                                ; Untyped             ;
; E1_PH                         ; 0                                ; Untyped             ;
; E2_PH                         ; 0                                ; Untyped             ;
; E3_PH                         ; 0                                ; Untyped             ;
; M_PH                          ; 0                                ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped             ;
; CLK0_COUNTER                  ; G0                               ; Untyped             ;
; CLK1_COUNTER                  ; G0                               ; Untyped             ;
; CLK2_COUNTER                  ; G0                               ; Untyped             ;
; CLK3_COUNTER                  ; G0                               ; Untyped             ;
; CLK4_COUNTER                  ; G0                               ; Untyped             ;
; CLK5_COUNTER                  ; G0                               ; Untyped             ;
; CLK6_COUNTER                  ; E0                               ; Untyped             ;
; CLK7_COUNTER                  ; E1                               ; Untyped             ;
; CLK8_COUNTER                  ; E2                               ; Untyped             ;
; CLK9_COUNTER                  ; E3                               ; Untyped             ;
; L0_TIME_DELAY                 ; 0                                ; Untyped             ;
; L1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G0_TIME_DELAY                 ; 0                                ; Untyped             ;
; G1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G2_TIME_DELAY                 ; 0                                ; Untyped             ;
; G3_TIME_DELAY                 ; 0                                ; Untyped             ;
; E0_TIME_DELAY                 ; 0                                ; Untyped             ;
; E1_TIME_DELAY                 ; 0                                ; Untyped             ;
; E2_TIME_DELAY                 ; 0                                ; Untyped             ;
; E3_TIME_DELAY                 ; 0                                ; Untyped             ;
; M_TIME_DELAY                  ; 0                                ; Untyped             ;
; N_TIME_DELAY                  ; 0                                ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped             ;
; ENABLE0_COUNTER               ; L0                               ; Untyped             ;
; ENABLE1_COUNTER               ; L0                               ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped             ;
; LOOP_FILTER_C                 ; 5                                ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped             ;
; VCO_POST_SCALE                ; 0                                ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                           ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped             ;
; M_TEST_SOURCE                 ; 5                                ; Untyped             ;
; C0_TEST_SOURCE                ; 5                                ; Untyped             ;
; C1_TEST_SOURCE                ; 5                                ; Untyped             ;
; C2_TEST_SOURCE                ; 5                                ; Untyped             ;
; C3_TEST_SOURCE                ; 5                                ; Untyped             ;
; C4_TEST_SOURCE                ; 5                                ; Untyped             ;
; C5_TEST_SOURCE                ; 5                                ; Untyped             ;
; C6_TEST_SOURCE                ; 5                                ; Untyped             ;
; C7_TEST_SOURCE                ; 5                                ; Untyped             ;
; C8_TEST_SOURCE                ; 5                                ; Untyped             ;
; C9_TEST_SOURCE                ; 5                                ; Untyped             ;
; CBXI_PARAMETER                ; vga_pll_25_175_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped             ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                           ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE      ;
+-------------------------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:U2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; h_pulse        ; 96    ; Signed Integer                        ;
; h_bp           ; 48    ; Signed Integer                        ;
; h_pixels       ; 640   ; Signed Integer                        ;
; h_fp           ; 16    ; Signed Integer                        ;
; h_pol          ; '0'   ; Enumerated                            ;
; v_pulse        ; 2     ; Signed Integer                        ;
; v_bp           ; 33    ; Signed Integer                        ;
; v_pixels       ; 480   ; Signed Integer                        ;
; v_fp           ; 10    ; Signed Integer                        ;
; v_pol          ; '0'   ; Enumerated                            ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_image_generator:U3 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; col_a          ; 80    ; Signed Integer                            ;
; col_b          ; 160   ; Signed Integer                            ;
; col_c          ; 240   ; Signed Integer                            ;
; col_d          ; 320   ; Signed Integer                            ;
; col_e          ; 400   ; Signed Integer                            ;
; col_f          ; 480   ; Signed Integer                            ;
; col_g          ; 560   ; Signed Integer                            ;
; col_h          ; 640   ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:dualboot|altera_dual_boot:dual_boot ;
+------------------------+------------------+------------------------------------------------+
; Parameter Name         ; Value            ; Type                                           ;
+------------------------+------------------+------------------------------------------------+
; LPM_TYPE               ; ALTERA_DUAL_BOOT ; String                                         ;
; INTENDED_DEVICE_FAMILY ; MAX 10           ; String                                         ;
; A_WIDTH                ; 3                ; Signed Integer                                 ;
; WD_WIDTH               ; 4                ; Signed Integer                                 ;
; RD_WIDTH               ; 17               ; Signed Integer                                 ;
; MAX_DATA_WIDTH         ; 32               ; Signed Integer                                 ;
; CONFIG_CYCLE           ; 18               ; Signed Integer                                 ;
; RESET_TIMER_CYCLE      ; 26               ; Signed Integer                                 ;
+------------------------+------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:dualboot|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hw_image_generator:U3|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 15             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_0do ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 15             ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_0do ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ibo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ibo ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3nl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; vga_pll_25_175:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 32             ;
;     -- LPM_WIDTHP                     ; 64             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 32             ;
;     -- LPM_WIDTHP                     ; 64             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_boot:dualboot|altera_reset_controller:rst_controller"                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dual_boot:dualboot|altera_dual_boot:dual_boot"                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; avmm_rcv_readdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "dual_boot:dualboot"  ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "bcd_7segment:midSeg2" ;
+-------+-------+----------+-----------------------+
; Port  ; Type  ; Severity ; Details               ;
+-------+-------+----------+-----------------------+
; bcdin ; Input ; Info     ; Stuck at GND          ;
+-------+-------+----------+-----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "bcd_7segment:midSeg1" ;
+-------+-------+----------+-----------------------+
; Port  ; Type  ; Severity ; Details               ;
+-------+-------+----------+-----------------------+
; bcdin ; Input ; Info     ; Stuck at GND          ;
+-------+-------+----------+-----------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "hw_image_generator:U3"        ;
+------------------------+-------+----------+--------------+
; Port                   ; Type  ; Severity ; Details      ;
+------------------------+-------+----------+--------------+
; ball_size[31..3]       ; Input ; Info     ; Stuck at GND ;
; ball_size[2]           ; Input ; Info     ; Stuck at VCC ;
; ball_size[1]           ; Input ; Info     ; Stuck at GND ;
; ball_size[0]           ; Input ; Info     ; Stuck at VCC ;
; upper_box[31..5]       ; Input ; Info     ; Stuck at GND ;
; upper_box[1..0]        ; Input ; Info     ; Stuck at GND ;
; upper_box[4]           ; Input ; Info     ; Stuck at VCC ;
; upper_box[3]           ; Input ; Info     ; Stuck at GND ;
; upper_box[2]           ; Input ; Info     ; Stuck at VCC ;
; lower_box[8..6]        ; Input ; Info     ; Stuck at VCC ;
; lower_box[31..9]       ; Input ; Info     ; Stuck at GND ;
; lower_box[5..2]        ; Input ; Info     ; Stuck at GND ;
; lower_box[1]           ; Input ; Info     ; Stuck at VCC ;
; lower_box[0]           ; Input ; Info     ; Stuck at GND ;
; upper_box_h[31..4]     ; Input ; Info     ; Stuck at GND ;
; upper_box_h[3]         ; Input ; Info     ; Stuck at VCC ;
; upper_box_h[2]         ; Input ; Info     ; Stuck at GND ;
; upper_box_h[1]         ; Input ; Info     ; Stuck at VCC ;
; upper_box_h[0]         ; Input ; Info     ; Stuck at GND ;
; lower_box_h[31..4]     ; Input ; Info     ; Stuck at GND ;
; lower_box_h[3]         ; Input ; Info     ; Stuck at VCC ;
; lower_box_h[2]         ; Input ; Info     ; Stuck at GND ;
; lower_box_h[1]         ; Input ; Info     ; Stuck at VCC ;
; lower_box_h[0]         ; Input ; Info     ; Stuck at GND ;
; middle_box_w[1..0]     ; Input ; Info     ; Stuck at VCC ;
; middle_box_w[31..2]    ; Input ; Info     ; Stuck at GND ;
; middle_box[5..2]       ; Input ; Info     ; Stuck at VCC ;
; middle_box[31..9]      ; Input ; Info     ; Stuck at GND ;
; middle_box[7..6]       ; Input ; Info     ; Stuck at GND ;
; middle_box[8]          ; Input ; Info     ; Stuck at VCC ;
; middle_box[1]          ; Input ; Info     ; Stuck at GND ;
; middle_box[0]          ; Input ; Info     ; Stuck at VCC ;
; left_paddle_x[31..6]   ; Input ; Info     ; Stuck at GND ;
; left_paddle_x[2..0]    ; Input ; Info     ; Stuck at GND ;
; left_paddle_x[5]       ; Input ; Info     ; Stuck at VCC ;
; left_paddle_x[4]       ; Input ; Info     ; Stuck at GND ;
; left_paddle_x[3]       ; Input ; Info     ; Stuck at VCC ;
; right_paddle_x[4..3]   ; Input ; Info     ; Stuck at VCC ;
; right_paddle_x[31..10] ; Input ; Info     ; Stuck at GND ;
; right_paddle_x[8..7]   ; Input ; Info     ; Stuck at GND ;
; right_paddle_x[2..0]   ; Input ; Info     ; Stuck at GND ;
; right_paddle_x[9]      ; Input ; Info     ; Stuck at VCC ;
; right_paddle_x[6]      ; Input ; Info     ; Stuck at VCC ;
; right_paddle_x[5]      ; Input ; Info     ; Stuck at GND ;
; paddle_width[1..0]     ; Input ; Info     ; Stuck at VCC ;
; paddle_width[31..2]    ; Input ; Info     ; Stuck at GND ;
; paddle_height[3..2]    ; Input ; Info     ; Stuck at VCC ;
; paddle_height[31..6]   ; Input ; Info     ; Stuck at GND ;
; paddle_height[5]       ; Input ; Info     ; Stuck at VCC ;
; paddle_height[4]       ; Input ; Info     ; Stuck at GND ;
; paddle_height[1]       ; Input ; Info     ; Stuck at GND ;
; paddle_height[0]       ; Input ; Info     ; Stuck at VCC ;
+------------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:U2"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; n_blank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PRNG_gtbuckner42:PRGN_2"                                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; seed[17..16]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[11..10]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[8..4]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[13..12]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[3..1]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[20]             ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[19]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[18]             ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[15]             ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[14]             ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[9]              ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[0]              ; Input  ; Info     ; Stuck at VCC                                                                        ;
; psuedo_random_num[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PRNG_gtbuckner42:PRGN_1"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; seed[12..10]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[3..0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[19..18]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[14..13]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[9..8]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[20]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[17]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[16]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[15]          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[7]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[6]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; seed[5]           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; seed[4]           ; Input  ; Info     ; Stuck at GND                                                                        ;
; psuedo_random_num ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 145                         ;
; cycloneiii_ff         ; 536                         ;
;     CLR               ; 152                         ;
;     CLR SLD           ; 5                           ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 186                         ;
;     ENA CLR SLD       ; 29                          ;
;     plain             ; 132                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 7445                        ;
;     arith             ; 2771                        ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 1034                        ;
;         3 data inputs ; 1711                        ;
;     normal            ; 4674                        ;
;         0 data inputs ; 136                         ;
;         1 data inputs ; 101                         ;
;         2 data inputs ; 1672                        ;
;         3 data inputs ; 517                         ;
;         4 data inputs ; 2248                        ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_pll        ; 1                           ;
; fiftyfivenm_rublock   ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 138.70                      ;
; Average LUT depth     ; 86.50                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Sat Apr 20 20:49:59 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pong2 -c PE2_gtbuckner42
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file dual_boot/synthesis/dual_boot.vhd
    Info (12022): Found design unit 1: dual_boot-rtl File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/dual_boot.vhd Line: 16
    Info (12023): Found entity 1: dual_boot File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/dual_boot.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_dual_boot.v
    Info (12023): Found entity 1: altera_dual_boot File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_dual_boot.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v
    Info (12023): Found entity 1: alt_dual_boot_avmm File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/rtl/alt_dual_boot.v
    Info (12023): Found entity 1: alt_dual_boot File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file components/spi.sv
    Info (12023): Found entity 1: spi File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/spi.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file components/gsensor.sv
    Info (12023): Found entity 1: gsensor File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/gsensor.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file components/adxl345_controller.vhd
    Info (12022): Found design unit 1: ADXL345_controller-ADXL345_controller_structural File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/ADXL345_controller.vhd Line: 26
    Info (12023): Found entity 1: ADXL345_controller File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/ADXL345_controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/7segmentdecoder.vhd
    Info (12022): Found design unit 1: bcd_7segment-Behavioral File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/7segmentDecoder.vhd Line: 21
    Info (12023): Found entity 1: bcd_7segment File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/Components/7segmentDecoder.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/pll.v Line: 40
Info (12021): Found 60 design units, including 29 entities, in source file ttu.vhdl
    Info (12022): Found design unit 1: TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 63
    Info (12022): Found design unit 2: TTU-body File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 71
    Info (12022): Found design unit 3: EX_PACKAGE-A1 File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 117
    Info (12022): Found design unit 4: INV_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 134
    Info (12022): Found design unit 5: OR2_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 158
    Info (12022): Found design unit 6: or3_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 179
    Info (12022): Found design unit 7: OR4_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 201
    Info (12022): Found design unit 8: AND2_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 224
    Info (12022): Found design unit 9: AND3_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 245
    Info (12022): Found design unit 10: AND4_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 267
    Info (12022): Found design unit 11: XOR2_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 290
    Info (12022): Found design unit 12: XOR3_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 311
    Info (12022): Found design unit 13: XOR4_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 333
    Info (12022): Found design unit 14: NOR2_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 356
    Info (12022): Found design unit 15: NOR3_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 377
    Info (12022): Found design unit 16: NOR4_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 399
    Info (12022): Found design unit 17: NAND2_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 422
    Info (12022): Found design unit 18: NAND3_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 443
    Info (12022): Found design unit 19: NAND4_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 465
    Info (12022): Found design unit 20: XNOR2_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 488
    Info (12022): Found design unit 21: XNOR3_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 509
    Info (12022): Found design unit 22: XNOR4_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 531
    Info (12022): Found design unit 23: decoder_3to8_TTU-behavioral File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 552
    Info (12022): Found design unit 24: mux_2to1_TTU-behavioral File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 577
    Info (12022): Found design unit 25: mux_4to1_TTU-behavioral File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 601
    Info (12022): Found design unit 26: SR_LATCH_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 632
    Info (12022): Found design unit 27: SRFF_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 652
    Info (12022): Found design unit 28: DFF_TTU-RTL File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 684
    Info (12022): Found design unit 29: bin2seg7-behavorial File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 718
    Info (12022): Found design unit 30: PRNG_gtbuckner42-mySol File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 818
    Info (12022): Found design unit 31: ripple_counter-arch_rtl File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 937
    Info (12023): Found entity 1: EX_PACKAGE File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 112
    Info (12023): Found entity 2: INV_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 128
    Info (12023): Found entity 3: OR2_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 151
    Info (12023): Found entity 4: OR3_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 171
    Info (12023): Found entity 5: OR4_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 192
    Info (12023): Found entity 6: AND2_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 217
    Info (12023): Found entity 7: AND3_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 237
    Info (12023): Found entity 8: AND4_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 258
    Info (12023): Found entity 9: XOR2_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 283
    Info (12023): Found entity 10: XOR3_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 303
    Info (12023): Found entity 11: XOR4_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 324
    Info (12023): Found entity 12: NOR2_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 349
    Info (12023): Found entity 13: NOR3_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 369
    Info (12023): Found entity 14: NOR4_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 390
    Info (12023): Found entity 15: NAND2_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 415
    Info (12023): Found entity 16: NAND3_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 435
    Info (12023): Found entity 17: NAND4_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 456
    Info (12023): Found entity 18: XNOR2_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 481
    Info (12023): Found entity 19: XNOR3_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 501
    Info (12023): Found entity 20: XNOR4_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 522
    Info (12023): Found entity 21: decoder_3to8_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 547
    Info (12023): Found entity 22: mux_2to1_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 571
    Info (12023): Found entity 23: mux_4to1_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 595
    Info (12023): Found entity 24: SR_LATCH_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 625
    Info (12023): Found entity 25: SRFF_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 643
    Info (12023): Found entity 26: DFF_TTU File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 676
    Info (12023): Found entity 27: bin2seg7 File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 710
    Info (12023): Found entity 28: PRNG_gtbuckner42 File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 808
    Info (12023): Found entity 29: ripple_counter File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/TTU.vhdl Line: 927
Info (12021): Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd
    Info (12022): Found design unit 1: vga_pll_25_175-SYN File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_pll_25_175.vhd Line: 51
    Info (12023): Found entity 1: vga_pll_25_175 File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_pll_25_175.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd Line: 52
    Info (12023): Found entity 1: vga_controller File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file hw_image_generator.vhd
    Info (12022): Found design unit 1: hw_image_generator-behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 93
    Info (12023): Found entity 1: hw_image_generator File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file hw6p3modified.vhd
    Info (12022): Found design unit 1: hw6p3Modified-mysol File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw6p3Modified.vhd Line: 40
    Info (12023): Found entity 1: hw6p3Modified File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw6p3Modified.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pe2_gtbuckner42.vhd
    Info (12022): Found design unit 1: PE2_gtbuckner42-vga_structural File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 66
    Info (12023): Found entity 1: PE2_gtbuckner42 File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 11
Info (12127): Elaborating entity "PE2_gtbuckner42" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(32): used implicit default value for signal "GSENSOR_CS_N" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(33): used implicit default value for signal "GSENSOR_SCLK" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 33
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(37): used explicit default value for signal "dFix" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 37
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(38): used explicit default value for signal "ledFix" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at PE2_gtbuckner42.vhd(173): object "max10_clk" assigned a value but never read File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 173
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(180): used explicit default value for signal "upper_box" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 180
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(181): used explicit default value for signal "upper_box_h" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 181
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(182): used explicit default value for signal "lower_box_h" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 182
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(183): used explicit default value for signal "lower_box" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 183
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(184): used explicit default value for signal "Middle_box_w" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 184
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(185): used explicit default value for signal "Middle_box" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 185
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(189): used explicit default value for signal "left_paddle_x" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 189
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(191): used explicit default value for signal "right_paddle_x" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 191
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(192): used explicit default value for signal "paddle_width" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 192
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(193): used explicit default value for signal "paddle_height" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 193
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(194): used explicit default value for signal "left_paddle_middle" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 194
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(195): used explicit default value for signal "right_paddle_middle" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 195
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(222): used explicit default value for signal "ball_size" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 222
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(223): used explicit default value for signal "ball1_row_middle" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 223
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(225): used explicit default value for signal "y_factor_inv" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 225
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(229): used explicit default value for signal "seed" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 229
Warning (10540): VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(230): used explicit default value for signal "seed2" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 230
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(309): signal "player_L_score" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 309
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(309): signal "player_R_score" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 309
Warning (10631): VHDL Process Statement warning at PE2_gtbuckner42.vhd(300): inferring latch(es) for signal or variable "Next_State", which holds its previous value in one or more paths through the process File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 300
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(339): signal "ball1_col" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 339
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(340): signal "ball1_row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 340
Warning (10542): VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(341): used initial value expression for variable "scalarx" because variable was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 341
Warning (10542): VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(342): used initial value expression for variable "scalary" because variable was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 342
Warning (10542): VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(347): used initial value expression for variable "x_speed_default" because variable was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 347
Warning (10542): VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(348): used initial value expression for variable "x_speed_max" because variable was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 348
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(356): signal "Current_State" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 356
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(440): signal "Current_State" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 440
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(457): signal "Psuedo_Random_Num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 457
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(458): signal "Psuedo_Random_Num2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 458
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(459): signal "Psuedo_Random_Num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 459
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(462): signal "Psuedo_Random_Num2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 462
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(478): signal "Current_State" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 478
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(480): signal "player_L_scored" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 480
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(481): signal "player_L_score" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 481
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(484): signal "player_L_score" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 484
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(485): signal "player_L_score" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 485
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(487): signal "player_R_score" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 487
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(490): signal "player_R_score" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 490
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(491): signal "player_R_score" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 491
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(495): signal "Psuedo_Random_Num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 495
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(496): signal "Psuedo_Random_Num2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 496
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(497): signal "Psuedo_Random_Num" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 497
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(500): signal "Psuedo_Random_Num2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 500
Warning (10631): VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable "player_L_score", which holds its previous value in one or more paths through the process File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Warning (10631): VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable "player_R_score", which holds its previous value in one or more paths through the process File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Warning (10631): VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable "player_L_scoreLSBs", which holds its previous value in one or more paths through the process File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Warning (10631): VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable "player_L_scoreMSBs", which holds its previous value in one or more paths through the process File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Warning (10631): VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable "Player_R_scoreLSBs", which holds its previous value in one or more paths through the process File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Warning (10631): VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable "Player_R_scoreMSBs", which holds its previous value in one or more paths through the process File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Warning (10631): VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable "var_L_score", which holds its previous value in one or more paths through the process File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Warning (10631): VHDL Process Statement warning at PE2_gtbuckner42.vhd(337): inferring latch(es) for signal or variable "var_R_score", which holds its previous value in one or more paths through the process File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Warning (10542): VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(525): used initial value expression for variable "move_amt" because variable was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 525
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(581): signal "Rotary_DT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 581
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(587): signal "Rst_game" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 587
Warning (10542): VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(605): used initial value expression for variable "move_amt" because variable was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 605
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(661): signal "Rotary_DT2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 661
Warning (10492): VHDL Process Statement warning at PE2_gtbuckner42.vhd(667): signal "Rst_game" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 667
Warning (10034): Output port "data_x" at PE2_gtbuckner42.vhd(49) has no driver File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
Warning (10034): Output port "data_y" at PE2_gtbuckner42.vhd(50) has no driver File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
Warning (10034): Output port "data_z" at PE2_gtbuckner42.vhd(51) has no driver File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
Warning (10034): Output port "buzz_sig" at PE2_gtbuckner42.vhd(55) has no driver File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 55
Info (10041): Inferred latch for "Player_R_scoreMSBs[0]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "Player_R_scoreMSBs[1]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "Player_R_scoreMSBs[2]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "Player_R_scoreMSBs[3]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "Player_R_scoreLSBs[0]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "Player_R_scoreLSBs[1]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "Player_R_scoreLSBs[2]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "Player_R_scoreLSBs[3]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_scoreMSBs[0]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_scoreMSBs[1]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_scoreMSBs[2]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_scoreMSBs[3]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_scoreLSBs[0]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_scoreLSBs[1]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_scoreLSBs[2]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_scoreLSBs[3]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[0]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[1]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[2]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[3]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[4]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[5]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[6]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[7]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[8]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[9]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[10]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[11]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[12]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[13]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[14]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[15]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[16]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[17]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[18]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[19]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[20]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[21]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[22]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[23]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[24]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[25]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[26]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[27]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[28]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[29]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[30]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_R_score[31]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[0]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[1]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[2]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[3]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[4]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[5]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[6]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[7]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[8]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[9]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[10]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[11]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[12]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[13]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[14]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[15]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[16]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[17]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[18]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[19]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[20]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[21]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[22]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[23]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[24]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[25]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[26]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[27]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[28]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[29]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[30]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (10041): Inferred latch for "player_L_score[31]" at PE2_gtbuckner42.vhd(337) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Info (12128): Elaborating entity "PRNG_gtbuckner42" for hierarchy "PRNG_gtbuckner42:PRGN_1" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 251
Info (12128): Elaborating entity "vga_pll_25_175" for hierarchy "vga_pll_25_175:U1" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 261
Info (12128): Elaborating entity "altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_pll_25_175.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "vga_pll_25_175:U1|altpll:altpll_component" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_pll_25_175.vhd Line: 133
Info (12133): Instantiated megafunction "vga_pll_25_175:U1|altpll:altpll_component" with the following parameter: File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_pll_25_175.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "147"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "74"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll_25_175"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v
    Info (12023): Found entity 1: vga_pll_25_175_altpll File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/vga_pll_25_175_altpll.v Line: 30
Info (12128): Elaborating entity "vga_pll_25_175_altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:U2" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 262
Info (12128): Elaborating entity "hw_image_generator" for hierarchy "hw_image_generator:U3" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 265
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(99): used explicit default value for signal "img_0" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 99
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(104): used explicit default value for signal "img_1" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 104
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(109): used explicit default value for signal "img_2" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 109
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(114): used explicit default value for signal "img_3" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 114
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(119): used explicit default value for signal "img_4" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 119
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(124): used explicit default value for signal "img_5" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 124
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(129): used explicit default value for signal "img_6" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 129
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(134): used explicit default value for signal "img_7" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 134
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(139): used explicit default value for signal "img_8" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 139
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(144): used explicit default value for signal "img_9" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 144
Warning (10540): VHDL Signal Declaration warning at hw_image_generator.vhd(303): used explicit default value for signal "color" because signal was never assigned a value File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 303
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(312): signal "color" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 312
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(326): signal "upper_box" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 326
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(326): signal "upper_box_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 326
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(327): signal "color" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 327
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(330): signal "lower_box" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 330
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(330): signal "lower_box_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 330
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(331): signal "color" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 331
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(335): signal "Middle_box" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 335
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(335): signal "Middle_box_w" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 335
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(335): signal "upper_box" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 335
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(335): signal "upper_box_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 335
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(336): signal "lower_box" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 336
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(342): signal "upper_box" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 342
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(342): signal "upper_box_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 342
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(343): signal "color" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 343
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(349): signal "right_paddle_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 349
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(349): signal "paddle_width" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 349
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(349): signal "right_paddle_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 349
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(349): signal "paddle_height" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 349
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(350): signal "color" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 350
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(353): signal "left_paddle_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 353
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(353): signal "paddle_width" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 353
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(353): signal "left_paddle_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 353
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(353): signal "paddle_height" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 353
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(354): signal "color" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 354
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(358): signal "ball1_row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 358
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(358): signal "ball_size" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 358
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(358): signal "ball1_col" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 358
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(359): signal "color" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 359
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(311): inferring latch(es) for signal or variable "red", which holds its previous value in one or more paths through the process File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(311): inferring latch(es) for signal or variable "green", which holds its previous value in one or more paths through the process File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Warning (10631): VHDL Process Statement warning at hw_image_generator.vhd(311): inferring latch(es) for signal or variable "blue", which holds its previous value in one or more paths through the process File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Info (10041): Inferred latch for "blue[4]" at hw_image_generator.vhd(311) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Info (10041): Inferred latch for "blue[5]" at hw_image_generator.vhd(311) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Info (10041): Inferred latch for "blue[6]" at hw_image_generator.vhd(311) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Info (10041): Inferred latch for "blue[7]" at hw_image_generator.vhd(311) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Info (10041): Inferred latch for "green[4]" at hw_image_generator.vhd(311) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Info (10041): Inferred latch for "green[5]" at hw_image_generator.vhd(311) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Info (10041): Inferred latch for "green[6]" at hw_image_generator.vhd(311) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Info (10041): Inferred latch for "green[7]" at hw_image_generator.vhd(311) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Info (10041): Inferred latch for "red[4]" at hw_image_generator.vhd(311) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Info (10041): Inferred latch for "red[5]" at hw_image_generator.vhd(311) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Info (10041): Inferred latch for "red[6]" at hw_image_generator.vhd(311) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Info (10041): Inferred latch for "red[7]" at hw_image_generator.vhd(311) File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 311
Info (12128): Elaborating entity "bcd_7segment" for hierarchy "bcd_7segment:U4" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 273
Info (12128): Elaborating entity "dual_boot" for hierarchy "dual_boot:dualboot" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 284
Info (12128): Elaborating entity "altera_dual_boot" for hierarchy "dual_boot:dualboot|altera_dual_boot:dual_boot" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/dual_boot.vhd Line: 106
Info (12128): Elaborating entity "alt_dual_boot_avmm" for hierarchy "dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_dual_boot.v Line: 50
Info (12128): Elaborating entity "alt_dual_boot" for hierarchy "dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v Line: 143
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 286
Info (12130): Elaborated megafunction instantiation "dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 286
Info (12133): Instantiated megafunction "dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:read_reg" with the following parameter: File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 286
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "41"
    Info (12134): Parameter "lpm_direction" = "RIGHT"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 324
Info (12130): Elaborated megafunction instantiation "dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 324
Info (12133): Instantiated megafunction "dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_shiftreg:write_reg" with the following parameter: File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 324
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "41"
    Info (12134): Parameter "lpm_direction" = "RIGHT"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 339
Info (12130): Elaborated megafunction instantiation "dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 339
Info (12133): Instantiated megafunction "dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter" with the following parameter: File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v Line: 339
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_width" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf
    Info (12023): Found entity 1: cntr_d7i File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/cntr_d7i.tdf Line: 26
Info (12128): Elaborating entity "cntr_d7i" for hierarchy "dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|alt_dual_boot:alt_dual_boot|lpm_counter:counter|cntr_d7i:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "dual_boot:dualboot|altera_reset_controller:rst_controller" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/dual_boot.vhd Line: 122
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "dual_boot:dualboot|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/altera_reset_controller.v Line: 220
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hw_image_generator:U3|Mod0" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 342
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 371
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 370
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 424
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 424
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 406
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 406
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 471
Info (12130): Elaborated megafunction instantiation "hw_image_generator:U3|lpm_divide:Mod0" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 342
Info (12133): Instantiated megafunction "hw_image_generator:U3|lpm_divide:Mod0" with the following parameter: File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/hw_image_generator.vhd Line: 342
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf
    Info (12023): Found entity 1: lpm_divide_25o File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_divide_25o.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/alt_u_div_ske.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/add_sub_u3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_abs_8b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 371
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 371
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0do.tdf
    Info (12023): Found entity 1: lpm_divide_0do File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_divide_0do.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf
    Info (12023): Found entity 1: abs_divider_5dg File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/abs_divider_5dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uke.tdf
    Info (12023): Found entity 1: alt_u_div_uke File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/alt_u_div_uke.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_9b9.tdf
    Info (12023): Found entity 1: lpm_abs_9b9 File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_abs_9b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 424
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 424
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/mult_qgs.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 424
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter: File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 424
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf
    Info (12023): Found entity 1: lpm_divide_ibo File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_divide_ibo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/abs_divider_nbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf
    Info (12023): Found entity 1: alt_u_div_2ie File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/alt_u_div_2ie.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf
    Info (12023): Found entity 1: lpm_abs_r99 File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_abs_r99.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 471
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 471
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3nl.tdf
    Info (12023): Found entity 1: lpm_divide_3nl File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/lpm_divide_3nl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/sign_div_unsign_2nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf
    Info (12023): Found entity 1: alt_u_div_eke File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/alt_u_div_eke.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/mult_qgs.tdf Line: 91
        Warning (14320): Synthesized away node "lpm_mult:Mult1|mult_qgs:auto_generated|mac_mult7" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/mult_qgs.tdf Line: 67
        Warning (14320): Synthesized away node "lpm_mult:Mult1|mult_qgs:auto_generated|mac_out8" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/db/mult_qgs.tdf Line: 91
Info (13014): Ignored 323 buffer(s)
    Info (13016): Ignored 155 CARRY_SUM buffer(s)
    Info (13019): Ignored 168 SOFT buffer(s)
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 34
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 35
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "player_L_score[0]" merged with LATCH primitive "player_L_scoreLSBs[0]" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Info (13026): Duplicate LATCH primitive "player_L_score[1]" merged with LATCH primitive "player_L_scoreLSBs[1]" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Info (13026): Duplicate LATCH primitive "player_L_score[2]" merged with LATCH primitive "player_L_scoreLSBs[2]" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Info (13026): Duplicate LATCH primitive "player_L_score[3]" merged with LATCH primitive "player_L_scoreLSBs[3]" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Info (13026): Duplicate LATCH primitive "player_R_score[0]" merged with LATCH primitive "Player_R_scoreLSBs[0]" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Info (13026): Duplicate LATCH primitive "player_R_score[1]" merged with LATCH primitive "Player_R_scoreLSBs[1]" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Info (13026): Duplicate LATCH primitive "player_R_score[2]" merged with LATCH primitive "Player_R_scoreLSBs[2]" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Info (13026): Duplicate LATCH primitive "player_R_score[3]" merged with LATCH primitive "Player_R_scoreLSBs[3]" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
Warning (13012): Latch player_L_scoreMSBs[0] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_scoreMSBs[1] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_scoreMSBs[2] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_scoreMSBs[3] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_scoreLSBs[0] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_scoreLSBs[1] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_scoreLSBs[2] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_scoreLSBs[3] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch Player_R_scoreMSBs[0] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch Player_R_scoreMSBs[1] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch Player_R_scoreMSBs[2] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch Player_R_scoreMSBs[3] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch Player_R_scoreLSBs[0] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch Player_R_scoreLSBs[1] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch Player_R_scoreLSBs[2] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch Player_R_scoreLSBs[3] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[4] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[31] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[30] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[29] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[28] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[27] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[26] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[25] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[24] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[23] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[22] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[21] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[20] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[19] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[18] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[17] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[16] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[15] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[14] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[13] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[12] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[11] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[10] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[9] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[8] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[7] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[6] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_L_score[5] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[4] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[31] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[30] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[29] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[28] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[27] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[26] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[25] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[24] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[23] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[22] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[21] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[20] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[19] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[18] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[17] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[16] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[15] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[14] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[13] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[12] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[11] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[10] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[9] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[8] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[7] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[6] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Warning (13012): Latch player_R_score[5] has unsafe behavior File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 337
    Warning (13013): Ports D and ENA on the latch are fed by the same signal player_L_scored File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 215
Info (13000): Registers with preset signals will power-up high File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd Line: 43
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[31]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[30]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[30]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[29]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[29]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[28]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[28]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[27]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[27]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[26]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[26]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[25]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[25]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[24]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[24]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[23]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[23]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[22]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[22]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[21]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[21]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[20]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[20]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[19]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[19]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[18]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[18]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[17]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[17]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[16]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[16]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[15]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[15]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[14]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[14]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[13]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[13]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[12]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[12]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[11]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[11]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[31]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[10]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[10]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[10]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[9]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[9]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[9]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[8]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[8]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[8]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[7]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[7]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[7]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[6]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[6]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[6]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[5]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[5]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[5]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[4]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[4]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[4]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[3]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[3]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[3]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[2]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[2]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[2]~1"
    Warning (13310): Register "\moveball_and_set_Scoreboard_once_scored:y_inc[1]" is converted into an equivalent circuit using register "\moveball_and_set_Scoreboard_once_scored:y_inc[1]~_emulated" and latch "\moveball_and_set_Scoreboard_once_scored:y_inc[1]~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "red_m[4]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 25
    Warning (13410): Pin "red_m[5]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 25
    Warning (13410): Pin "red_m[6]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 25
    Warning (13410): Pin "red_m[7]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 25
    Warning (13410): Pin "green_m[4]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 26
    Warning (13410): Pin "green_m[5]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 26
    Warning (13410): Pin "green_m[6]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 26
    Warning (13410): Pin "green_m[7]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 26
    Warning (13410): Pin "blue_m[4]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 27
    Warning (13410): Pin "blue_m[5]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 27
    Warning (13410): Pin "blue_m[6]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 27
    Warning (13410): Pin "blue_m[7]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 27
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 32
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 33
    Warning (13410): Pin "dFix[0]" is stuck at VCC File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 37
    Warning (13410): Pin "dFix[1]" is stuck at VCC File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 37
    Warning (13410): Pin "dFix[2]" is stuck at VCC File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 37
    Warning (13410): Pin "dFix[3]" is stuck at VCC File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 37
    Warning (13410): Pin "dFix[4]" is stuck at VCC File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 37
    Warning (13410): Pin "dFix[5]" is stuck at VCC File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 37
    Warning (13410): Pin "ledFix[0]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 38
    Warning (13410): Pin "ledFix[1]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 38
    Warning (13410): Pin "ledFix[2]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 38
    Warning (13410): Pin "ledFix[3]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 38
    Warning (13410): Pin "ledFix[4]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 38
    Warning (13410): Pin "ledFix[5]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 38
    Warning (13410): Pin "ledFix[6]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 38
    Warning (13410): Pin "ledFix[7]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 38
    Warning (13410): Pin "ledFix[8]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 38
    Warning (13410): Pin "ledFix[9]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 38
    Warning (13410): Pin "hex3[0]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 43
    Warning (13410): Pin "hex3[1]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 43
    Warning (13410): Pin "hex3[2]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 43
    Warning (13410): Pin "hex3[3]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 43
    Warning (13410): Pin "hex3[4]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 43
    Warning (13410): Pin "hex3[5]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 43
    Warning (13410): Pin "hex3[6]" is stuck at VCC File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 43
    Warning (13410): Pin "hex2[0]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 44
    Warning (13410): Pin "hex2[1]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 44
    Warning (13410): Pin "hex2[2]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 44
    Warning (13410): Pin "hex2[3]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 44
    Warning (13410): Pin "hex2[4]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 44
    Warning (13410): Pin "hex2[5]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 44
    Warning (13410): Pin "hex2[6]" is stuck at VCC File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 44
    Warning (13410): Pin "data_x[0]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[1]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[2]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[3]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[4]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[5]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[6]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[7]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[8]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[9]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[10]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[11]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[12]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[13]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[14]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_x[15]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 49
    Warning (13410): Pin "data_y[0]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[1]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[2]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[3]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[4]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[5]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[6]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[7]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[8]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[9]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[10]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[11]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[12]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[13]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[14]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_y[15]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 50
    Warning (13410): Pin "data_z[0]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[1]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[2]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[3]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[4]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[5]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[6]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[7]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[8]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[9]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[10]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[11]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[12]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[13]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[14]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "data_z[15]" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 51
    Warning (13410): Pin "buzz_sig" is stuck at GND File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 55
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register vga_controller:U2|row[31] will power up to Low File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd Line: 65
    Critical Warning (18010): Register vga_controller:U2|column[31] will power up to Low File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd Line: 65
    Critical Warning (18010): Register vga_controller:U2|row[0] will power up to Low File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd Line: 65
    Critical Warning (18010): Register vga_controller:U2|column[0] will power up to Low File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/vga_controller.vhd Line: 65
    Critical Warning (18010): Register \move_paddle_R:paddle_y[5] will power up to Low
    Critical Warning (18010): Register \move_paddle_R:paddle_y[3] will power up to High
    Critical Warning (18010): Register \move_paddle_R:paddle_y[2] will power up to High
    Critical Warning (18010): Register \move_paddle_L:paddle_y[5] will power up to Low
    Critical Warning (18010): Register \move_paddle_L:paddle_y[3] will power up to High
    Critical Warning (18010): Register \move_paddle_L:paddle_y[2] will power up to High
    Critical Warning (18010): Register \moveball_and_set_Scoreboard_once_scored:enable will power up to Low
    Critical Warning (18010): Register \moveball_and_set_Scoreboard_once_scored:x_inc[8] will power up to High
    Critical Warning (18010): Register \moveball_and_set_Scoreboard_once_scored:x_inc[7] will power up to High
    Critical Warning (18010): Register \moveball_and_set_Scoreboard_once_scored:x_inc[4] will power up to High
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Add26~4" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 471
    Info (17048): Logic cell "Add26~6" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 471
    Info (17048): Logic cell "Add26~8" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/PE2_gtbuckner42.vhd Line: 471
    Info (17048): Logic cell "dual_boot:dualboot|altera_dual_boot:dual_boot|alt_dual_boot_avmm:alt_dual_boot_avmm_comp|dual_boot_int_clk" File: C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v Line: 43
Info (144001): Generated suppressed messages file C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/output_files/PE2_gtbuckner42.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7928 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 135 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 7769 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 405 warnings
    Info: Peak virtual memory: 4977 megabytes
    Info: Processing ended: Sat Apr 20 20:50:18 2024
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2/output_files/PE2_gtbuckner42.map.smsg.


