;redcode
;assert 1
	SPL 0, <702
	CMP -277, <-126
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @266
	SUB #72, @266
	SUB #82, @-202
	MOV -1, <-20
	DJN 210, 60
	MOV -1, <-20
	MOV @12, @10
	MOV -1, <-30
	JMZ -1, @-20
	SUB @121, 106
	SUB @27, 6
	CMP -277, <-126
	ADD -30, 9
	SUB <121, 106
	SPL 0, <702
	SUB <121, 106
	ADD 112, <10
	SPL 0, #3
	SUB @121, 103
	ADD 270, 60
	SUB @0, @3
	MOV -1, <-30
	CMP #0, -4
	CMP #0, -4
	ADD -30, 9
	SUB @0, @3
	SUB @0, @3
	MOV -1, <-30
	SUB @128, 100
	ADD -30, 9
	ADD #277, <1
	MOV 7, <20
	SUB <121, 106
	SUB #82, @-202
	SUB #82, @-202
	SUB @0, @3
	SUB #72, @266
	JMP 72, -290
	MOV @-127, @100
	CMP -277, <-126
	DJN 210, 60
	MOV -1, <-30
	DJN 210, 60
	MOV -1, <-30
	JMP <27, 6
	JMP <27, 6
	JMP <27, 6
