Item(by='saagarjha', descendants=None, kids=None, score=None, time=1611143418, title=None, item_type='comment', url=None, parent=25836612, text='&gt; which, NB, ARM has not had until M1<p>This isn&#x27;t true at all: other ARM cores have gone all the way to implement full sequential consistency. Plus, the ARM ISA itself is &quot;good enough&quot; to do efficient x86 memory model emulation as part of an extension to Armv8.3-A.')