-- Project:   C:\Users\Recepcion\Documents\NMUX\Unificada\Unificada.cydsn\Unificada.cyprj
-- Generated: 04/13/2016 06:39:00
-- PSoC Creator  3.3 SP1

ENTITY Unificada IS
    PORT(
        Rx_TW(0)_PAD : IN std_ulogic;
        Tx_TW(0)_PAD : OUT std_ulogic;
        Tx_Print(0)_PAD : OUT std_ulogic;
        Rx_PC(0)_PAD : IN std_ulogic;
        Tx_PC(0)_PAD : OUT std_ulogic;
        SDA_1(0)_PAD : INOUT std_ulogic;
        SCL_1(0)_PAD : INOUT std_ulogic;
        Pin_WP(0)_PAD : OUT std_ulogic;
        Rx_LCD_1(0)_PAD : IN std_ulogic;
        Tx_LCD_1(0)_PAD : OUT std_ulogic;
        Rx_LCD_2(0)_PAD : IN std_ulogic;
        Tx_LCD_2(0)_PAD : OUT std_ulogic;
        Rx_Print(0)_PAD : IN std_ulogic;
        IB1(0)_PAD : INOUT std_ulogic;
        IB2(0)_PAD : INOUT std_ulogic;
        Vmas(0)_PAD : IN std_ulogic;
        Vmenos(0)_PAD : IN std_ulogic;
        SDown(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Unificada;

ARCHITECTURE __DEFAULT__ OF Unificada IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL IB1(0)__PA : bit;
    SIGNAL IB2(0)__PA : bit;
    SIGNAL MODIN12_3 : bit;
    SIGNAL MODIN12_4 : bit;
    SIGNAL MODIN12_5 : bit;
    SIGNAL MODIN12_6 : bit;
    SIGNAL MODIN13_0 : bit;
    ATTRIBUTE placement_force OF MODIN13_0 : SIGNAL IS "U(1,1,B)1";
    SIGNAL MODIN13_1 : bit;
    ATTRIBUTE placement_force OF MODIN13_1 : SIGNAL IS "U(1,1,B)0";
    SIGNAL MODIN16_3 : bit;
    SIGNAL MODIN16_4 : bit;
    SIGNAL MODIN16_5 : bit;
    SIGNAL MODIN16_6 : bit;
    SIGNAL MODIN1_0 : bit;
    ATTRIBUTE placement_force OF MODIN1_0 : SIGNAL IS "U(0,4,B)2";
    SIGNAL MODIN1_1 : bit;
    ATTRIBUTE placement_force OF MODIN1_1 : SIGNAL IS "U(0,4,B)3";
    SIGNAL MODIN4_3 : bit;
    SIGNAL MODIN4_4 : bit;
    SIGNAL MODIN4_5 : bit;
    SIGNAL MODIN4_6 : bit;
    SIGNAL MODIN5_0 : bit;
    ATTRIBUTE placement_force OF MODIN5_0 : SIGNAL IS "U(0,2,B)1";
    SIGNAL MODIN5_1 : bit;
    ATTRIBUTE placement_force OF MODIN5_1 : SIGNAL IS "U(0,2,B)0";
    SIGNAL MODIN8_3 : bit;
    SIGNAL MODIN8_4 : bit;
    SIGNAL MODIN8_5 : bit;
    SIGNAL MODIN8_6 : bit;
    SIGNAL MODIN9_0 : bit;
    ATTRIBUTE placement_force OF MODIN9_0 : SIGNAL IS "U(1,5,A)1";
    SIGNAL MODIN9_1 : bit;
    ATTRIBUTE placement_force OF MODIN9_1 : SIGNAL IS "U(1,5,A)0";
    SIGNAL Net_100 : bit;
    SIGNAL Net_106 : bit;
    ATTRIBUTE udbclken_assigned OF Net_106 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_106 : SIGNAL IS true;
    SIGNAL Net_106_local : bit;
    SIGNAL Net_1129 : bit;
    ATTRIBUTE global_signal OF Net_1129 : SIGNAL IS true;
    SIGNAL Net_1129_local : bit;
    SIGNAL Net_1133 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1133 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1133 : SIGNAL IS true;
    SIGNAL Net_1133_local : bit;
    SIGNAL Net_131 : bit;
    SIGNAL Net_14 : bit;
    ATTRIBUTE placement_force OF Net_14 : SIGNAL IS "U(2,3,B)1";
    SIGNAL Net_19 : bit;
    SIGNAL Net_2 : bit;
    ATTRIBUTE placement_force OF Net_2 : SIGNAL IS "U(2,2,B)1";
    SIGNAL Net_21 : bit;
    SIGNAL Net_27 : bit;
    ATTRIBUTE placement_force OF Net_27 : SIGNAL IS "U(3,1,B)2";
    SIGNAL Net_32 : bit;
    SIGNAL Net_34 : bit;
    SIGNAL Net_51 : bit;
    ATTRIBUTE placement_force OF Net_51 : SIGNAL IS "U(0,0,B)3";
    SIGNAL Net_57 : bit;
    SIGNAL Net_6 : bit;
    SIGNAL Net_63 : bit;
    ATTRIBUTE placement_force OF Net_63 : SIGNAL IS "U(2,3,B)0";
    SIGNAL Net_68 : bit;
    SIGNAL Net_697 : bit;
    SIGNAL Net_70 : bit;
    SIGNAL Net_76 : bit;
    SIGNAL Net_8 : bit;
    SIGNAL Net_83 : bit;
    SIGNAL Pin_WP(0)__PA : bit;
    SIGNAL Rx_LCD_1(0)__PA : bit;
    SIGNAL Rx_LCD_2(0)__PA : bit;
    SIGNAL Rx_PC(0)__PA : bit;
    SIGNAL Rx_Print(0)__PA : bit;
    SIGNAL Rx_TW(0)__PA : bit;
    SIGNAL SCL_1(0)__PA : bit;
    SIGNAL SDA_1(0)__PA : bit;
    SIGNAL SDown(0)__PA : bit;
    SIGNAL Tx_LCD_1(0)__PA : bit;
    SIGNAL Tx_LCD_2(0)__PA : bit;
    SIGNAL Tx_PC(0)__PA : bit;
    SIGNAL Tx_Print(0)__PA : bit;
    SIGNAL Tx_TW(0)__PA : bit;
    SIGNAL VinA(0)__PA : bit;
    SIGNAL VinB(0)__PA : bit;
    SIGNAL Vmas(0)__PA : bit;
    SIGNAL Vmenos(0)__PA : bit;
    SIGNAL Volumen(0)__PA : bit;
    SIGNAL \I2C_1:Net_1109_0\ : bit;
    SIGNAL \I2C_1:Net_1109_1\ : bit;
    SIGNAL \I2C_1:Net_643_0\ : bit;
    SIGNAL \I2C_1:Net_697\ : bit;
    SIGNAL \I2C_1:sda_x_wire\ : bit;
    SIGNAL \Impresora:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:counter_load_not\ : SIGNAL IS "U(3,0,B)3";
    SIGNAL \Impresora:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,2,B)3";
    SIGNAL \Impresora:BUART:rx_count7_tc\ : bit;
    SIGNAL \Impresora:BUART:rx_count_0\ : bit;
    SIGNAL \Impresora:BUART:rx_count_1\ : bit;
    SIGNAL \Impresora:BUART:rx_count_2\ : bit;
    SIGNAL \Impresora:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:rx_counter_load\ : SIGNAL IS "U(0,3,B)1";
    SIGNAL \Impresora:BUART:rx_fifofull\ : bit;
    SIGNAL \Impresora:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Impresora:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:rx_last\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \Impresora:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:rx_load_fifo\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \Impresora:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:rx_postpoll\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \Impresora:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:rx_state_0\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \Impresora:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:rx_state_2\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \Impresora:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:rx_state_3\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \Impresora:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \Impresora:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:rx_status_3\ : SIGNAL IS "U(0,3,A)3";
    SIGNAL \Impresora:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:rx_status_4\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \Impresora:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:rx_status_5\ : SIGNAL IS "U(0,2,A)0";
    SIGNAL \Impresora:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:tx_bitclk\ : SIGNAL IS "U(3,1,A)0";
    SIGNAL \Impresora:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \Impresora:BUART:tx_bitclk_enable_pre\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:tx_bitclk_enable_pre\ : SIGNAL IS "U(3,1,A)2";
    SIGNAL \Impresora:BUART:tx_counter_dp\ : bit;
    SIGNAL \Impresora:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(0,2,A)3";
    SIGNAL \Impresora:BUART:tx_fifo_empty\ : bit;
    SIGNAL \Impresora:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \Impresora:BUART:tx_shift_out\ : bit;
    SIGNAL \Impresora:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:tx_state_0\ : SIGNAL IS "U(3,2,B)1";
    SIGNAL \Impresora:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:tx_state_1\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \Impresora:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:tx_state_2\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \Impresora:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:tx_status_0\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \Impresora:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:tx_status_2\ : SIGNAL IS "U(3,1,B)0";
    SIGNAL \Impresora:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \Impresora:BUART:txn\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \Impresora:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \Impresora:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \Impresora:Net_9\ : SIGNAL IS true;
    SIGNAL \Impresora:Net_9_local\ : bit;
    SIGNAL \LCD_1:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:counter_load_not\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \LCD_1:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \LCD_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \LCD_1:BUART:rx_count_0\ : bit;
    SIGNAL \LCD_1:BUART:rx_count_1\ : bit;
    SIGNAL \LCD_1:BUART:rx_count_2\ : bit;
    SIGNAL \LCD_1:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:rx_counter_load\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \LCD_1:BUART:rx_fifofull\ : bit;
    SIGNAL \LCD_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \LCD_1:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:rx_last\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \LCD_1:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:rx_load_fifo\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \LCD_1:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:rx_postpoll\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \LCD_1:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:rx_state_0\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \LCD_1:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:rx_state_2\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \LCD_1:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:rx_state_3\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \LCD_1:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \LCD_1:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:rx_status_3\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \LCD_1:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:rx_status_4\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \LCD_1:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:rx_status_5\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \LCD_1:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:tx_bitclk\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \LCD_1:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \LCD_1:BUART:tx_bitclk_enable_pre\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:tx_bitclk_enable_pre\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \LCD_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \LCD_1:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \LCD_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \LCD_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \LCD_1:BUART:tx_shift_out\ : bit;
    SIGNAL \LCD_1:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:tx_state_0\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \LCD_1:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:tx_state_1\ : SIGNAL IS "U(0,0,B)1";
    SIGNAL \LCD_1:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:tx_state_2\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \LCD_1:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:tx_status_0\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \LCD_1:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:tx_status_2\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \LCD_1:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \LCD_1:BUART:txn\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \LCD_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \LCD_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \LCD_1:Net_9\ : SIGNAL IS true;
    SIGNAL \LCD_1:Net_9_local\ : bit;
    SIGNAL \LCD_2:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:counter_load_not\ : SIGNAL IS "U(2,3,A)1";
    SIGNAL \LCD_2:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:pollcount_0\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \LCD_2:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:pollcount_1\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \LCD_2:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \LCD_2:BUART:rx_count7_tc\ : bit;
    SIGNAL \LCD_2:BUART:rx_count_0\ : bit;
    SIGNAL \LCD_2:BUART:rx_count_1\ : bit;
    SIGNAL \LCD_2:BUART:rx_count_2\ : bit;
    SIGNAL \LCD_2:BUART:rx_count_3\ : bit;
    SIGNAL \LCD_2:BUART:rx_count_4\ : bit;
    SIGNAL \LCD_2:BUART:rx_count_5\ : bit;
    SIGNAL \LCD_2:BUART:rx_count_6\ : bit;
    SIGNAL \LCD_2:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:rx_counter_load\ : SIGNAL IS "U(2,0,B)1";
    SIGNAL \LCD_2:BUART:rx_fifofull\ : bit;
    SIGNAL \LCD_2:BUART:rx_fifonotempty\ : bit;
    SIGNAL \LCD_2:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:rx_last\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \LCD_2:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:rx_load_fifo\ : SIGNAL IS "U(2,0,A)1";
    SIGNAL \LCD_2:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:rx_postpoll\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \LCD_2:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:rx_state_0\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \LCD_2:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:rx_state_2\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \LCD_2:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:rx_state_3\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \LCD_2:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(2,0,B)3";
    SIGNAL \LCD_2:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:rx_status_3\ : SIGNAL IS "U(2,0,A)3";
    SIGNAL \LCD_2:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:rx_status_4\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \LCD_2:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:rx_status_5\ : SIGNAL IS "U(2,0,B)2";
    SIGNAL \LCD_2:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:tx_bitclk\ : SIGNAL IS "U(2,3,A)2";
    SIGNAL \LCD_2:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \LCD_2:BUART:tx_bitclk_enable_pre\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:tx_bitclk_enable_pre\ : SIGNAL IS "U(2,3,A)3";
    SIGNAL \LCD_2:BUART:tx_counter_dp\ : bit;
    SIGNAL \LCD_2:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(3,0,A)1";
    SIGNAL \LCD_2:BUART:tx_fifo_empty\ : bit;
    SIGNAL \LCD_2:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \LCD_2:BUART:tx_shift_out\ : bit;
    SIGNAL \LCD_2:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:tx_state_0\ : SIGNAL IS "U(3,3,B)3";
    SIGNAL \LCD_2:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:tx_state_1\ : SIGNAL IS "U(3,3,A)0";
    SIGNAL \LCD_2:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:tx_state_2\ : SIGNAL IS "U(2,3,A)0";
    SIGNAL \LCD_2:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:tx_status_0\ : SIGNAL IS "U(3,3,B)2";
    SIGNAL \LCD_2:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:tx_status_2\ : SIGNAL IS "U(3,3,B)0";
    SIGNAL \LCD_2:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \LCD_2:BUART:txn\ : SIGNAL IS "U(3,3,A)1";
    SIGNAL \LCD_2:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \LCD_2:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \LCD_2:Net_9\ : SIGNAL IS true;
    SIGNAL \LCD_2:Net_9_local\ : bit;
    SIGNAL \PC:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:counter_load_not\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \PC:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,5,A)3";
    SIGNAL \PC:BUART:rx_count7_tc\ : bit;
    SIGNAL \PC:BUART:rx_count_0\ : bit;
    SIGNAL \PC:BUART:rx_count_1\ : bit;
    SIGNAL \PC:BUART:rx_count_2\ : bit;
    SIGNAL \PC:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:rx_counter_load\ : SIGNAL IS "U(1,4,B)1";
    SIGNAL \PC:BUART:rx_fifofull\ : bit;
    SIGNAL \PC:BUART:rx_fifonotempty\ : bit;
    SIGNAL \PC:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:rx_last\ : SIGNAL IS "U(1,4,B)2";
    SIGNAL \PC:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:rx_load_fifo\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \PC:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:rx_postpoll\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \PC:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:rx_state_0\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \PC:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:rx_state_2\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \PC:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:rx_state_3\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \PC:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,4,B)3";
    SIGNAL \PC:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:rx_status_3\ : SIGNAL IS "U(1,4,A)3";
    SIGNAL \PC:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:rx_status_4\ : SIGNAL IS "U(2,3,B)3";
    SIGNAL \PC:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:rx_status_5\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \PC:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:tx_bitclk\ : SIGNAL IS "U(2,1,A)3";
    SIGNAL \PC:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \PC:BUART:tx_bitclk_enable_pre\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:tx_bitclk_enable_pre\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \PC:BUART:tx_counter_dp\ : bit;
    SIGNAL \PC:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(2,3,B)2";
    SIGNAL \PC:BUART:tx_fifo_empty\ : bit;
    SIGNAL \PC:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \PC:BUART:tx_shift_out\ : bit;
    SIGNAL \PC:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:tx_state_0\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \PC:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:tx_state_1\ : SIGNAL IS "U(2,1,A)0";
    SIGNAL \PC:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:tx_state_2\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \PC:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:tx_status_0\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \PC:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:tx_status_2\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \PC:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \PC:BUART:txn\ : SIGNAL IS "U(3,1,B)1";
    SIGNAL \PC:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \PC:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \PC:Net_9\ : SIGNAL IS true;
    SIGNAL \PC:Net_9_local\ : bit;
    SIGNAL \Surtidor:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:counter_load_not\ : SIGNAL IS "U(2,2,B)2";
    SIGNAL \Surtidor:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_bitclk_enable\ : SIGNAL IS "U(0,4,B)1";
    SIGNAL \Surtidor:BUART:rx_count7_tc\ : bit;
    SIGNAL \Surtidor:BUART:rx_count_0\ : bit;
    SIGNAL \Surtidor:BUART:rx_count_1\ : bit;
    SIGNAL \Surtidor:BUART:rx_count_2\ : bit;
    SIGNAL \Surtidor:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_counter_load\ : SIGNAL IS "U(0,5,B)3";
    SIGNAL \Surtidor:BUART:rx_fifofull\ : bit;
    SIGNAL \Surtidor:BUART:rx_fifonotempty\ : bit;
    SIGNAL \Surtidor:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_last\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \Surtidor:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_load_fifo\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \Surtidor:BUART:rx_parity_bit\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_parity_bit\ : SIGNAL IS "U(0,5,B)2";
    SIGNAL \Surtidor:BUART:rx_parity_error_pre\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_parity_error_pre\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \Surtidor:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_postpoll\ : SIGNAL IS "U(1,5,B)2";
    ATTRIBUTE soft OF \Surtidor:BUART:rx_postpoll\ : SIGNAL IS 1;
    SIGNAL \Surtidor:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_state_0\ : SIGNAL IS "U(0,5,A)0";
    SIGNAL \Surtidor:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_state_2\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \Surtidor:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_state_3\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \Surtidor:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(0,4,A)2";
    SIGNAL \Surtidor:BUART:rx_status_2\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_status_2\ : SIGNAL IS "U(0,5,B)1";
    SIGNAL \Surtidor:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_status_3\ : SIGNAL IS "U(0,5,A)3";
    SIGNAL \Surtidor:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_status_4\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \Surtidor:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:rx_status_5\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \Surtidor:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:tx_bitclk\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \Surtidor:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \Surtidor:BUART:tx_bitclk_enable_pre\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:tx_bitclk_enable_pre\ : SIGNAL IS "U(2,2,A)2";
    SIGNAL \Surtidor:BUART:tx_counter_dp\ : bit;
    SIGNAL \Surtidor:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \Surtidor:BUART:tx_fifo_empty\ : bit;
    SIGNAL \Surtidor:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \Surtidor:BUART:tx_parity_bit\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:tx_parity_bit\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \Surtidor:BUART:tx_shift_out\ : bit;
    SIGNAL \Surtidor:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:tx_state_0\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \Surtidor:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:tx_state_1\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \Surtidor:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:tx_state_2\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \Surtidor:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:tx_status_0\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \Surtidor:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:tx_status_2\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \Surtidor:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \Surtidor:BUART:txn\ : SIGNAL IS "U(2,2,A)0";
    SIGNAL \Timer_1:TimerUDB:control_0\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_1\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_2\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_3\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_4\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_5\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_6\ : bit;
    SIGNAL \Timer_1:TimerUDB:control_7\ : bit;
    SIGNAL \Timer_1:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_1:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Timer_1:TimerUDB:status_tc\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \Timer_2:TimerUDB:control_0\ : bit;
    SIGNAL \Timer_2:TimerUDB:control_1\ : bit;
    SIGNAL \Timer_2:TimerUDB:control_2\ : bit;
    SIGNAL \Timer_2:TimerUDB:control_3\ : bit;
    SIGNAL \Timer_2:TimerUDB:control_4\ : bit;
    SIGNAL \Timer_2:TimerUDB:control_5\ : bit;
    SIGNAL \Timer_2:TimerUDB:control_6\ : bit;
    SIGNAL \Timer_2:TimerUDB:control_7\ : bit;
    SIGNAL \Timer_2:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer_2:TimerUDB:status_2\ : bit;
    SIGNAL \Timer_2:TimerUDB:status_3\ : bit;
    SIGNAL \Timer_2:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Timer_2:TimerUDB:status_tc\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \Timer_Animacion2:Net_261\ : bit;
    SIGNAL \Timer_Animacion2:Net_51\ : bit;
    SIGNAL \Timer_Animacion:Net_261\ : bit;
    SIGNAL \Timer_Animacion:Net_51\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(2,4,B)2";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.dclk_glb_ff_6__sig\ : bit;
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Rx_TW(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Rx_TW(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Tx_TW(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Tx_TW(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Tx_Print(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Tx_Print(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF Rx_PC(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Rx_PC(0) : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF Tx_PC(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Tx_PC(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF SDA_1(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF SDA_1(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF SCL_1(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF SCL_1(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF Pin_WP(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Pin_WP(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF Rx_LCD_1(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Rx_LCD_1(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Tx_LCD_1(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Tx_LCD_1(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Rx_LCD_2(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Rx_LCD_2(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF Tx_LCD_2(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Tx_LCD_2(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF Rx_Print(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Rx_Print(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF IB1(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF IB1(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF IB2(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF IB2(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF Vmas(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Vmas(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF Vmenos(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Vmenos(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF VinA(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF VinA(0) : LABEL IS "P4[4]";
    ATTRIBUTE lib_model OF VinB(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF VinB(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF Volumen(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Volumen(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF SDown(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF SDown(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF Net_2 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_2 : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:counter_load_not\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \Surtidor:BUART:counter_load_not\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \Surtidor:BUART:tx_bitclk_enable_pre\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:tx_status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \Surtidor:BUART:tx_status_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:tx_status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \Surtidor:BUART:tx_status_2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_counter_load\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_counter_load\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_postpoll\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_postpoll\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_status_4\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_status_4\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_status_5\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_status_5\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_14 : LABEL IS "macrocell10";
    ATTRIBUTE Location OF Net_14 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \Impresora:BUART:counter_load_not\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \Impresora:BUART:counter_load_not\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Impresora:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \Impresora:BUART:tx_bitclk_enable_pre\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Impresora:BUART:tx_status_0\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \Impresora:BUART:tx_status_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Impresora:BUART:tx_status_2\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \Impresora:BUART:tx_status_2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Impresora:BUART:rx_counter_load\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \Impresora:BUART:rx_counter_load\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Impresora:BUART:rx_postpoll\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \Impresora:BUART:rx_postpoll\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Impresora:BUART:rx_status_4\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \Impresora:BUART:rx_status_4\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Impresora:BUART:rx_status_5\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \Impresora:BUART:rx_status_5\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_27 : LABEL IS "macrocell19";
    ATTRIBUTE Location OF Net_27 : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \PC:BUART:counter_load_not\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \PC:BUART:counter_load_not\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PC:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \PC:BUART:tx_bitclk_enable_pre\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \PC:BUART:tx_status_0\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \PC:BUART:tx_status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PC:BUART:tx_status_2\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \PC:BUART:tx_status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PC:BUART:rx_counter_load\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \PC:BUART:rx_counter_load\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PC:BUART:rx_postpoll\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \PC:BUART:rx_postpoll\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \PC:BUART:rx_status_4\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \PC:BUART:rx_status_4\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \PC:BUART:rx_status_5\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \PC:BUART:rx_status_5\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_51 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Net_51 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:counter_load_not\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \LCD_1:BUART:counter_load_not\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \LCD_1:BUART:tx_bitclk_enable_pre\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:tx_status_0\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \LCD_1:BUART:tx_status_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:tx_status_2\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \LCD_1:BUART:tx_status_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:rx_counter_load\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \LCD_1:BUART:rx_counter_load\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:rx_postpoll\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \LCD_1:BUART:rx_postpoll\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:rx_status_4\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \LCD_1:BUART:rx_status_4\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:rx_status_5\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \LCD_1:BUART:rx_status_5\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_63 : LABEL IS "macrocell37";
    ATTRIBUTE Location OF Net_63 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:counter_load_not\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \LCD_2:BUART:counter_load_not\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \LCD_2:BUART:tx_bitclk_enable_pre\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:tx_status_0\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \LCD_2:BUART:tx_status_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:tx_status_2\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \LCD_2:BUART:tx_status_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:rx_counter_load\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \LCD_2:BUART:rx_counter_load\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:rx_postpoll\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \LCD_2:BUART:rx_postpoll\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:rx_status_4\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \LCD_2:BUART:rx_status_4\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:rx_status_5\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \LCD_2:BUART:rx_status_5\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:status_tc\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:status_tc\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Timer_2:TimerUDB:status_tc\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \Timer_2:TimerUDB:status_tc\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \Surtidor:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \Surtidor:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Surtidor:BUART:sTX:TxShifter:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Surtidor:BUART:sTX:TxSts\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Surtidor:BUART:sRX:RxShifter:u0\ : LABEL IS "U(0,5)";
    ATTRIBUTE Location OF \Surtidor:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Surtidor:BUART:sRX:RxSts\ : LABEL IS "U(0,4)";
    ATTRIBUTE Location OF \Impresora:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \Impresora:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Impresora:BUART:sTX:TxShifter:u0\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Impresora:BUART:sTX:TxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \Impresora:BUART:sTX:TxSts\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Impresora:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Impresora:BUART:sRX:RxShifter:u0\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \Impresora:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Impresora:BUART:sRX:RxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \Impresora:BUART:sRX:RxSts\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF \PC:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE lib_model OF \PC:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \PC:BUART:sTX:TxShifter:u0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PC:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \PC:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \PC:BUART:sTX:TxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE Location OF \PC:BUART:sTX:TxSts\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PC:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \PC:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,5)";
    ATTRIBUTE Location OF \PC:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PC:BUART:sRX:RxSts\ : LABEL IS "statusicell6";
    ATTRIBUTE Location OF \PC:BUART:sRX:RxSts\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF \I2C_1:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE Location OF \I2C_1:I2C_FF\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE Location OF \LCD_1:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \LCD_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \LCD_1:BUART:sTX:TxShifter:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:sTX:TxSts\ : LABEL IS "statusicell7";
    ATTRIBUTE Location OF \LCD_1:BUART:sTX:TxSts\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE Location OF \LCD_1:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \LCD_1:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:sRX:RxSts\ : LABEL IS "statusicell8";
    ATTRIBUTE Location OF \LCD_1:BUART:sRX:RxSts\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \LCD_2:RXInternalInterrupt\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE lib_model OF \LCD_2:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell13";
    ATTRIBUTE Location OF \LCD_2:BUART:sTX:TxShifter:u0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell14";
    ATTRIBUTE Location OF \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:sTX:TxSts\ : LABEL IS "statusicell9";
    ATTRIBUTE Location OF \LCD_2:BUART:sTX:TxSts\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell15";
    ATTRIBUTE Location OF \LCD_2:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \LCD_2:BUART:sRX:RxBitCounter\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:sRX:RxSts\ : LABEL IS "statusicell10";
    ATTRIBUTE Location OF \LCD_2:BUART:sRX:RxSts\ : LABEL IS "U(2,0)";
    ATTRIBUTE Location OF \Timer_Animacion:TimerHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(2,4)";
    ATTRIBUTE Location OF isr_3 : LABEL IS "[IntrContainer=(0)][IntrId=(18)]";
    ATTRIBUTE Location OF \Timer_Animacion2:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF isr_4 : LABEL IS "[IntrContainer=(0)][IntrId=(17)]";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell11";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:rstSts:stsreg\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \Timer_1:TimerUDB:sT8:timerdp:u0\ : LABEL IS "datapathcell16";
    ATTRIBUTE Location OF \Timer_1:TimerUDB:sT8:timerdp:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF isr_1 : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \VDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE lib_model OF \Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Timer_2:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell12";
    ATTRIBUTE Location OF \Timer_2:TimerUDB:rstSts:stsreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Timer_2:TimerUDB:sT8:timerdp:u0\ : LABEL IS "datapathcell17";
    ATTRIBUTE Location OF \Timer_2:TimerUDB:sT8:timerdp:u0\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF isr_2 : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF \VDAC8_2:viDAC8\ : LABEL IS "F(VIDAC,2)";
    ATTRIBUTE Location OF \VDAC8_3:viDAC8\ : LABEL IS "F(VIDAC,3)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:txn\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \Surtidor:BUART:txn\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:tx_state_1\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \Surtidor:BUART:tx_state_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:tx_state_0\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \Surtidor:BUART:tx_state_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:tx_state_2\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \Surtidor:BUART:tx_state_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:tx_bitclk\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \Surtidor:BUART:tx_bitclk\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \Surtidor:BUART:tx_ctrl_mark_last\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:tx_parity_bit\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \Surtidor:BUART:tx_parity_bit\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_state_0\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_state_0\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_load_fifo\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_load_fifo\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_state_3\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_state_3\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_state_2\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_state_2\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_bitclk_enable\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_bitclk_enable\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell62";
    ATTRIBUTE Location OF MODIN1_1 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell63";
    ATTRIBUTE Location OF MODIN1_0 : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_status_2\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_status_2\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_status_3\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_status_3\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_parity_error_pre\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_parity_error_pre\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_last\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_last\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \Surtidor:BUART:rx_parity_bit\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \Surtidor:BUART:rx_parity_bit\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \Impresora:BUART:txn\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \Impresora:BUART:txn\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \Impresora:BUART:tx_state_1\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \Impresora:BUART:tx_state_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Impresora:BUART:tx_state_0\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \Impresora:BUART:tx_state_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Impresora:BUART:tx_state_2\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \Impresora:BUART:tx_state_2\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \Impresora:BUART:tx_bitclk\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \Impresora:BUART:tx_bitclk\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \Impresora:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \Impresora:BUART:tx_ctrl_mark_last\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Impresora:BUART:rx_state_0\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \Impresora:BUART:rx_state_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Impresora:BUART:rx_load_fifo\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \Impresora:BUART:rx_load_fifo\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Impresora:BUART:rx_state_3\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \Impresora:BUART:rx_state_3\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Impresora:BUART:rx_state_2\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \Impresora:BUART:rx_state_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Impresora:BUART:rx_bitclk_enable\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \Impresora:BUART:rx_bitclk_enable\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Impresora:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \Impresora:BUART:rx_state_stop1_reg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF MODIN5_1 : LABEL IS "macrocell81";
    ATTRIBUTE Location OF MODIN5_1 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF MODIN5_0 : LABEL IS "macrocell82";
    ATTRIBUTE Location OF MODIN5_0 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \Impresora:BUART:rx_status_3\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \Impresora:BUART:rx_status_3\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Impresora:BUART:rx_last\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \Impresora:BUART:rx_last\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \PC:BUART:txn\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \PC:BUART:txn\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \PC:BUART:tx_state_1\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \PC:BUART:tx_state_1\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PC:BUART:tx_state_0\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \PC:BUART:tx_state_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PC:BUART:tx_state_2\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \PC:BUART:tx_state_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PC:BUART:tx_bitclk\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \PC:BUART:tx_bitclk\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \PC:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \PC:BUART:tx_ctrl_mark_last\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \PC:BUART:rx_state_0\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \PC:BUART:rx_state_0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PC:BUART:rx_load_fifo\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \PC:BUART:rx_load_fifo\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PC:BUART:rx_state_3\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \PC:BUART:rx_state_3\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PC:BUART:rx_state_2\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \PC:BUART:rx_state_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PC:BUART:rx_bitclk_enable\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \PC:BUART:rx_bitclk_enable\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \PC:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \PC:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF MODIN9_1 : LABEL IS "macrocell97";
    ATTRIBUTE Location OF MODIN9_1 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF MODIN9_0 : LABEL IS "macrocell98";
    ATTRIBUTE Location OF MODIN9_0 : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \PC:BUART:rx_status_3\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \PC:BUART:rx_status_3\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \PC:BUART:rx_last\ : LABEL IS "macrocell100";
    ATTRIBUTE Location OF \PC:BUART:rx_last\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:txn\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \LCD_1:BUART:txn\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:tx_state_1\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \LCD_1:BUART:tx_state_1\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:tx_state_0\ : LABEL IS "macrocell103";
    ATTRIBUTE Location OF \LCD_1:BUART:tx_state_0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:tx_state_2\ : LABEL IS "macrocell104";
    ATTRIBUTE Location OF \LCD_1:BUART:tx_state_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:tx_bitclk\ : LABEL IS "macrocell105";
    ATTRIBUTE Location OF \LCD_1:BUART:tx_bitclk\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell106";
    ATTRIBUTE Location OF \LCD_1:BUART:tx_ctrl_mark_last\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:rx_state_0\ : LABEL IS "macrocell107";
    ATTRIBUTE Location OF \LCD_1:BUART:rx_state_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:rx_load_fifo\ : LABEL IS "macrocell108";
    ATTRIBUTE Location OF \LCD_1:BUART:rx_load_fifo\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:rx_state_3\ : LABEL IS "macrocell109";
    ATTRIBUTE Location OF \LCD_1:BUART:rx_state_3\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:rx_state_2\ : LABEL IS "macrocell110";
    ATTRIBUTE Location OF \LCD_1:BUART:rx_state_2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell111";
    ATTRIBUTE Location OF \LCD_1:BUART:rx_bitclk_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell112";
    ATTRIBUTE Location OF \LCD_1:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF MODIN13_1 : LABEL IS "macrocell113";
    ATTRIBUTE Location OF MODIN13_1 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF MODIN13_0 : LABEL IS "macrocell114";
    ATTRIBUTE Location OF MODIN13_0 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:rx_status_3\ : LABEL IS "macrocell115";
    ATTRIBUTE Location OF \LCD_1:BUART:rx_status_3\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \LCD_1:BUART:rx_last\ : LABEL IS "macrocell116";
    ATTRIBUTE Location OF \LCD_1:BUART:rx_last\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:txn\ : LABEL IS "macrocell117";
    ATTRIBUTE Location OF \LCD_2:BUART:txn\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:tx_state_1\ : LABEL IS "macrocell118";
    ATTRIBUTE Location OF \LCD_2:BUART:tx_state_1\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:tx_state_0\ : LABEL IS "macrocell119";
    ATTRIBUTE Location OF \LCD_2:BUART:tx_state_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:tx_state_2\ : LABEL IS "macrocell120";
    ATTRIBUTE Location OF \LCD_2:BUART:tx_state_2\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:tx_bitclk\ : LABEL IS "macrocell121";
    ATTRIBUTE Location OF \LCD_2:BUART:tx_bitclk\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell122";
    ATTRIBUTE Location OF \LCD_2:BUART:tx_ctrl_mark_last\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:rx_state_0\ : LABEL IS "macrocell123";
    ATTRIBUTE Location OF \LCD_2:BUART:rx_state_0\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:rx_load_fifo\ : LABEL IS "macrocell124";
    ATTRIBUTE Location OF \LCD_2:BUART:rx_load_fifo\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:rx_state_3\ : LABEL IS "macrocell125";
    ATTRIBUTE Location OF \LCD_2:BUART:rx_state_3\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:rx_state_2\ : LABEL IS "macrocell126";
    ATTRIBUTE Location OF \LCD_2:BUART:rx_state_2\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:rx_bitclk_enable\ : LABEL IS "macrocell127";
    ATTRIBUTE Location OF \LCD_2:BUART:rx_bitclk_enable\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell128";
    ATTRIBUTE Location OF \LCD_2:BUART:rx_state_stop1_reg\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:pollcount_1\ : LABEL IS "macrocell129";
    ATTRIBUTE Location OF \LCD_2:BUART:pollcount_1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:pollcount_0\ : LABEL IS "macrocell130";
    ATTRIBUTE Location OF \LCD_2:BUART:pollcount_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:rx_status_3\ : LABEL IS "macrocell131";
    ATTRIBUTE Location OF \LCD_2:BUART:rx_status_3\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \LCD_2:BUART:rx_last\ : LABEL IS "macrocell132";
    ATTRIBUTE Location OF \LCD_2:BUART:rx_last\ : LABEL IS "U(1,1)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \LCD_1:Net_9\,
            dclk_0 => \LCD_1:Net_9_local\,
            dclk_glb_1 => \LCD_2:Net_9\,
            dclk_1 => \LCD_2:Net_9_local\,
            dclk_glb_2 => \PC:Net_9\,
            dclk_2 => \PC:Net_9_local\,
            dclk_glb_3 => \Impresora:Net_9\,
            dclk_3 => \Impresora:Net_9_local\,
            dclk_glb_4 => Net_1133,
            dclk_4 => Net_1133_local,
            dclk_glb_5 => Net_106,
            dclk_5 => Net_106_local,
            dclk_glb_6 => Net_1129,
            dclk_6 => Net_1129_local,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            dclk_glb_ff_6 => \ClockBlock.dclk_glb_ff_6__sig\);

    Rx_TW:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_TW(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_TW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_TW(0)__PA,
            oe => open,
            fb => Net_6,
            pad_in => Rx_TW(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_TW:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_TW(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_TW",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_TW(0)__PA,
            oe => open,
            pin_input => Net_2,
            pad_out => Tx_TW(0)_PAD,
            pad_in => Tx_TW(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_Print:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0d01be25-4714-40dd-9cb4-5f08b8c82fdd",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_Print(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_Print",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_Print(0)__PA,
            oe => open,
            pin_input => Net_14,
            pad_out => Tx_Print(0)_PAD,
            pad_in => Tx_Print(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_PC:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "68b0ca42-54f5-4477-bd9e-4f25c5856533",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_PC(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_PC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_PC(0)__PA,
            oe => open,
            fb => Net_32,
            pad_in => Rx_PC(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_PC:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3737703a-0410-4117-82c5-126b43246453",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_PC(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_PC",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_PC(0)__PA,
            oe => open,
            pin_input => Net_27,
            pad_out => Tx_PC(0)_PAD,
            pad_in => Tx_PC(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SDA_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA_1(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_1\,
            pin_input => \I2C_1:sda_x_wire\,
            pad_out => SDA_1(0)_PAD,
            pad_in => SDA_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL_1:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "02f2cf2c-2c7a-49df-9246-7a3435c21be3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    SCL_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL_1(0)__PA,
            oe => open,
            fb => \I2C_1:Net_1109_0\,
            pin_input => \I2C_1:Net_643_0\,
            pad_out => SCL_1(0)_PAD,
            pad_in => SCL_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_WP:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_WP(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_WP",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_WP(0)__PA,
            oe => open,
            pad_in => Pin_WP(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_LCD_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "55465e8d-b2a9-4226-8775-bd3e7997dcec",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_LCD_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_LCD_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_LCD_1(0)__PA,
            oe => open,
            fb => Net_697,
            pad_in => Rx_LCD_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_LCD_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4885ade4-42ba-4b2d-bce7-ba7376bb23c2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_LCD_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_LCD_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_LCD_1(0)__PA,
            oe => open,
            pin_input => Net_51,
            pad_out => Tx_LCD_1(0)_PAD,
            pad_in => Tx_LCD_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_LCD_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "69635696-c5c7-4dc9-9389-3054be599ba2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_LCD_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_LCD_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_LCD_2(0)__PA,
            oe => open,
            fb => Net_68,
            pad_in => Rx_LCD_2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_LCD_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "50da43e5-87d1-4095-b657-c5b5fc7cf7ab",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_LCD_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_LCD_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_LCD_2(0)__PA,
            oe => open,
            pin_input => Net_63,
            pad_out => Tx_LCD_2(0)_PAD,
            pad_in => Tx_LCD_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_Print:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "66e44c2f-df29-4ee1-9677-58714aab6f4a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_Print(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_Print",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_Print(0)__PA,
            oe => open,
            fb => Net_19,
            pad_in => Rx_Print(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    IB1:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "5c1decb5-69e3-4a8d-bb0c-281221d15217",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    IB1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "IB1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => IB1(0)__PA,
            oe => open,
            pad_in => IB1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    IB2:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "b2ce9cbb-42ba-452e-8a5b-36a7a42e7d78",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    IB2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "IB2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => IB2(0)__PA,
            oe => open,
            pad_in => IB2(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vmas:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "4c15b41e-e284-4978-99e7-5aaee19bd0ce",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Vmas(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vmas",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Vmas(0)__PA,
            oe => open,
            pad_in => Vmas(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vmenos:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "a4bb5844-618f-4a0a-a4dd-3566f91e74e2",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Vmenos(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vmenos",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Vmenos(0)__PA,
            oe => open,
            pad_in => Vmenos(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VinA:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "32b9c08e-cbb1-44a4-a41e-4c7384b25d3b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    VinA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VinA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => VinA(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    VinB:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "be633256-3e12-4327-812d-93b69a33d5a0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    VinB(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "VinB",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => VinB(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Volumen:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Volumen(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Volumen",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Volumen(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDown:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7bc8a302-91d7-4d52-b0c8-d106f6e9e0be",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SDown(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDown",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SDown(0)__PA,
            oe => open,
            pad_in => SDown(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_2,
            main_0 => \Surtidor:BUART:txn\);

    \Surtidor:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:counter_load_not\,
            main_0 => \Surtidor:BUART:tx_state_1\,
            main_1 => \Surtidor:BUART:tx_state_0\,
            main_2 => \Surtidor:BUART:tx_state_2\,
            main_3 => \Surtidor:BUART:tx_bitclk\);

    \Surtidor:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:tx_bitclk_enable_pre\,
            main_0 => \Surtidor:BUART:tx_bitclk_dp\);

    \Surtidor:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:tx_status_0\,
            main_0 => \Surtidor:BUART:tx_state_1\,
            main_1 => \Surtidor:BUART:tx_state_0\,
            main_2 => \Surtidor:BUART:tx_fifo_empty\,
            main_3 => \Surtidor:BUART:tx_state_2\,
            main_4 => \Surtidor:BUART:tx_bitclk\);

    \Surtidor:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:tx_status_2\,
            main_0 => \Surtidor:BUART:tx_fifo_notfull\);

    \Surtidor:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_counter_load\,
            main_0 => \Surtidor:BUART:tx_ctrl_mark_last\,
            main_1 => \Surtidor:BUART:rx_state_0\,
            main_2 => \Surtidor:BUART:rx_state_3\,
            main_3 => \Surtidor:BUART:rx_state_2\);

    \Surtidor:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(main_0 * main_2) + (main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_postpoll\,
            main_0 => Net_6,
            main_1 => MODIN1_1,
            main_2 => MODIN1_0);

    \Surtidor:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_status_4\,
            main_0 => \Surtidor:BUART:rx_load_fifo\,
            main_1 => \Surtidor:BUART:rx_fifofull\);

    \Surtidor:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_status_5\,
            main_0 => \Surtidor:BUART:rx_fifonotempty\,
            main_1 => \Surtidor:BUART:rx_state_stop1_reg\);

    Net_14:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_14,
            main_0 => \Impresora:BUART:txn\);

    \Impresora:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:counter_load_not\,
            main_0 => \Impresora:BUART:tx_state_1\,
            main_1 => \Impresora:BUART:tx_state_0\,
            main_2 => \Impresora:BUART:tx_state_2\,
            main_3 => \Impresora:BUART:tx_bitclk\);

    \Impresora:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:tx_bitclk_enable_pre\,
            main_0 => \Impresora:BUART:tx_bitclk_dp\);

    \Impresora:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:tx_status_0\,
            main_0 => \Impresora:BUART:tx_state_1\,
            main_1 => \Impresora:BUART:tx_state_0\,
            main_2 => \Impresora:BUART:tx_fifo_empty\,
            main_3 => \Impresora:BUART:tx_state_2\,
            main_4 => \Impresora:BUART:tx_bitclk\);

    \Impresora:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:tx_status_2\,
            main_0 => \Impresora:BUART:tx_fifo_notfull\);

    \Impresora:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:rx_counter_load\,
            main_0 => \Impresora:BUART:tx_ctrl_mark_last\,
            main_1 => \Impresora:BUART:rx_state_0\,
            main_2 => \Impresora:BUART:rx_state_3\,
            main_3 => \Impresora:BUART:rx_state_2\);

    \Impresora:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:rx_postpoll\,
            main_0 => Net_19,
            main_1 => MODIN5_1,
            main_2 => MODIN5_0);

    \Impresora:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:rx_status_4\,
            main_0 => \Impresora:BUART:rx_load_fifo\,
            main_1 => \Impresora:BUART:rx_fifofull\);

    \Impresora:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:rx_status_5\,
            main_0 => \Impresora:BUART:rx_fifonotempty\,
            main_1 => \Impresora:BUART:rx_state_stop1_reg\);

    Net_27:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_27,
            main_0 => \PC:BUART:txn\);

    \PC:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:counter_load_not\,
            main_0 => \PC:BUART:tx_state_1\,
            main_1 => \PC:BUART:tx_state_0\,
            main_2 => \PC:BUART:tx_state_2\,
            main_3 => \PC:BUART:tx_bitclk\);

    \PC:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:tx_bitclk_enable_pre\,
            main_0 => \PC:BUART:tx_bitclk_dp\);

    \PC:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:tx_status_0\,
            main_0 => \PC:BUART:tx_state_1\,
            main_1 => \PC:BUART:tx_state_0\,
            main_2 => \PC:BUART:tx_fifo_empty\,
            main_3 => \PC:BUART:tx_state_2\,
            main_4 => \PC:BUART:tx_bitclk\);

    \PC:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:tx_status_2\,
            main_0 => \PC:BUART:tx_fifo_notfull\);

    \PC:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:rx_counter_load\,
            main_0 => \PC:BUART:tx_ctrl_mark_last\,
            main_1 => \PC:BUART:rx_state_0\,
            main_2 => \PC:BUART:rx_state_3\,
            main_3 => \PC:BUART:rx_state_2\);

    \PC:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:rx_postpoll\,
            main_0 => Net_32,
            main_1 => MODIN9_1,
            main_2 => MODIN9_0);

    \PC:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:rx_status_4\,
            main_0 => \PC:BUART:rx_load_fifo\,
            main_1 => \PC:BUART:rx_fifofull\);

    \PC:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:rx_status_5\,
            main_0 => \PC:BUART:rx_fifonotempty\,
            main_1 => \PC:BUART:rx_state_stop1_reg\);

    Net_51:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_51,
            main_0 => \LCD_1:BUART:txn\);

    \LCD_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:counter_load_not\,
            main_0 => \LCD_1:BUART:tx_state_1\,
            main_1 => \LCD_1:BUART:tx_state_0\,
            main_2 => \LCD_1:BUART:tx_state_2\,
            main_3 => \LCD_1:BUART:tx_bitclk\);

    \LCD_1:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:tx_bitclk_enable_pre\,
            main_0 => \LCD_1:BUART:tx_bitclk_dp\);

    \LCD_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:tx_status_0\,
            main_0 => \LCD_1:BUART:tx_state_1\,
            main_1 => \LCD_1:BUART:tx_state_0\,
            main_2 => \LCD_1:BUART:tx_fifo_empty\,
            main_3 => \LCD_1:BUART:tx_state_2\,
            main_4 => \LCD_1:BUART:tx_bitclk\);

    \LCD_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:tx_status_2\,
            main_0 => \LCD_1:BUART:tx_fifo_notfull\);

    \LCD_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:rx_counter_load\,
            main_0 => \LCD_1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD_1:BUART:rx_state_0\,
            main_2 => \LCD_1:BUART:rx_state_3\,
            main_3 => \LCD_1:BUART:rx_state_2\);

    \LCD_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:rx_postpoll\,
            main_0 => Net_697,
            main_1 => MODIN13_1,
            main_2 => MODIN13_0);

    \LCD_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:rx_status_4\,
            main_0 => \LCD_1:BUART:rx_load_fifo\,
            main_1 => \LCD_1:BUART:rx_fifofull\);

    \LCD_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:rx_status_5\,
            main_0 => \LCD_1:BUART:rx_fifonotempty\,
            main_1 => \LCD_1:BUART:rx_state_stop1_reg\);

    Net_63:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_63,
            main_0 => \LCD_2:BUART:txn\);

    \LCD_2:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:counter_load_not\,
            main_0 => \LCD_2:BUART:tx_state_1\,
            main_1 => \LCD_2:BUART:tx_state_0\,
            main_2 => \LCD_2:BUART:tx_state_2\,
            main_3 => \LCD_2:BUART:tx_bitclk\);

    \LCD_2:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:tx_bitclk_enable_pre\,
            main_0 => \LCD_2:BUART:tx_bitclk_dp\);

    \LCD_2:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:tx_status_0\,
            main_0 => \LCD_2:BUART:tx_state_1\,
            main_1 => \LCD_2:BUART:tx_state_0\,
            main_2 => \LCD_2:BUART:tx_fifo_empty\,
            main_3 => \LCD_2:BUART:tx_state_2\,
            main_4 => \LCD_2:BUART:tx_bitclk\);

    \LCD_2:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:tx_status_2\,
            main_0 => \LCD_2:BUART:tx_fifo_notfull\);

    \LCD_2:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:rx_counter_load\,
            main_0 => \LCD_2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD_2:BUART:rx_state_0\,
            main_2 => \LCD_2:BUART:rx_state_3\,
            main_3 => \LCD_2:BUART:rx_state_2\);

    \LCD_2:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:rx_postpoll\,
            main_0 => \LCD_2:BUART:pollcount_1\,
            main_1 => Net_68,
            main_2 => \LCD_2:BUART:pollcount_0\);

    \LCD_2:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:rx_status_4\,
            main_0 => \LCD_2:BUART:rx_load_fifo\,
            main_1 => \LCD_2:BUART:rx_fifofull\);

    \LCD_2:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:rx_status_5\,
            main_0 => \LCD_2:BUART:rx_fifonotempty\,
            main_1 => \LCD_2:BUART:rx_state_stop1_reg\);

    \Timer_1:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Timer_1:TimerUDB:status_tc\,
            main_0 => \Timer_1:TimerUDB:control_7\,
            main_1 => \Timer_1:TimerUDB:per_zero\);

    \Timer_2:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Timer_2:TimerUDB:status_tc\,
            main_0 => \Timer_2:TimerUDB:control_7\,
            main_1 => \Timer_2:TimerUDB:per_zero\);

    \Surtidor:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_8,
            clock => ClockBlock_BUS_CLK);

    \Surtidor:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1133,
            cs_addr_2 => \Surtidor:BUART:tx_state_1\,
            cs_addr_1 => \Surtidor:BUART:tx_state_0\,
            cs_addr_0 => \Surtidor:BUART:tx_bitclk_enable_pre\,
            so_comb => \Surtidor:BUART:tx_shift_out\,
            f0_bus_stat_comb => \Surtidor:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \Surtidor:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \Surtidor:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1133,
            cs_addr_0 => \Surtidor:BUART:counter_load_not\,
            cl0_comb => \Surtidor:BUART:tx_bitclk_dp\,
            cl1_comb => \Surtidor:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \Surtidor:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1133,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Surtidor:BUART:tx_fifo_notfull\,
            status_2 => \Surtidor:BUART:tx_status_2\,
            status_1 => \Surtidor:BUART:tx_fifo_empty\,
            status_0 => \Surtidor:BUART:tx_status_0\);

    \Surtidor:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1133,
            cs_addr_2 => \Surtidor:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \Surtidor:BUART:rx_state_0\,
            cs_addr_0 => \Surtidor:BUART:rx_bitclk_enable\,
            route_si => \Surtidor:BUART:rx_postpoll\,
            f0_load => \Surtidor:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Surtidor:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Surtidor:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Surtidor:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1133,
            reset => open,
            load => \Surtidor:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN4_6,
            count_5 => MODIN4_5,
            count_4 => MODIN4_4,
            count_3 => MODIN4_3,
            count_2 => \Surtidor:BUART:rx_count_2\,
            count_1 => \Surtidor:BUART:rx_count_1\,
            count_0 => \Surtidor:BUART:rx_count_0\,
            tc => \Surtidor:BUART:rx_count7_tc\);

    \Surtidor:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => Net_1133,
            status_6 => open,
            status_5 => \Surtidor:BUART:rx_status_5\,
            status_4 => \Surtidor:BUART:rx_status_4\,
            status_3 => \Surtidor:BUART:rx_status_3\,
            status_2 => \Surtidor:BUART:rx_status_2\,
            status_1 => open,
            status_0 => open,
            interrupt => Net_8);

    \Impresora:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_21,
            clock => ClockBlock_BUS_CLK);

    \Impresora:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Impresora:Net_9\,
            cs_addr_2 => \Impresora:BUART:tx_state_1\,
            cs_addr_1 => \Impresora:BUART:tx_state_0\,
            cs_addr_0 => \Impresora:BUART:tx_bitclk_enable_pre\,
            so_comb => \Impresora:BUART:tx_shift_out\,
            f0_bus_stat_comb => \Impresora:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \Impresora:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \Impresora:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Impresora:Net_9\,
            cs_addr_0 => \Impresora:BUART:counter_load_not\,
            cl0_comb => \Impresora:BUART:tx_bitclk_dp\,
            cl1_comb => \Impresora:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \Impresora:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Impresora:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Impresora:BUART:tx_fifo_notfull\,
            status_2 => \Impresora:BUART:tx_status_2\,
            status_1 => \Impresora:BUART:tx_fifo_empty\,
            status_0 => \Impresora:BUART:tx_status_0\);

    \Impresora:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Impresora:Net_9\,
            cs_addr_2 => \Impresora:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \Impresora:BUART:rx_state_0\,
            cs_addr_0 => \Impresora:BUART:rx_bitclk_enable\,
            route_si => \Impresora:BUART:rx_postpoll\,
            f0_load => \Impresora:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \Impresora:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \Impresora:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \Impresora:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \Impresora:Net_9\,
            reset => open,
            load => \Impresora:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN8_6,
            count_5 => MODIN8_5,
            count_4 => MODIN8_4,
            count_3 => MODIN8_3,
            count_2 => \Impresora:BUART:rx_count_2\,
            count_1 => \Impresora:BUART:rx_count_1\,
            count_0 => \Impresora:BUART:rx_count_0\,
            tc => \Impresora:BUART:rx_count7_tc\);

    \Impresora:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \Impresora:Net_9\,
            status_6 => open,
            status_5 => \Impresora:BUART:rx_status_5\,
            status_4 => \Impresora:BUART:rx_status_4\,
            status_3 => \Impresora:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_21);

    \PC:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_34,
            clock => ClockBlock_BUS_CLK);

    \PC:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \PC:Net_9\,
            cs_addr_2 => \PC:BUART:tx_state_1\,
            cs_addr_1 => \PC:BUART:tx_state_0\,
            cs_addr_0 => \PC:BUART:tx_bitclk_enable_pre\,
            so_comb => \PC:BUART:tx_shift_out\,
            f0_bus_stat_comb => \PC:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \PC:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \PC:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \PC:Net_9\,
            cs_addr_0 => \PC:BUART:counter_load_not\,
            cl0_comb => \PC:BUART:tx_bitclk_dp\,
            cl1_comb => \PC:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \PC:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \PC:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PC:BUART:tx_fifo_notfull\,
            status_2 => \PC:BUART:tx_status_2\,
            status_1 => \PC:BUART:tx_fifo_empty\,
            status_0 => \PC:BUART:tx_status_0\);

    \PC:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \PC:Net_9\,
            cs_addr_2 => \PC:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \PC:BUART:rx_state_0\,
            cs_addr_0 => \PC:BUART:rx_bitclk_enable\,
            route_si => \PC:BUART:rx_postpoll\,
            f0_load => \PC:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \PC:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \PC:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \PC:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \PC:Net_9\,
            reset => open,
            load => \PC:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN12_6,
            count_5 => MODIN12_5,
            count_4 => MODIN12_4,
            count_3 => MODIN12_3,
            count_2 => \PC:BUART:rx_count_2\,
            count_1 => \PC:BUART:rx_count_1\,
            count_0 => \PC:BUART:rx_count_0\,
            tc => \PC:BUART:rx_count7_tc\);

    \PC:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \PC:Net_9\,
            status_6 => open,
            status_5 => \PC:BUART:rx_status_5\,
            status_4 => \PC:BUART:rx_status_4\,
            status_3 => \PC:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_34);

    \I2C_1:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \I2C_1:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C_1:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C_1:Net_1109_0\,
            sda_in => \I2C_1:Net_1109_1\,
            scl_out => \I2C_1:Net_643_0\,
            sda_out => \I2C_1:sda_x_wire\,
            interrupt => \I2C_1:Net_697\);

    \LCD_1:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_57,
            clock => ClockBlock_BUS_CLK);

    \LCD_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD_1:Net_9\,
            cs_addr_2 => \LCD_1:BUART:tx_state_1\,
            cs_addr_1 => \LCD_1:BUART:tx_state_0\,
            cs_addr_0 => \LCD_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \LCD_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \LCD_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \LCD_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \LCD_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD_1:Net_9\,
            cs_addr_0 => \LCD_1:BUART:counter_load_not\,
            cl0_comb => \LCD_1:BUART:tx_bitclk_dp\,
            cl1_comb => \LCD_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \LCD_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \LCD_1:BUART:tx_fifo_notfull\,
            status_2 => \LCD_1:BUART:tx_status_2\,
            status_1 => \LCD_1:BUART:tx_fifo_empty\,
            status_0 => \LCD_1:BUART:tx_status_0\);

    \LCD_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD_1:Net_9\,
            cs_addr_2 => \LCD_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \LCD_1:BUART:rx_state_0\,
            cs_addr_0 => \LCD_1:BUART:rx_bitclk_enable\,
            route_si => \LCD_1:BUART:rx_postpoll\,
            f0_load => \LCD_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \LCD_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \LCD_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \LCD_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \LCD_1:Net_9\,
            reset => open,
            load => \LCD_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN16_6,
            count_5 => MODIN16_5,
            count_4 => MODIN16_4,
            count_3 => MODIN16_3,
            count_2 => \LCD_1:BUART:rx_count_2\,
            count_1 => \LCD_1:BUART:rx_count_1\,
            count_0 => \LCD_1:BUART:rx_count_0\,
            tc => \LCD_1:BUART:rx_count7_tc\);

    \LCD_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD_1:Net_9\,
            status_6 => open,
            status_5 => \LCD_1:BUART:rx_status_5\,
            status_4 => \LCD_1:BUART:rx_status_4\,
            status_3 => \LCD_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_57);

    \LCD_2:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_70,
            clock => ClockBlock_BUS_CLK);

    \LCD_2:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD_2:Net_9\,
            cs_addr_2 => \LCD_2:BUART:tx_state_1\,
            cs_addr_1 => \LCD_2:BUART:tx_state_0\,
            cs_addr_0 => \LCD_2:BUART:tx_bitclk_enable_pre\,
            so_comb => \LCD_2:BUART:tx_shift_out\,
            f0_bus_stat_comb => \LCD_2:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \LCD_2:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \LCD_2:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD_2:Net_9\,
            cs_addr_0 => \LCD_2:BUART:counter_load_not\,
            cl0_comb => \LCD_2:BUART:tx_bitclk_dp\,
            cl1_comb => \LCD_2:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \LCD_2:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD_2:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \LCD_2:BUART:tx_fifo_notfull\,
            status_2 => \LCD_2:BUART:tx_status_2\,
            status_1 => \LCD_2:BUART:tx_fifo_empty\,
            status_0 => \LCD_2:BUART:tx_status_0\);

    \LCD_2:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD_2:Net_9\,
            cs_addr_2 => \LCD_2:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \LCD_2:BUART:rx_state_0\,
            cs_addr_0 => \LCD_2:BUART:rx_bitclk_enable\,
            route_si => \LCD_2:BUART:rx_postpoll\,
            f0_load => \LCD_2:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \LCD_2:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \LCD_2:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \LCD_2:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \LCD_2:Net_9\,
            reset => open,
            load => \LCD_2:BUART:rx_counter_load\,
            enable => open,
            count_6 => \LCD_2:BUART:rx_count_6\,
            count_5 => \LCD_2:BUART:rx_count_5\,
            count_4 => \LCD_2:BUART:rx_count_4\,
            count_3 => \LCD_2:BUART:rx_count_3\,
            count_2 => \LCD_2:BUART:rx_count_2\,
            count_1 => \LCD_2:BUART:rx_count_1\,
            count_0 => \LCD_2:BUART:rx_count_0\,
            tc => \LCD_2:BUART:rx_count7_tc\);

    \LCD_2:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \LCD_2:Net_9\,
            status_6 => open,
            status_5 => \LCD_2:BUART:rx_status_5\,
            status_4 => \LCD_2:BUART:rx_status_4\,
            status_3 => \LCD_2:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_70);

    \Timer_Animacion:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_6__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Timer_Animacion:Net_51\,
            cmp => \Timer_Animacion:Net_261\,
            irq => Net_76);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    isr_3:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_76,
            clock => ClockBlock_BUS_CLK);

    \Timer_Animacion2:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.dclk_glb_ff_6__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \Timer_Animacion2:Net_51\,
            cmp => \Timer_Animacion2:Net_261\,
            irq => Net_83);

    isr_4:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_83,
            clock => ClockBlock_BUS_CLK);

    \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_106,
            control_7 => \Timer_1:TimerUDB:control_7\,
            control_6 => \Timer_1:TimerUDB:control_6\,
            control_5 => \Timer_1:TimerUDB:control_5\,
            control_4 => \Timer_1:TimerUDB:control_4\,
            control_3 => \Timer_1:TimerUDB:control_3\,
            control_2 => \Timer_1:TimerUDB:control_2\,
            control_1 => \Timer_1:TimerUDB:control_1\,
            control_0 => \Timer_1:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer_1:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_106,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_1:TimerUDB:status_3\,
            status_2 => \Timer_1:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Timer_1:TimerUDB:status_tc\,
            interrupt => Net_100);

    \Timer_1:TimerUDB:sT8:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_106,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\,
            z0_comb => \Timer_1:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK);

    isr_1:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_100,
            clock => ClockBlock_BUS_CLK);

    \VDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_106,
            control_7 => \Timer_2:TimerUDB:control_7\,
            control_6 => \Timer_2:TimerUDB:control_6\,
            control_5 => \Timer_2:TimerUDB:control_5\,
            control_4 => \Timer_2:TimerUDB:control_4\,
            control_3 => \Timer_2:TimerUDB:control_3\,
            control_2 => \Timer_2:TimerUDB:control_2\,
            control_1 => \Timer_2:TimerUDB:control_1\,
            control_0 => \Timer_2:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer_2:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_106,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer_2:TimerUDB:status_3\,
            status_2 => \Timer_2:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Timer_2:TimerUDB:status_tc\,
            interrupt => Net_131);

    \Timer_2:TimerUDB:sT8:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_106,
            cs_addr_1 => \Timer_2:TimerUDB:control_7\,
            cs_addr_0 => \Timer_2:TimerUDB:per_zero\,
            z0_comb => \Timer_2:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer_2:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer_2:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK);

    isr_2:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_131,
            clock => ClockBlock_BUS_CLK);

    \VDAC8_2:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \VDAC8_3:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \Surtidor:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_4 * main_5 * !main_6 * main_7) + (main_0 * main_1 * !main_2 * !main_6 * !main_7) + (main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:txn\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:txn\,
            main_1 => \Surtidor:BUART:tx_state_1\,
            main_2 => \Surtidor:BUART:tx_state_0\,
            main_3 => \Surtidor:BUART:tx_shift_out\,
            main_4 => \Surtidor:BUART:tx_state_2\,
            main_5 => \Surtidor:BUART:tx_bitclk\,
            main_6 => \Surtidor:BUART:tx_counter_dp\,
            main_7 => \Surtidor:BUART:tx_parity_bit\);

    \Surtidor:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:tx_state_1\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:tx_state_1\,
            main_1 => \Surtidor:BUART:tx_state_0\,
            main_2 => \Surtidor:BUART:tx_state_2\,
            main_3 => \Surtidor:BUART:tx_bitclk\);

    \Surtidor:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_0 * !main_3 * main_4 * !main_5) + (main_1 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:tx_state_0\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:tx_state_1\,
            main_1 => \Surtidor:BUART:tx_state_0\,
            main_2 => \Surtidor:BUART:tx_fifo_empty\,
            main_3 => \Surtidor:BUART:tx_state_2\,
            main_4 => \Surtidor:BUART:tx_bitclk\,
            main_5 => \Surtidor:BUART:tx_counter_dp\);

    \Surtidor:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:tx_state_2\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:tx_state_1\,
            main_1 => \Surtidor:BUART:tx_state_0\,
            main_2 => \Surtidor:BUART:tx_state_2\,
            main_3 => \Surtidor:BUART:tx_bitclk\);

    \Surtidor:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:tx_bitclk\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:tx_bitclk_dp\);

    \Surtidor:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:tx_ctrl_mark_last\,
            clock_0 => Net_1133);

    \Surtidor:BUART:tx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3 * main_4) + (!main_1 * main_2 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:tx_parity_bit\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:txn\,
            main_1 => \Surtidor:BUART:tx_state_1\,
            main_2 => \Surtidor:BUART:tx_state_0\,
            main_3 => \Surtidor:BUART:tx_state_2\,
            main_4 => \Surtidor:BUART:tx_bitclk\,
            main_5 => \Surtidor:BUART:tx_parity_bit\);

    \Surtidor:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * !main_4 * !main_5 * !main_6 * !main_8)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_state_0\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:tx_ctrl_mark_last\,
            main_1 => \Surtidor:BUART:rx_state_0\,
            main_2 => \Surtidor:BUART:rx_bitclk_enable\,
            main_3 => \Surtidor:BUART:rx_postpoll\,
            main_4 => \Surtidor:BUART:rx_state_3\,
            main_5 => \Surtidor:BUART:rx_state_2\,
            main_6 => MODIN4_6,
            main_7 => MODIN4_5,
            main_8 => MODIN4_4);

    \Surtidor:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_load_fifo\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:tx_ctrl_mark_last\,
            main_1 => \Surtidor:BUART:rx_state_0\,
            main_2 => \Surtidor:BUART:rx_bitclk_enable\,
            main_3 => \Surtidor:BUART:rx_state_3\,
            main_4 => \Surtidor:BUART:rx_state_2\);

    \Surtidor:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_state_3\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:tx_ctrl_mark_last\,
            main_1 => \Surtidor:BUART:rx_state_0\,
            main_2 => \Surtidor:BUART:rx_bitclk_enable\,
            main_3 => \Surtidor:BUART:rx_state_3\,
            main_4 => \Surtidor:BUART:rx_state_2\,
            main_5 => MODIN4_6,
            main_6 => MODIN4_5,
            main_7 => MODIN4_4);

    \Surtidor:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_state_2\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:tx_ctrl_mark_last\,
            main_1 => \Surtidor:BUART:rx_state_0\,
            main_2 => \Surtidor:BUART:rx_bitclk_enable\,
            main_3 => \Surtidor:BUART:rx_state_3\,
            main_4 => \Surtidor:BUART:rx_state_2\,
            main_5 => Net_6,
            main_6 => \Surtidor:BUART:rx_last\);

    \Surtidor:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_bitclk_enable\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:rx_count_2\,
            main_1 => \Surtidor:BUART:rx_count_1\,
            main_2 => \Surtidor:BUART:rx_count_0\);

    \Surtidor:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_state_stop1_reg\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:tx_ctrl_mark_last\,
            main_1 => \Surtidor:BUART:rx_state_0\,
            main_2 => \Surtidor:BUART:rx_state_3\,
            main_3 => \Surtidor:BUART:rx_state_2\);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_1,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:rx_count_2\,
            main_1 => \Surtidor:BUART:rx_count_1\,
            main_2 => Net_6,
            main_3 => MODIN1_1,
            main_4 => MODIN1_0);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN1_0,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:rx_count_2\,
            main_1 => \Surtidor:BUART:rx_count_1\,
            main_2 => Net_6,
            main_3 => MODIN1_0);

    \Surtidor:BUART:rx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_status_2\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:tx_ctrl_mark_last\,
            main_1 => \Surtidor:BUART:rx_state_0\,
            main_2 => \Surtidor:BUART:rx_bitclk_enable\,
            main_3 => \Surtidor:BUART:rx_state_3\,
            main_4 => \Surtidor:BUART:rx_state_2\,
            main_5 => \Surtidor:BUART:rx_parity_error_pre\);

    \Surtidor:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_status_3\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:tx_ctrl_mark_last\,
            main_1 => \Surtidor:BUART:rx_state_0\,
            main_2 => \Surtidor:BUART:rx_bitclk_enable\,
            main_3 => \Surtidor:BUART:rx_postpoll\,
            main_4 => \Surtidor:BUART:rx_state_3\,
            main_5 => \Surtidor:BUART:rx_state_2\);

    \Surtidor:BUART:rx_parity_error_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_parity_error_pre\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:tx_ctrl_mark_last\,
            main_1 => \Surtidor:BUART:rx_state_0\,
            main_2 => \Surtidor:BUART:rx_bitclk_enable\,
            main_3 => \Surtidor:BUART:rx_postpoll\,
            main_4 => \Surtidor:BUART:rx_state_3\,
            main_5 => \Surtidor:BUART:rx_state_2\,
            main_6 => \Surtidor:BUART:rx_parity_error_pre\,
            main_7 => \Surtidor:BUART:rx_parity_bit\);

    \Surtidor:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_last\,
            clock_0 => Net_1133,
            main_0 => Net_6);

    \Surtidor:BUART:rx_parity_bit\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6) + (!main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Surtidor:BUART:rx_parity_bit\,
            clock_0 => Net_1133,
            main_0 => \Surtidor:BUART:tx_ctrl_mark_last\,
            main_1 => \Surtidor:BUART:rx_state_0\,
            main_2 => \Surtidor:BUART:rx_bitclk_enable\,
            main_3 => \Surtidor:BUART:rx_postpoll\,
            main_4 => \Surtidor:BUART:rx_state_3\,
            main_5 => \Surtidor:BUART:rx_state_2\,
            main_6 => \Surtidor:BUART:rx_parity_bit\);

    \Impresora:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:txn\,
            clock_0 => \Impresora:Net_9\,
            main_0 => \Impresora:BUART:txn\,
            main_1 => \Impresora:BUART:tx_state_1\,
            main_2 => \Impresora:BUART:tx_state_0\,
            main_3 => \Impresora:BUART:tx_shift_out\,
            main_4 => \Impresora:BUART:tx_state_2\,
            main_5 => \Impresora:BUART:tx_bitclk\,
            main_6 => \Impresora:BUART:tx_counter_dp\);

    \Impresora:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:tx_state_1\,
            clock_0 => \Impresora:Net_9\,
            main_0 => \Impresora:BUART:tx_state_1\,
            main_1 => \Impresora:BUART:tx_state_0\,
            main_2 => \Impresora:BUART:tx_state_2\,
            main_3 => \Impresora:BUART:tx_bitclk\,
            main_4 => \Impresora:BUART:tx_counter_dp\);

    \Impresora:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:tx_state_0\,
            clock_0 => \Impresora:Net_9\,
            main_0 => \Impresora:BUART:tx_state_1\,
            main_1 => \Impresora:BUART:tx_state_0\,
            main_2 => \Impresora:BUART:tx_fifo_empty\,
            main_3 => \Impresora:BUART:tx_state_2\,
            main_4 => \Impresora:BUART:tx_bitclk\);

    \Impresora:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:tx_state_2\,
            clock_0 => \Impresora:Net_9\,
            main_0 => \Impresora:BUART:tx_state_1\,
            main_1 => \Impresora:BUART:tx_state_0\,
            main_2 => \Impresora:BUART:tx_state_2\,
            main_3 => \Impresora:BUART:tx_bitclk\,
            main_4 => \Impresora:BUART:tx_counter_dp\);

    \Impresora:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:tx_bitclk\,
            clock_0 => \Impresora:Net_9\,
            main_0 => \Impresora:BUART:tx_bitclk_dp\);

    \Impresora:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:tx_ctrl_mark_last\,
            clock_0 => \Impresora:Net_9\);

    \Impresora:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:rx_state_0\,
            clock_0 => \Impresora:Net_9\,
            main_0 => \Impresora:BUART:tx_ctrl_mark_last\,
            main_1 => \Impresora:BUART:rx_state_0\,
            main_2 => \Impresora:BUART:rx_bitclk_enable\,
            main_3 => \Impresora:BUART:rx_state_3\,
            main_4 => \Impresora:BUART:rx_state_2\,
            main_5 => Net_19,
            main_6 => MODIN5_1,
            main_7 => MODIN5_0,
            main_8 => MODIN8_6,
            main_9 => MODIN8_5,
            main_10 => MODIN8_4);

    \Impresora:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:rx_load_fifo\,
            clock_0 => \Impresora:Net_9\,
            main_0 => \Impresora:BUART:tx_ctrl_mark_last\,
            main_1 => \Impresora:BUART:rx_state_0\,
            main_2 => \Impresora:BUART:rx_bitclk_enable\,
            main_3 => \Impresora:BUART:rx_state_3\,
            main_4 => \Impresora:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \Impresora:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:rx_state_3\,
            clock_0 => \Impresora:Net_9\,
            main_0 => \Impresora:BUART:tx_ctrl_mark_last\,
            main_1 => \Impresora:BUART:rx_state_0\,
            main_2 => \Impresora:BUART:rx_bitclk_enable\,
            main_3 => \Impresora:BUART:rx_state_3\,
            main_4 => \Impresora:BUART:rx_state_2\,
            main_5 => MODIN8_6,
            main_6 => MODIN8_5,
            main_7 => MODIN8_4);

    \Impresora:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:rx_state_2\,
            clock_0 => \Impresora:Net_9\,
            main_0 => \Impresora:BUART:tx_ctrl_mark_last\,
            main_1 => \Impresora:BUART:rx_state_0\,
            main_2 => \Impresora:BUART:rx_bitclk_enable\,
            main_3 => \Impresora:BUART:rx_state_3\,
            main_4 => \Impresora:BUART:rx_state_2\,
            main_5 => Net_19,
            main_6 => \Impresora:BUART:rx_last\,
            main_7 => MODIN8_6,
            main_8 => MODIN8_5,
            main_9 => MODIN8_4);

    \Impresora:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:rx_bitclk_enable\,
            clock_0 => \Impresora:Net_9\,
            main_0 => \Impresora:BUART:rx_count_2\,
            main_1 => \Impresora:BUART:rx_count_1\,
            main_2 => \Impresora:BUART:rx_count_0\);

    \Impresora:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:rx_state_stop1_reg\,
            clock_0 => \Impresora:Net_9\,
            main_0 => \Impresora:BUART:tx_ctrl_mark_last\,
            main_1 => \Impresora:BUART:rx_state_0\,
            main_2 => \Impresora:BUART:rx_state_3\,
            main_3 => \Impresora:BUART:rx_state_2\);

    MODIN5_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_1,
            clock_0 => \Impresora:Net_9\,
            main_0 => \Impresora:BUART:rx_count_2\,
            main_1 => \Impresora:BUART:rx_count_1\,
            main_2 => Net_19,
            main_3 => MODIN5_1,
            main_4 => MODIN5_0);

    MODIN5_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN5_0,
            clock_0 => \Impresora:Net_9\,
            main_0 => \Impresora:BUART:rx_count_2\,
            main_1 => \Impresora:BUART:rx_count_1\,
            main_2 => Net_19,
            main_3 => MODIN5_0);

    \Impresora:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:rx_status_3\,
            clock_0 => \Impresora:Net_9\,
            main_0 => \Impresora:BUART:tx_ctrl_mark_last\,
            main_1 => \Impresora:BUART:rx_state_0\,
            main_2 => \Impresora:BUART:rx_bitclk_enable\,
            main_3 => \Impresora:BUART:rx_state_3\,
            main_4 => \Impresora:BUART:rx_state_2\,
            main_5 => Net_19,
            main_6 => MODIN5_1,
            main_7 => MODIN5_0);

    \Impresora:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Impresora:BUART:rx_last\,
            clock_0 => \Impresora:Net_9\,
            main_0 => Net_19);

    \PC:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:txn\,
            clock_0 => \PC:Net_9\,
            main_0 => \PC:BUART:txn\,
            main_1 => \PC:BUART:tx_state_1\,
            main_2 => \PC:BUART:tx_state_0\,
            main_3 => \PC:BUART:tx_shift_out\,
            main_4 => \PC:BUART:tx_state_2\,
            main_5 => \PC:BUART:tx_bitclk\,
            main_6 => \PC:BUART:tx_counter_dp\);

    \PC:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:tx_state_1\,
            clock_0 => \PC:Net_9\,
            main_0 => \PC:BUART:tx_state_1\,
            main_1 => \PC:BUART:tx_state_0\,
            main_2 => \PC:BUART:tx_state_2\,
            main_3 => \PC:BUART:tx_bitclk\,
            main_4 => \PC:BUART:tx_counter_dp\);

    \PC:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:tx_state_0\,
            clock_0 => \PC:Net_9\,
            main_0 => \PC:BUART:tx_state_1\,
            main_1 => \PC:BUART:tx_state_0\,
            main_2 => \PC:BUART:tx_fifo_empty\,
            main_3 => \PC:BUART:tx_state_2\,
            main_4 => \PC:BUART:tx_bitclk\);

    \PC:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:tx_state_2\,
            clock_0 => \PC:Net_9\,
            main_0 => \PC:BUART:tx_state_1\,
            main_1 => \PC:BUART:tx_state_0\,
            main_2 => \PC:BUART:tx_state_2\,
            main_3 => \PC:BUART:tx_bitclk\,
            main_4 => \PC:BUART:tx_counter_dp\);

    \PC:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:tx_bitclk\,
            clock_0 => \PC:Net_9\,
            main_0 => \PC:BUART:tx_bitclk_dp\);

    \PC:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:tx_ctrl_mark_last\,
            clock_0 => \PC:Net_9\);

    \PC:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:rx_state_0\,
            clock_0 => \PC:Net_9\,
            main_0 => \PC:BUART:tx_ctrl_mark_last\,
            main_1 => \PC:BUART:rx_state_0\,
            main_2 => \PC:BUART:rx_bitclk_enable\,
            main_3 => \PC:BUART:rx_state_3\,
            main_4 => \PC:BUART:rx_state_2\,
            main_5 => Net_32,
            main_6 => MODIN9_1,
            main_7 => MODIN9_0,
            main_8 => MODIN12_6,
            main_9 => MODIN12_5,
            main_10 => MODIN12_4);

    \PC:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:rx_load_fifo\,
            clock_0 => \PC:Net_9\,
            main_0 => \PC:BUART:tx_ctrl_mark_last\,
            main_1 => \PC:BUART:rx_state_0\,
            main_2 => \PC:BUART:rx_bitclk_enable\,
            main_3 => \PC:BUART:rx_state_3\,
            main_4 => \PC:BUART:rx_state_2\,
            main_5 => MODIN12_6,
            main_6 => MODIN12_5,
            main_7 => MODIN12_4);

    \PC:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:rx_state_3\,
            clock_0 => \PC:Net_9\,
            main_0 => \PC:BUART:tx_ctrl_mark_last\,
            main_1 => \PC:BUART:rx_state_0\,
            main_2 => \PC:BUART:rx_bitclk_enable\,
            main_3 => \PC:BUART:rx_state_3\,
            main_4 => \PC:BUART:rx_state_2\,
            main_5 => MODIN12_6,
            main_6 => MODIN12_5,
            main_7 => MODIN12_4);

    \PC:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:rx_state_2\,
            clock_0 => \PC:Net_9\,
            main_0 => \PC:BUART:tx_ctrl_mark_last\,
            main_1 => \PC:BUART:rx_state_0\,
            main_2 => \PC:BUART:rx_bitclk_enable\,
            main_3 => \PC:BUART:rx_state_3\,
            main_4 => \PC:BUART:rx_state_2\,
            main_5 => Net_32,
            main_6 => \PC:BUART:rx_last\,
            main_7 => MODIN12_6,
            main_8 => MODIN12_5,
            main_9 => MODIN12_4);

    \PC:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:rx_bitclk_enable\,
            clock_0 => \PC:Net_9\,
            main_0 => \PC:BUART:rx_count_2\,
            main_1 => \PC:BUART:rx_count_1\,
            main_2 => \PC:BUART:rx_count_0\);

    \PC:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:rx_state_stop1_reg\,
            clock_0 => \PC:Net_9\,
            main_0 => \PC:BUART:tx_ctrl_mark_last\,
            main_1 => \PC:BUART:rx_state_0\,
            main_2 => \PC:BUART:rx_state_3\,
            main_3 => \PC:BUART:rx_state_2\);

    MODIN9_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN9_1,
            clock_0 => \PC:Net_9\,
            main_0 => \PC:BUART:rx_count_2\,
            main_1 => \PC:BUART:rx_count_1\,
            main_2 => Net_32,
            main_3 => MODIN9_1,
            main_4 => MODIN9_0);

    MODIN9_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN9_0,
            clock_0 => \PC:Net_9\,
            main_0 => \PC:BUART:rx_count_2\,
            main_1 => \PC:BUART:rx_count_1\,
            main_2 => Net_32,
            main_3 => MODIN9_0);

    \PC:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:rx_status_3\,
            clock_0 => \PC:Net_9\,
            main_0 => \PC:BUART:tx_ctrl_mark_last\,
            main_1 => \PC:BUART:rx_state_0\,
            main_2 => \PC:BUART:rx_bitclk_enable\,
            main_3 => \PC:BUART:rx_state_3\,
            main_4 => \PC:BUART:rx_state_2\,
            main_5 => Net_32,
            main_6 => MODIN9_1,
            main_7 => MODIN9_0);

    \PC:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PC:BUART:rx_last\,
            clock_0 => \PC:Net_9\,
            main_0 => Net_32);

    \LCD_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:txn\,
            clock_0 => \LCD_1:Net_9\,
            main_0 => \LCD_1:BUART:txn\,
            main_1 => \LCD_1:BUART:tx_state_1\,
            main_2 => \LCD_1:BUART:tx_state_0\,
            main_3 => \LCD_1:BUART:tx_shift_out\,
            main_4 => \LCD_1:BUART:tx_state_2\,
            main_5 => \LCD_1:BUART:tx_bitclk\,
            main_6 => \LCD_1:BUART:tx_counter_dp\);

    \LCD_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:tx_state_1\,
            clock_0 => \LCD_1:Net_9\,
            main_0 => \LCD_1:BUART:tx_state_1\,
            main_1 => \LCD_1:BUART:tx_state_0\,
            main_2 => \LCD_1:BUART:tx_state_2\,
            main_3 => \LCD_1:BUART:tx_bitclk\,
            main_4 => \LCD_1:BUART:tx_counter_dp\);

    \LCD_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:tx_state_0\,
            clock_0 => \LCD_1:Net_9\,
            main_0 => \LCD_1:BUART:tx_state_1\,
            main_1 => \LCD_1:BUART:tx_state_0\,
            main_2 => \LCD_1:BUART:tx_fifo_empty\,
            main_3 => \LCD_1:BUART:tx_state_2\,
            main_4 => \LCD_1:BUART:tx_bitclk\);

    \LCD_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:tx_state_2\,
            clock_0 => \LCD_1:Net_9\,
            main_0 => \LCD_1:BUART:tx_state_1\,
            main_1 => \LCD_1:BUART:tx_state_0\,
            main_2 => \LCD_1:BUART:tx_state_2\,
            main_3 => \LCD_1:BUART:tx_bitclk\,
            main_4 => \LCD_1:BUART:tx_counter_dp\);

    \LCD_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:tx_bitclk\,
            clock_0 => \LCD_1:Net_9\,
            main_0 => \LCD_1:BUART:tx_bitclk_dp\);

    \LCD_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:tx_ctrl_mark_last\,
            clock_0 => \LCD_1:Net_9\);

    \LCD_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_6 * !main_7) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_8 * !main_10)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:rx_state_0\,
            clock_0 => \LCD_1:Net_9\,
            main_0 => \LCD_1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD_1:BUART:rx_state_0\,
            main_2 => \LCD_1:BUART:rx_bitclk_enable\,
            main_3 => \LCD_1:BUART:rx_state_3\,
            main_4 => \LCD_1:BUART:rx_state_2\,
            main_5 => Net_697,
            main_6 => MODIN13_1,
            main_7 => MODIN13_0,
            main_8 => MODIN16_6,
            main_9 => MODIN16_5,
            main_10 => MODIN16_4);

    \LCD_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:rx_load_fifo\,
            clock_0 => \LCD_1:Net_9\,
            main_0 => \LCD_1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD_1:BUART:rx_state_0\,
            main_2 => \LCD_1:BUART:rx_bitclk_enable\,
            main_3 => \LCD_1:BUART:rx_state_3\,
            main_4 => \LCD_1:BUART:rx_state_2\,
            main_5 => MODIN16_6,
            main_6 => MODIN16_5,
            main_7 => MODIN16_4);

    \LCD_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:rx_state_3\,
            clock_0 => \LCD_1:Net_9\,
            main_0 => \LCD_1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD_1:BUART:rx_state_0\,
            main_2 => \LCD_1:BUART:rx_bitclk_enable\,
            main_3 => \LCD_1:BUART:rx_state_3\,
            main_4 => \LCD_1:BUART:rx_state_2\,
            main_5 => MODIN16_6,
            main_6 => MODIN16_5,
            main_7 => MODIN16_4);

    \LCD_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_5 * main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_8) + (!main_0 * main_1 * !main_3 * !main_4 * !main_7 * !main_9)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:rx_state_2\,
            clock_0 => \LCD_1:Net_9\,
            main_0 => \LCD_1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD_1:BUART:rx_state_0\,
            main_2 => \LCD_1:BUART:rx_bitclk_enable\,
            main_3 => \LCD_1:BUART:rx_state_3\,
            main_4 => \LCD_1:BUART:rx_state_2\,
            main_5 => Net_697,
            main_6 => \LCD_1:BUART:rx_last\,
            main_7 => MODIN16_6,
            main_8 => MODIN16_5,
            main_9 => MODIN16_4);

    \LCD_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:rx_bitclk_enable\,
            clock_0 => \LCD_1:Net_9\,
            main_0 => \LCD_1:BUART:rx_count_2\,
            main_1 => \LCD_1:BUART:rx_count_1\,
            main_2 => \LCD_1:BUART:rx_count_0\);

    \LCD_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:rx_state_stop1_reg\,
            clock_0 => \LCD_1:Net_9\,
            main_0 => \LCD_1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD_1:BUART:rx_state_0\,
            main_2 => \LCD_1:BUART:rx_state_3\,
            main_3 => \LCD_1:BUART:rx_state_2\);

    MODIN13_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN13_1,
            clock_0 => \LCD_1:Net_9\,
            main_0 => \LCD_1:BUART:rx_count_2\,
            main_1 => \LCD_1:BUART:rx_count_1\,
            main_2 => Net_697,
            main_3 => MODIN13_1,
            main_4 => MODIN13_0);

    MODIN13_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => MODIN13_0,
            clock_0 => \LCD_1:Net_9\,
            main_0 => \LCD_1:BUART:rx_count_2\,
            main_1 => \LCD_1:BUART:rx_count_1\,
            main_2 => Net_697,
            main_3 => MODIN13_0);

    \LCD_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_6 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:rx_status_3\,
            clock_0 => \LCD_1:Net_9\,
            main_0 => \LCD_1:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD_1:BUART:rx_state_0\,
            main_2 => \LCD_1:BUART:rx_bitclk_enable\,
            main_3 => \LCD_1:BUART:rx_state_3\,
            main_4 => \LCD_1:BUART:rx_state_2\,
            main_5 => Net_697,
            main_6 => MODIN13_1,
            main_7 => MODIN13_0);

    \LCD_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_1:BUART:rx_last\,
            clock_0 => \LCD_1:Net_9\,
            main_0 => Net_697);

    \LCD_2:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:txn\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => \LCD_2:BUART:txn\,
            main_1 => \LCD_2:BUART:tx_state_1\,
            main_2 => \LCD_2:BUART:tx_state_0\,
            main_3 => \LCD_2:BUART:tx_shift_out\,
            main_4 => \LCD_2:BUART:tx_state_2\,
            main_5 => \LCD_2:BUART:tx_bitclk\,
            main_6 => \LCD_2:BUART:tx_counter_dp\);

    \LCD_2:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:tx_state_1\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => \LCD_2:BUART:tx_state_1\,
            main_1 => \LCD_2:BUART:tx_state_0\,
            main_2 => \LCD_2:BUART:tx_state_2\,
            main_3 => \LCD_2:BUART:tx_bitclk\,
            main_4 => \LCD_2:BUART:tx_counter_dp\);

    \LCD_2:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:tx_state_0\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => \LCD_2:BUART:tx_state_1\,
            main_1 => \LCD_2:BUART:tx_state_0\,
            main_2 => \LCD_2:BUART:tx_fifo_empty\,
            main_3 => \LCD_2:BUART:tx_state_2\,
            main_4 => \LCD_2:BUART:tx_bitclk\);

    \LCD_2:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:tx_state_2\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => \LCD_2:BUART:tx_state_1\,
            main_1 => \LCD_2:BUART:tx_state_0\,
            main_2 => \LCD_2:BUART:tx_state_2\,
            main_3 => \LCD_2:BUART:tx_bitclk\,
            main_4 => \LCD_2:BUART:tx_counter_dp\);

    \LCD_2:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:tx_bitclk\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => \LCD_2:BUART:tx_bitclk_dp\);

    \LCD_2:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:tx_ctrl_mark_last\,
            clock_0 => \LCD_2:Net_9\);

    \LCD_2:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:rx_state_0\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => \LCD_2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD_2:BUART:rx_state_0\,
            main_2 => \LCD_2:BUART:rx_bitclk_enable\,
            main_3 => \LCD_2:BUART:rx_state_3\,
            main_4 => \LCD_2:BUART:rx_state_2\,
            main_5 => \LCD_2:BUART:rx_count_6\,
            main_6 => \LCD_2:BUART:rx_count_5\,
            main_7 => \LCD_2:BUART:rx_count_4\,
            main_8 => \LCD_2:BUART:pollcount_1\,
            main_9 => Net_68,
            main_10 => \LCD_2:BUART:pollcount_0\);

    \LCD_2:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:rx_load_fifo\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => \LCD_2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD_2:BUART:rx_state_0\,
            main_2 => \LCD_2:BUART:rx_bitclk_enable\,
            main_3 => \LCD_2:BUART:rx_state_3\,
            main_4 => \LCD_2:BUART:rx_state_2\,
            main_5 => \LCD_2:BUART:rx_count_6\,
            main_6 => \LCD_2:BUART:rx_count_5\,
            main_7 => \LCD_2:BUART:rx_count_4\);

    \LCD_2:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:rx_state_3\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => \LCD_2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD_2:BUART:rx_state_0\,
            main_2 => \LCD_2:BUART:rx_bitclk_enable\,
            main_3 => \LCD_2:BUART:rx_state_3\,
            main_4 => \LCD_2:BUART:rx_state_2\,
            main_5 => \LCD_2:BUART:rx_count_6\,
            main_6 => \LCD_2:BUART:rx_count_5\,
            main_7 => \LCD_2:BUART:rx_count_4\);

    \LCD_2:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:rx_state_2\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => \LCD_2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD_2:BUART:rx_state_0\,
            main_2 => \LCD_2:BUART:rx_bitclk_enable\,
            main_3 => \LCD_2:BUART:rx_state_3\,
            main_4 => \LCD_2:BUART:rx_state_2\,
            main_5 => \LCD_2:BUART:rx_count_6\,
            main_6 => \LCD_2:BUART:rx_count_5\,
            main_7 => \LCD_2:BUART:rx_count_4\,
            main_8 => Net_68,
            main_9 => \LCD_2:BUART:rx_last\);

    \LCD_2:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:rx_bitclk_enable\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => \LCD_2:BUART:rx_count_2\,
            main_1 => \LCD_2:BUART:rx_count_1\,
            main_2 => \LCD_2:BUART:rx_count_0\);

    \LCD_2:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:rx_state_stop1_reg\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => \LCD_2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD_2:BUART:rx_state_0\,
            main_2 => \LCD_2:BUART:rx_state_3\,
            main_3 => \LCD_2:BUART:rx_state_2\);

    \LCD_2:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:pollcount_1\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => \LCD_2:BUART:rx_count_2\,
            main_1 => \LCD_2:BUART:rx_count_1\,
            main_2 => \LCD_2:BUART:pollcount_1\,
            main_3 => Net_68,
            main_4 => \LCD_2:BUART:pollcount_0\);

    \LCD_2:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:pollcount_0\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => \LCD_2:BUART:rx_count_2\,
            main_1 => \LCD_2:BUART:rx_count_1\,
            main_2 => Net_68,
            main_3 => \LCD_2:BUART:pollcount_0\);

    \LCD_2:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:rx_status_3\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => \LCD_2:BUART:tx_ctrl_mark_last\,
            main_1 => \LCD_2:BUART:rx_state_0\,
            main_2 => \LCD_2:BUART:rx_bitclk_enable\,
            main_3 => \LCD_2:BUART:rx_state_3\,
            main_4 => \LCD_2:BUART:rx_state_2\,
            main_5 => \LCD_2:BUART:pollcount_1\,
            main_6 => Net_68,
            main_7 => \LCD_2:BUART:pollcount_0\);

    \LCD_2:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \LCD_2:BUART:rx_last\,
            clock_0 => \LCD_2:Net_9\,
            main_0 => Net_68);

END __DEFAULT__;
