/*
MIT License

Copyright (c) 2019 Antmicro

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this perm notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.
*/
// THIS IS NOT THE ORIGINAL ANTMICRO FILE
package antmicro.CSR

import chisel3._

class ClearCSR(dataWidth: Int) extends Module{
  val io = IO(new Bundle{
    val csr = Flipped(new CSRRegBundle(dataWidth))
    val value = Output(UInt(dataWidth.W))
    val clear = Input(UInt(dataWidth.W))
  })

  val reg = RegInit(0.U(dataWidth.W))

  io.csr.dataIn := reg
  io.value := reg

  when(io.csr.dataWrite){
    reg := reg | io.csr.dataOut
  }.otherwise{
    reg := reg & (~io.clear).asUInt
  }
}

object ClearCSR {
  def apply(clear : UInt, csrCtl : CSRRegBundle, dataWidth: Int): UInt = {
    val csr = Module(new ClearCSR(dataWidth))

    csr.io.clear := clear

    csr.io.csr <> csrCtl

    csr.io.value
  }
}

object PulseCSR {
  def apply(csrCtl: CSRRegBundle, dataWidth: Int): UInt = {
    val csr = Module(new ClearCSR(dataWidth))

    csr.io.clear := chisel3.util.Fill(dataWidth, 1.U)
    csr.io.csr <> csrCtl
    csr.io.value
  }
}

import chisel3.util.{Valid, log2Ceil}
class ClearReg(dataWidth: Int) extends Module{
  val io = IO(new Bundle{
    val set = Input(Valid(UInt(log2Ceil(dataWidth).W)))
    val value = Output(UInt(dataWidth.W))
    val clear = Input(Valid(UInt(log2Ceil(dataWidth).W)))
  })

  val reg = RegInit(0.U(dataWidth.W))
  io.value := reg

  when(io.set.valid){
    reg := reg | (1.U << io.set.bits)
  }.otherwise{
    reg := reg & ~(1.U << io.clear.bits).asUInt
  }
}

object ClearReg {
  def apply(set: Valid[UInt], clear : Valid[UInt], dataWidth: Int): UInt = {
    val reg = Module(new ClearReg(dataWidth))
    reg.io.clear := clear
    reg.io.set := set
    reg.io.value
  }
}