// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

// DATE "04/13/2017 04:02:00"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \KEY[0]~input_o ;
wire \KEY[0]~inputCLKENA0_outclk ;
wire \Add2~1_sumout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \PC~0_combout ;
wire \Add2~2 ;
wire \Add2~6 ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \imem~27_combout ;
wire \imem~28_combout ;
wire \Add2~9_sumout ;
wire \imem~21_combout ;
wire \imem~22_combout ;
wire \Add2~5_sumout ;
wire \Add0~2 ;
wire \Add0~6 ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \SW[5]~input_o ;
wire \isbranch_D~2_combout ;
wire \isbranch_A~q ;
wire \isnop_A~q ;
wire \mispred~0_combout ;
wire \imem~8_combout ;
wire \imem~18_combout ;
wire \imem~16_combout ;
wire \Selector16~0_combout ;
wire \imem~25_combout ;
wire \imem~26_combout ;
wire \Selector19~0_combout ;
wire \imem~15_combout ;
wire \Selector14~0_combout ;
wire \imem~12_combout ;
wire \Selector17~1_combout ;
wire \imem~17_combout ;
wire \Selector17~0_combout ;
wire \Selector17~2_combout ;
wire \Selector17~3_combout ;
wire \Selector56~6_combout ;
wire \imem~33_combout ;
wire \Selector23~0_combout ;
wire \imem~30_combout ;
wire \isnop_M~feeder_combout ;
wire \isnop_M~q ;
wire \destreg_M[1]~feeder_combout ;
wire \imem~32_combout ;
wire \imem~31_combout ;
wire \Selector21~0_combout ;
wire \rt_match_M~0_combout ;
wire \Selector20~0_combout ;
wire \rt_match_M~combout ;
wire \aluin2_A~0_combout ;
wire \Selector49~0_combout ;
wire \Selector48~0_combout ;
wire \regs[8][31]~feeder_combout ;
wire \imem~14_combout ;
wire \wrreg_D~0_combout ;
wire \wrreg_A~q ;
wire \wrreg_M~q ;
wire \Decoder3~3_combout ;
wire \destreg_M[2]~DUPLICATE_q ;
wire \Decoder3~12_combout ;
wire \regs[8][31]~q ;
wire \regs[4][31]~feeder_combout ;
wire \Decoder3~0_combout ;
wire \Decoder3~9_combout ;
wire \regs[4][31]~q ;
wire \regs[0][31]~feeder_combout ;
wire \Decoder3~1_combout ;
wire \regs[0][31]~q ;
wire \Decoder3~15_combout ;
wire \regs[12][31]~q ;
wire \Mux32~0_combout ;
wire \Decoder3~2_combout ;
wire \regs[5][31]~q ;
wire \Decoder3~6_combout ;
wire \regs[1][31]~q ;
wire \Decoder3~16_combout ;
wire \regs[13][31]~q ;
wire \Decoder3~13_combout ;
wire \regs[9][31]~q ;
wire \Mux32~1_combout ;
wire \regs[11][31]~feeder_combout ;
wire \Decoder3~14_combout ;
wire \regs[11][31]~q ;
wire \Decoder3~8_combout ;
wire \regs[3][31]~q ;
wire \Decoder3~11_combout ;
wire \regs[7][31]~q ;
wire \Decoder3~5_combout ;
wire \regs[15][31]~q ;
wire \Mux32~3_combout ;
wire \Decoder3~7_combout ;
wire \regs[2][31]~q ;
wire \Decoder3~17_combout ;
wire \regs[14][31]~q ;
wire \regs[6][31]~feeder_combout ;
wire \Decoder3~10_combout ;
wire \regs[6][31]~q ;
wire \Mux32~2_combout ;
wire \Mux32~4_combout ;
wire \RTval_D[31]~30_combout ;
wire \aluin2_A~31_combout ;
wire \Selector56~11_combout ;
wire \SW[1]~input_o ;
wire \KEY[1]~input_o ;
wire \imem~5_combout ;
wire \comb~0_combout ;
wire \comb~3_combout ;
wire \imem~10_combout ;
wire \ldmem_M~q ;
wire \mem_fwd[27]~113_combout ;
wire \Selector33~0_combout ;
wire \Selector49~1_combout ;
wire \Add2~49_sumout ;
wire \dmem_rtl_0_bypass[57]~1_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \wrmem_D~0_combout ;
wire \wrmem_A~q ;
wire \wrmem_M~q ;
wire \MemWE~0_combout ;
wire \Selector54~0_combout ;
wire \imem~29_combout ;
wire \memaddr_M[30]~feeder_combout ;
wire \regs[3][8]~feeder_combout ;
wire \regs[3][8]~q ;
wire \regs[1][8]~q ;
wire \regs[0][8]~feeder_combout ;
wire \regs[0][8]~q ;
wire \regs[2][8]~feeder_combout ;
wire \regs[2][8]~q ;
wire \Mux55~0_combout ;
wire \Decoder3~4_combout ;
wire \regs[10][8]~q ;
wire \regs[9][8]~feeder_combout ;
wire \regs[9][8]~q ;
wire \regs[11][8]~q ;
wire \regs[8][8]~q ;
wire \Mux55~2_combout ;
wire \regs[12][8]~q ;
wire \regs[13][8]~feeder_combout ;
wire \regs[13][8]~q ;
wire \regs[14][8]~q ;
wire \Mux55~3_combout ;
wire \regs[5][8]~feeder_combout ;
wire \regs[5][8]~q ;
wire \regs[4][8]~feeder_combout ;
wire \regs[4][8]~q ;
wire \regs[7][8]~q ;
wire \regs[6][8]~feeder_combout ;
wire \regs[6][8]~q ;
wire \Mux55~1_combout ;
wire \Mux55~4_combout ;
wire \aluin2_A~7_combout ;
wire \Selector48~1_combout ;
wire \Add2~25_sumout ;
wire \rs_match_M~0_combout ;
wire \rs_match_M~combout ;
wire \SW[7]~input_o ;
wire \mem_fwd[7]~28_combout ;
wire \mem_fwd[7]~38_combout ;
wire \mem_fwd[7]~29_combout ;
wire \regs[10][7]~q ;
wire \regs[2][7]~q ;
wire \regs[14][7]~q ;
wire \regs[6][7]~q ;
wire \Mux56~2_combout ;
wire \regs[9][7]~feeder_combout ;
wire \regs[9][7]~q ;
wire \regs[5][7]~feeder_combout ;
wire \regs[5][7]~q ;
wire \regs[13][7]~q ;
wire \regs[1][7]~q ;
wire \Mux56~1_combout ;
wire \regs[15][7]~q ;
wire \regs[7][7]~q ;
wire \regs[11][7]~q ;
wire \regs[3][7]~q ;
wire \Mux56~3_combout ;
wire \regs[4][7]~q ;
wire \regs[0][7]~feeder_combout ;
wire \regs[0][7]~q ;
wire \regs[12][7]~q ;
wire \regs[8][7]~feeder_combout ;
wire \regs[8][7]~q ;
wire \Mux56~0_combout ;
wire \Mux56~4_combout ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \PC~24_combout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \dmem_rtl_0_bypass[33]~3_combout ;
wire \mem_fwd[2]~21_combout ;
wire \dmem_rtl_0_bypass[5]~feeder_combout ;
wire \dmem~2_combout ;
wire \Equal5~0_combout ;
wire \mem_fwd[26]~67_combout ;
wire \Selector54~1_combout ;
wire \Add2~37_sumout ;
wire \regs[0][28]~q ;
wire \regs[15][28]~feeder_combout ;
wire \regs[15][28]~q ;
wire \imem~11_combout ;
wire \regs[10][28]~q ;
wire \regs[5][28]~feeder_combout ;
wire \regs[5][28]~q ;
wire \Mux3~0_combout ;
wire \mem_fwd[28]~108_combout ;
wire \RSreg_D[1]~15_combout ;
wire \RSreg_D[28]~38_combout ;
wire \RSreg_D[28]~39_combout ;
wire \MemWE~combout ;
wire \dmem~1_combout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \mem_fwd[25]~74_combout ;
wire \Selector27~0_combout ;
wire \aluin2_A~18_combout ;
wire \mem_fwd[24]~77_combout ;
wire \wmemval_M[24]~feeder_combout ;
wire \regs[0][10]~feeder_combout ;
wire \regs[0][10]~q ;
wire \regs[15][10]~q ;
wire \regs[10][10]~q ;
wire \regs[5][10]~q ;
wire \Mux21~0_combout ;
wire \dmem_rtl_0_bypass[49]~8_combout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \mem_fwd[16]~97_combout ;
wire \SW[2]~input_o ;
wire \KEY[2]~input_o ;
wire \mem_fwd[2]~181_combout ;
wire \regs[4][29]~q ;
wire \regs[12][29]~q ;
wire \regs[8][29]~feeder_combout ;
wire \regs[8][29]~q ;
wire \Mux34~0_combout ;
wire \regs[5][29]~q ;
wire \regs[9][29]~q ;
wire \regs[1][29]~q ;
wire \regs[13][29]~q ;
wire \Mux34~1_combout ;
wire \regs[6][29]~feeder_combout ;
wire \regs[6][29]~q ;
wire \regs[10][29]~q ;
wire \regs[2][29]~q ;
wire \regs[14][29]~q ;
wire \Mux34~2_combout ;
wire \regs[3][29]~q ;
wire \regs[15][29]~q ;
wire \regs[7][29]~q ;
wire \regs[11][29]~q ;
wire \Mux34~3_combout ;
wire \Mux34~4_combout ;
wire \RTval_D[29]~29_combout ;
wire \aluin2_A~30_combout ;
wire \aluin2_A[29]~DUPLICATE_q ;
wire \regs[5][27]~q ;
wire \regs[9][27]~q ;
wire \regs[13][27]~q ;
wire \regs[1][27]~q ;
wire \Mux36~1_combout ;
wire \regs[8][27]~q ;
wire \regs[0][27]~q ;
wire \regs[12][27]~q ;
wire \regs[4][27]~feeder_combout ;
wire \regs[4][27]~q ;
wire \Mux36~0_combout ;
wire \regs[3][27]~q ;
wire \regs[7][27]~q ;
wire \regs[11][27]~q ;
wire \Mux36~3_combout ;
wire \regs[6][27]~q ;
wire \regs[2][27]~q ;
wire \regs[10][27]~q ;
wire \regs[14][27]~q ;
wire \Mux36~2_combout ;
wire \Mux36~4_combout ;
wire \RTval_D[27]~27_combout ;
wire \aluin2_A~28_combout ;
wire \regs[10][26]~q ;
wire \regs[9][26]~q ;
wire \regs[11][26]~q ;
wire \regs[8][26]~feeder_combout ;
wire \regs[8][26]~q ;
wire \Mux37~2_combout ;
wire \regs[6][26]~feeder_combout ;
wire \regs[6][26]~q ;
wire \regs[7][26]~q ;
wire \regs[4][26]~feeder_combout ;
wire \regs[4][26]~q ;
wire \Mux37~1_combout ;
wire \regs[13][26]~q ;
wire \regs[15][26]~q ;
wire \regs[14][26]~q ;
wire \regs[12][26]~q ;
wire \Mux37~3_combout ;
wire \regs[0][26]~feeder_combout ;
wire \regs[0][26]~q ;
wire \regs[2][26]~q ;
wire \regs[1][26]~feeder_combout ;
wire \regs[1][26]~q ;
wire \regs[3][26]~q ;
wire \Mux37~0_combout ;
wire \Mux37~4_combout ;
wire \RTval_D[26]~16_combout ;
wire \aluin2_A~17_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \mem_fwd[23]~64_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \mem_fwd[6]~34_combout ;
wire \mem_fwd[2]~30_combout ;
wire \mem_fwd[6]~35_combout ;
wire \SW[6]~input_o ;
wire \mem_fwd[6]~31_combout ;
wire \mem_fwd[6]~37_combout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \SW[9]~input_o ;
wire \mem_fwd[12]~14_combout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \dmem_rtl_0_bypass[53]~2_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \mem_fwd[12]~13_combout ;
wire \mem_fwd[12]~15_combout ;
wire \regs[5][12]~feeder_combout ;
wire \regs[5][12]~q ;
wire \regs[10][12]~q ;
wire \regs[0][12]~q ;
wire \regs[15][12]~q ;
wire \Mux19~0_combout ;
wire \mem_fwd[12]~16_combout ;
wire \comb~6_combout ;
wire \RSreg_D[12]~2_combout ;
wire \dmem_rtl_0_bypass[51]~7_combout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \mem_fwd[11]~60_combout ;
wire \mem_fwd[11]~50_combout ;
wire \mem_fwd[11]~49_combout ;
wire \mem_fwd[11]~51_combout ;
wire \regs[5][11]~q ;
wire \regs[15][11]~q ;
wire \regs[10][11]~q ;
wire \regs[0][11]~feeder_combout ;
wire \regs[0][11]~q ;
wire \Mux20~0_combout ;
wire \comb~10_combout ;
wire \RSreg_D[11]~14_combout ;
wire \ShiftRight0~37_combout ;
wire \regs[9][22]~feeder_combout ;
wire \regs[9][22]~q ;
wire \regs[8][22]~feeder_combout ;
wire \regs[8][22]~q ;
wire \regs[10][22]~q ;
wire \regs[11][22]~q ;
wire \Mux41~2_combout ;
wire \regs[1][22]~q ;
wire \regs[0][22]~q ;
wire \regs[2][22]~feeder_combout ;
wire \regs[2][22]~q ;
wire \regs[3][22]~q ;
wire \Mux41~0_combout ;
wire \regs[13][22]~feeder_combout ;
wire \regs[13][22]~q ;
wire \regs[15][22]~q ;
wire \regs[14][22]~q ;
wire \regs[12][22]~q ;
wire \Mux41~3_combout ;
wire \regs[4][22]~feeder_combout ;
wire \regs[4][22]~q ;
wire \regs[6][22]~feeder_combout ;
wire \regs[6][22]~q ;
wire \regs[7][22]~q ;
wire \regs[5][22]~feeder_combout ;
wire \regs[5][22]~q ;
wire \Mux41~1_combout ;
wire \Mux41~4_combout ;
wire \ShiftRight0~29_combout ;
wire \ShiftRight0~39_combout ;
wire \ShiftRight0~52_combout ;
wire \PC~33_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \mem_fwd[13]~12_combout ;
wire \mem_fwd[13]~17_combout ;
wire \regs[15][13]~q ;
wire \regs[5][13]~feeder_combout ;
wire \regs[5][13]~q ;
wire \regs[0][13]~feeder_combout ;
wire \regs[0][13]~q ;
wire \regs[10][13]~q ;
wire \Mux18~0_combout ;
wire \mem_fwd[13]~11_combout ;
wire \comb~7_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \mem_fwd[4]~47_combout ;
wire \SW[4]~input_o ;
wire \mem_fwd[4]~160_combout ;
wire \mem_fwd[4]~43_combout ;
wire \mem_fwd[4]~44_combout ;
wire \mem_fwd[4]~45_combout ;
wire \regs[15][4]~q ;
wire \regs[0][4]~q ;
wire \regs[5][4]~q ;
wire \regs[10][4]~q ;
wire \Mux27~0_combout ;
wire \RSreg_D[4]~10_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \dmem_rtl_0_bypass[35]~6_combout ;
wire \mem_fwd[3]~164_combout ;
wire \SW[3]~input_o ;
wire \KEY[3]~input_o ;
wire \mem_fwd[3]~169_combout ;
wire \regs[15][3]~q ;
wire \regs[5][3]~q ;
wire \regs[10][3]~q ;
wire \regs[0][3]~q ;
wire \Mux28~0_combout ;
wire \RSreg_D[3]~9_combout ;
wire \Add1~2 ;
wire \Add1~6 ;
wire \Add1~10 ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~26 ;
wire \Add1~30 ;
wire \Add1~34 ;
wire \Add1~38 ;
wire \Add1~42 ;
wire \Add1~46 ;
wire \Add1~50 ;
wire \Add1~54 ;
wire \Add1~57_sumout ;
wire \PC~29_combout ;
wire \Add2~45_sumout ;
wire \Add0~18 ;
wire \Add0~22 ;
wire \Add0~26 ;
wire \Add0~30 ;
wire \Add0~34 ;
wire \Add0~38 ;
wire \Add0~42 ;
wire \Add0~46 ;
wire \Add0~50 ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \PC~30_combout ;
wire \Add2~54 ;
wire \Add2~57_sumout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \Add1~58 ;
wire \Add1~61_sumout ;
wire \PC~31_combout ;
wire \PC~32_combout ;
wire \Add2~58 ;
wire \Add2~61_sumout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Add1~62 ;
wire \Add1~65_sumout ;
wire \PC~34_combout ;
wire \Add2~62 ;
wire \Add2~65_sumout ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \HEXout[19]~20_combout ;
wire \Selector37~0_combout ;
wire \Selector37~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \mem_fwd[18]~85_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \mem_fwd[18]~139_combout ;
wire \regs[5][18]~q ;
wire \regs[4][18]~feeder_combout ;
wire \regs[4][18]~q ;
wire \regs[7][18]~q ;
wire \regs[6][18]~q ;
wire \Mux45~1_combout ;
wire \regs[10][18]~q ;
wire \regs[8][18]~feeder_combout ;
wire \regs[8][18]~q ;
wire \regs[9][18]~q ;
wire \regs[11][18]~q ;
wire \Mux45~2_combout ;
wire \regs[15][18]~q ;
wire \regs[12][18]~feeder_combout ;
wire \regs[12][18]~q ;
wire \regs[14][18]~q ;
wire \regs[13][18]~q ;
wire \Mux45~3_combout ;
wire \regs[2][18]~q ;
wire \regs[0][18]~feeder_combout ;
wire \regs[0][18]~q ;
wire \regs[3][18]~q ;
wire \regs[1][18]~feeder_combout ;
wire \regs[1][18]~q ;
wire \Mux45~0_combout ;
wire \Mux45~4_combout ;
wire \Add3~10 ;
wire \Add3~102 ;
wire \Add3~98 ;
wire \Add3~125_sumout ;
wire \aluin2_A~15_combout ;
wire \aluin2_A~8_combout ;
wire \Selector56~10_combout ;
wire \regs[10][0]~q ;
wire \regs[0][0]~feeder_combout ;
wire \regs[0][0]~q ;
wire \regs[15][0]~q ;
wire \regs[5][0]~feeder_combout ;
wire \regs[5][0]~q ;
wire \Mux31~0_combout ;
wire \RSreg_D[0]~0_combout ;
wire \Add4~2 ;
wire \Add4~3 ;
wire \Add4~6 ;
wire \Add4~7 ;
wire \Add4~22 ;
wire \Add4~23 ;
wire \Add4~46 ;
wire \Add4~47 ;
wire \Add4~42 ;
wire \Add4~43 ;
wire \Add4~38 ;
wire \Add4~39 ;
wire \Add4~34 ;
wire \Add4~35 ;
wire \Add4~30 ;
wire \Add4~31 ;
wire \Add4~26 ;
wire \Add4~27 ;
wire \Add4~58 ;
wire \Add4~59 ;
wire \Add4~54 ;
wire \Add4~55 ;
wire \Add4~50 ;
wire \Add4~51 ;
wire \Add4~18 ;
wire \Add4~19 ;
wire \Add4~14 ;
wire \Add4~15 ;
wire \Add4~10 ;
wire \Add4~11 ;
wire \Add4~102 ;
wire \Add4~103 ;
wire \Add4~98 ;
wire \Add4~99 ;
wire \Add4~125_sumout ;
wire \Selector39~2_combout ;
wire \mem_fwd[17]~124_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \mem_fwd[17]~125_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \mem_fwd[17]~127_combout ;
wire \regs[10][17]~q ;
wire \regs[14][17]~q ;
wire \regs[2][17]~q ;
wire \regs[6][17]~feeder_combout ;
wire \regs[6][17]~q ;
wire \Mux46~2_combout ;
wire \regs[5][17]~feeder_combout ;
wire \regs[5][17]~q ;
wire \regs[9][17]~q ;
wire \regs[1][17]~feeder_combout ;
wire \regs[1][17]~q ;
wire \regs[13][17]~q ;
wire \Mux46~1_combout ;
wire \regs[3][17]~feeder_combout ;
wire \regs[3][17]~q ;
wire \regs[15][17]~q ;
wire \regs[11][17]~q ;
wire \regs[7][17]~q ;
wire \Mux46~3_combout ;
wire \regs[4][17]~q ;
wire \regs[8][17]~feeder_combout ;
wire \regs[8][17]~q ;
wire \regs[0][17]~DUPLICATE_q ;
wire \regs[12][17]~q ;
wire \Mux46~0_combout ;
wire \Mux46~4_combout ;
wire \RTval_D[17]~31_combout ;
wire \aluin2_A~32_combout ;
wire \Add4~126 ;
wire \Add4~127 ;
wire \Add4~85_sumout ;
wire \Selector38~0_combout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \mem_fwd[21]~94_combout ;
wire \Add3~82 ;
wire \Add3~78 ;
wire \Add3~93_sumout ;
wire \Add4~86 ;
wire \Add4~87 ;
wire \Add4~82 ;
wire \Add4~83 ;
wire \Add4~78 ;
wire \Add4~79 ;
wire \Add4~93_sumout ;
wire \pcpred_A[21]~DUPLICATE_q ;
wire \Selector35~0_combout ;
wire \ShiftRight0~17_combout ;
wire \ShiftRight0~19_combout ;
wire \ShiftRight0~54_combout ;
wire \Selector35~1_combout ;
wire \Selector35~2_combout ;
wire \mem_fwd[21]~92_combout ;
wire \mem_fwd[21]~95_combout ;
wire \regs[7][21]~feeder_combout ;
wire \regs[7][21]~q ;
wire \regs[3][21]~q ;
wire \regs[11][21]~q ;
wire \regs[15][21]~q ;
wire \Mux42~3_combout ;
wire \regs[2][21]~feeder_combout ;
wire \regs[2][21]~q ;
wire \regs[6][21]~q ;
wire \regs[10][21]~q ;
wire \regs[14][21]~q ;
wire \Mux42~2_combout ;
wire \regs[9][21]~q ;
wire \regs[1][21]~q ;
wire \regs[5][21]~q ;
wire \regs[13][21]~q ;
wire \Mux42~1_combout ;
wire \regs[8][21]~feeder_combout ;
wire \regs[8][21]~q ;
wire \regs[4][21]~q ;
wire \regs[12][21]~q ;
wire \regs[0][21]~feeder_combout ;
wire \regs[0][21]~DUPLICATE_q ;
wire \Mux42~0_combout ;
wire \Mux42~4_combout ;
wire \RTval_D[21]~23_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \mem_fwd[21]~93_combout ;
wire \mem_fwd[21]~96_combout ;
wire \RSreg_D[21]~30_combout ;
wire \regs[0][21]~q ;
wire \Mux10~0_combout ;
wire \RSreg_D[21]~31_combout ;
wire \ShiftRight0~27_combout ;
wire \ShiftRight0~40_combout ;
wire \Selector38~1_combout ;
wire \Add3~126 ;
wire \Add3~85_sumout ;
wire \Selector38~2_combout ;
wire \RTval_D[18]~21_combout ;
wire \aluin2_A~22_combout ;
wire \Add3~86 ;
wire \Add3~81_sumout ;
wire \RSreg_D[19]~26_combout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \mem_fwd[19]~83_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \mem_fwd[19]~82_combout ;
wire \mem_fwd[19]~87_combout ;
wire \mem_fwd[19]~81_combout ;
wire \regs[15][19]~q ;
wire \regs[5][19]~feeder_combout ;
wire \regs[5][19]~q ;
wire \regs[10][19]~q ;
wire \regs[0][19]~q ;
wire \Mux12~0_combout ;
wire \RSreg_D[19]~27_combout ;
wire \Add1~66 ;
wire \Add1~69_sumout ;
wire \HEXout[0]~0_combout ;
wire \PC~35_combout ;
wire \PC~36_combout ;
wire \Add2~66 ;
wire \Add2~69_sumout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \PC~37_combout ;
wire \Add1~70 ;
wire \Add1~73_sumout ;
wire \PC~38_combout ;
wire \Add2~70 ;
wire \Add2~73_sumout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \Add1~74 ;
wire \Add1~77_sumout ;
wire \PC~39_combout ;
wire \PC~40_combout ;
wire \Add2~74 ;
wire \Add2~77_sumout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \Add1~78 ;
wire \Add1~81_sumout ;
wire \PC~41_combout ;
wire \PC~42_combout ;
wire \Add2~78 ;
wire \Add2~81_sumout ;
wire \aluin2_A~23_combout ;
wire \Selector34~0_combout ;
wire \Selector34~1_combout ;
wire \Add4~94 ;
wire \Add4~95 ;
wire \Add4~89_sumout ;
wire \Add3~94 ;
wire \Add3~89_sumout ;
wire \Selector34~2_combout ;
wire \RTval_D[22]~22_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \mem_fwd[22]~90_combout ;
wire \memaddr_M[22]~feeder_combout ;
wire \mem_fwd[22]~89_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \mem_fwd[22]~91_combout ;
wire \Mux9~0_combout ;
wire \RSreg_D[22]~32_combout ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~26_combout ;
wire \ShiftRight0~62_combout ;
wire \ShiftRight0~63_combout ;
wire \ShiftRight0~64_combout ;
wire \Selector46~3_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \mem_fwd[9]~56_combout ;
wire \mem_fwd[9]~57_combout ;
wire \regs[3][9]~q ;
wire \regs[11][9]~q ;
wire \regs[7][9]~q ;
wire \regs[15][9]~q ;
wire \Mux54~3_combout ;
wire \regs[0][9]~q ;
wire \regs[4][9]~feeder_combout ;
wire \regs[4][9]~q ;
wire \regs[12][9]~q ;
wire \regs[8][9]~feeder_combout ;
wire \regs[8][9]~q ;
wire \Mux54~0_combout ;
wire \regs[1][9]~feeder_combout ;
wire \regs[1][9]~q ;
wire \regs[5][9]~q ;
wire \regs[13][9]~q ;
wire \regs[9][9]~feeder_combout ;
wire \regs[9][9]~q ;
wire \Mux54~1_combout ;
wire \regs[10][9]~q ;
wire \regs[6][9]~q ;
wire \regs[2][9]~feeder_combout ;
wire \regs[2][9]~q ;
wire \regs[14][9]~q ;
wire \Mux54~2_combout ;
wire \Mux54~4_combout ;
wire \RTval_D[9]~14_combout ;
wire \dmem_rtl_0_bypass[47]~9_combout ;
wire \mem_fwd[9]~55_combout ;
wire \Mux22~0_combout ;
wire \mem_fwd[9]~58_combout ;
wire \mem_fwd[9]~152_combout ;
wire \RSreg_D[9]~12_combout ;
wire \Add4~57_sumout ;
wire \Selector47~0_combout ;
wire \Add3~26 ;
wire \Add3~57_sumout ;
wire \Selector47~1_combout ;
wire \Selector47~2_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \mem_fwd[6]~33_combout ;
wire \mem_fwd[6]~32_combout ;
wire \mem_fwd[6]~36_combout ;
wire \regs[15][6]~q ;
wire \regs[5][6]~q ;
wire \regs[0][6]~feeder_combout ;
wire \regs[0][6]~q ;
wire \regs[10][6]~q ;
wire \Mux25~0_combout ;
wire \comb~11_combout ;
wire \RSreg_D[6]~6_combout ;
wire \ShiftRight0~12_combout ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~14_combout ;
wire \ShiftRight0~6_combout ;
wire \ShiftRight0~56_combout ;
wire \ShiftRight0~9_combout ;
wire \ShiftRight0~8_combout ;
wire \ShiftRight0~57_combout ;
wire \Selector52~1_combout ;
wire \Selector52~2_combout ;
wire \Add3~2 ;
wire \Add3~6 ;
wire \Add3~22 ;
wire \Add3~46 ;
wire \Add3~41_sumout ;
wire \Add4~41_sumout ;
wire \Selector49~6_combout ;
wire \Selector52~0_combout ;
wire \Selector52~3_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \mem_fwd[23]~63_combout ;
wire \mem_fwd[23]~66_combout ;
wire \Add4~90 ;
wire \Add4~91 ;
wire \Add4~61_sumout ;
wire \PC~43_combout ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \Add1~82 ;
wire \Add1~85_sumout ;
wire \PC~44_combout ;
wire \Add2~82 ;
wire \Add2~85_sumout ;
wire \Selector33~1_combout ;
wire \ShiftRight0~49_combout ;
wire \Selector33~2_combout ;
wire \Selector25~0_combout ;
wire \Selector33~3_combout ;
wire \RSreg_D[23]~16_combout ;
wire \regs[5][23]~q ;
wire \regs[15][23]~q ;
wire \regs[0][23]~q ;
wire \regs[10][23]~q ;
wire \Mux8~0_combout ;
wire \RSreg_D[23]~17_combout ;
wire \Add3~90 ;
wire \Add3~61_sumout ;
wire \Selector33~4_combout ;
wire \mem_fwd[23]~62_combout ;
wire \mem_fwd[23]~65_combout ;
wire \regs[1][23]~q ;
wire \regs[9][23]~feeder_combout ;
wire \regs[9][23]~q ;
wire \regs[13][23]~q ;
wire \Mux40~1_combout ;
wire \regs[7][23]~q ;
wire \regs[3][23]~q ;
wire \regs[11][23]~q ;
wire \Mux40~3_combout ;
wire \regs[2][23]~q ;
wire \regs[6][23]~q ;
wire \regs[14][23]~q ;
wire \Mux40~2_combout ;
wire \regs[4][23]~q ;
wire \regs[8][23]~feeder_combout ;
wire \regs[8][23]~q ;
wire \regs[12][23]~q ;
wire \Mux40~0_combout ;
wire \Mux40~4_combout ;
wire \RTval_D[23]~15_combout ;
wire \aluin2_A~16_combout ;
wire \Add4~62 ;
wire \Add4~63 ;
wire \Add4~74 ;
wire \Add4~75 ;
wire \Add4~70 ;
wire \Add4~71 ;
wire \Add4~66 ;
wire \Add4~67 ;
wire \Add4~110 ;
wire \Add4~111 ;
wire \Add4~106 ;
wire \Add4~107 ;
wire \Add4~117_sumout ;
wire \Add3~70 ;
wire \Add3~66 ;
wire \Add3~110 ;
wire \Add3~106 ;
wire \Add3~117_sumout ;
wire \PC~50_combout ;
wire \Add1~86 ;
wire \Add1~98 ;
wire \Add1~94 ;
wire \Add1~90 ;
wire \Add1~106 ;
wire \Add1~101_sumout ;
wire \PC~52_combout ;
wire \Add1~105_sumout ;
wire \Add1~93_sumout ;
wire \PC~47_combout ;
wire \Add0~86 ;
wire \Add0~97_sumout ;
wire \PC~49_combout ;
wire \Add1~97_sumout ;
wire \PC~60_combout ;
wire \Add2~86 ;
wire \Add2~97_sumout ;
wire \Add0~98 ;
wire \Add0~93_sumout ;
wire \PC~48_combout ;
wire \Add2~98 ;
wire \Add2~93_sumout ;
wire \Add0~94 ;
wire \Add0~89_sumout ;
wire \Add1~89_sumout ;
wire \PC~45_combout ;
wire \PC~46_combout ;
wire \Add2~94 ;
wire \Add2~89_sumout ;
wire \Add0~90 ;
wire \Add0~105_sumout ;
wire \PC~53_combout ;
wire \Add2~90 ;
wire \Add2~105_sumout ;
wire \Add0~106 ;
wire \Add0~101_sumout ;
wire \PC~51_combout ;
wire \Add2~106 ;
wire \Add2~101_sumout ;
wire \Add0~102 ;
wire \Add0~113_sumout ;
wire \PC~56_combout ;
wire \Add1~102 ;
wire \Add1~113_sumout ;
wire \PC~57_combout ;
wire \Add2~102 ;
wire \Add2~113_sumout ;
wire \Selector27~1_combout ;
wire \Selector43~4_combout ;
wire \Selector27~2_combout ;
wire \Selector27~3_combout ;
wire \memaddr_M[29]~feeder_combout ;
wire \mem_fwd[29]~120_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \mem_fwd[29]~131_combout ;
wire \mem_fwd[29]~121_combout ;
wire \regs[0][29]~feeder_combout ;
wire \regs[0][29]~q ;
wire \Mux2~0_combout ;
wire \RSreg_D[29]~40_combout ;
wire \RSreg_D[29]~41_combout ;
wire \ShiftRight0~50_combout ;
wire \ShiftRight0~47_combout ;
wire \ShiftRight0~58_combout ;
wire \ShiftRight0~45_combout ;
wire \ShiftRight0~44_combout ;
wire \ShiftRight0~59_combout ;
wire \ShiftRight0~60_combout ;
wire \Selector53~1_combout ;
wire \Selector53~2_combout ;
wire \Selector53~3_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \mem_fwd[2]~20_combout ;
wire \mem_fwd[2]~23_combout ;
wire \regs[0][2]~feeder_combout ;
wire \regs[0][2]~q ;
wire \regs[10][2]~q ;
wire \regs[5][2]~feeder_combout ;
wire \regs[5][2]~q ;
wire \Mux29~0_combout ;
wire \RSreg_D[2]~5_combout ;
wire \Add4~21_sumout ;
wire \Add3~21_sumout ;
wire \Selector54~4_combout ;
wire \Selector54~5_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \mem_fwd[13]~185_combout ;
wire \regs[1][13]~q ;
wire \regs[9][13]~feeder_combout ;
wire \regs[9][13]~q ;
wire \regs[13][13]~q ;
wire \Mux50~1_combout ;
wire \regs[7][13]~q ;
wire \regs[11][13]~q ;
wire \regs[3][13]~feeder_combout ;
wire \regs[3][13]~q ;
wire \Mux50~3_combout ;
wire \regs[4][13]~q ;
wire \regs[8][13]~q ;
wire \regs[12][13]~q ;
wire \Mux50~0_combout ;
wire \regs[2][13]~q ;
wire \regs[14][13]~q ;
wire \regs[6][13]~feeder_combout ;
wire \regs[6][13]~q ;
wire \Mux50~2_combout ;
wire \Mux50~4_combout ;
wire \RTval_D[13]~1_combout ;
wire \aluin2_A~2_combout ;
wire \Add3~58 ;
wire \Add3~54 ;
wire \Add3~50 ;
wire \Add3~18 ;
wire \Add3~14 ;
wire \Add3~9_sumout ;
wire \Add4~9_sumout ;
wire \ShiftRight0~30_combout ;
wire \Selector42~2_combout ;
wire \Selector42~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \mem_fwd[16]~135_combout ;
wire \regs[9][16]~q ;
wire \regs[8][16]~feeder_combout ;
wire \regs[8][16]~q ;
wire \regs[10][16]~q ;
wire \regs[11][16]~q ;
wire \Mux47~2_combout ;
wire \regs[2][16]~feeder_combout ;
wire \regs[2][16]~q ;
wire \regs[0][16]~q ;
wire \regs[1][16]~feeder_combout ;
wire \regs[1][16]~q ;
wire \regs[3][16]~q ;
wire \Mux47~0_combout ;
wire \regs[12][16]~q ;
wire \regs[13][16]~q ;
wire \regs[15][16]~q ;
wire \regs[14][16]~q ;
wire \Mux47~3_combout ;
wire \regs[6][16]~q ;
wire \regs[5][16]~q ;
wire \regs[7][16]~q ;
wire \regs[4][16]~feeder_combout ;
wire \regs[4][16]~q ;
wire \Mux47~1_combout ;
wire \Mux47~4_combout ;
wire \RTval_D[16]~24_combout ;
wire \aluin2_A~25_combout ;
wire \Add4~97_sumout ;
wire \ShiftRight0~10_combout ;
wire \Selector40~0_combout ;
wire \Selector40~1_combout ;
wire \Add3~97_sumout ;
wire \Selector40~2_combout ;
wire \mem_fwd[16]~98_combout ;
wire \mem_fwd[16]~105_combout ;
wire \Mux15~0_combout ;
wire \RSreg_D[16]~33_combout ;
wire \RSreg_D[16]~34_combout ;
wire \ShiftRight0~24_combout ;
wire \ShiftRight0~32_combout ;
wire \Selector43~1_combout ;
wire \Selector43~2_combout ;
wire \RSreg_D[13]~3_combout ;
wire \aluin1_A[13]~DUPLICATE_q ;
wire \Add3~13_sumout ;
wire \Add4~13_sumout ;
wire \Selector43~0_combout ;
wire \Selector43~3_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \mem_fwd[10]~59_combout ;
wire \mem_fwd[10]~53_combout ;
wire \comb~9_combout ;
wire \RSreg_D[10]~13_combout ;
wire \Add3~53_sumout ;
wire \Selector56~1_combout ;
wire \Selector46~0_combout ;
wire \aluin1_A[10]~DUPLICATE_q ;
wire \Selector46~1_combout ;
wire \Add4~53_sumout ;
wire \Selector46~2_combout ;
wire \Selector46~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \mem_fwd[20]~80_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \mem_fwd[20]~88_combout ;
wire \Add4~77_sumout ;
wire \Selector36~0_combout ;
wire \Selector36~1_combout ;
wire \RSreg_D[20]~28_combout ;
wire \regs[0][20]~q ;
wire \regs[10][20]~q ;
wire \regs[15][20]~q ;
wire \Mux11~0_combout ;
wire \mem_fwd[20]~79_combout ;
wire \RSreg_D[20]~29_combout ;
wire \ShiftRight0~7_combout ;
wire \ShiftRight0~41_combout ;
wire \ShiftRight0~42_combout ;
wire \ShiftRight0~43_combout ;
wire \Add4~25_sumout ;
wire \Selector48~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \mem_fwd[24]~148_combout ;
wire \mem_fwd[24]~78_combout ;
wire \regs[15][24]~q ;
wire \regs[0][24]~q ;
wire \regs[5][24]~q ;
wire \regs[10][24]~q ;
wire \Mux7~0_combout ;
wire \RSreg_D[24]~18_combout ;
wire \RSreg_D[24]~19_combout ;
wire \Add4~73_sumout ;
wire \Selector32~1_combout ;
wire \Selector32~0_combout ;
wire \Selector32~2_combout ;
wire \Add3~62 ;
wire \Add3~73_sumout ;
wire \Selector32~3_combout ;
wire \regs[8][24]~feeder_combout ;
wire \regs[8][24]~q ;
wire \regs[9][24]~feeder_combout ;
wire \regs[9][24]~q ;
wire \regs[11][24]~q ;
wire \Mux39~2_combout ;
wire \regs[2][24]~feeder_combout ;
wire \regs[2][24]~q ;
wire \regs[3][24]~q ;
wire \regs[1][24]~feeder_combout ;
wire \regs[1][24]~q ;
wire \Mux39~0_combout ;
wire \regs[12][24]~feeder_combout ;
wire \regs[12][24]~q ;
wire \regs[14][24]~q ;
wire \regs[13][24]~feeder_combout ;
wire \regs[13][24]~q ;
wire \Mux39~3_combout ;
wire \regs[4][24]~feeder_combout ;
wire \regs[4][24]~q ;
wire \regs[6][24]~q ;
wire \regs[7][24]~q ;
wire \Mux39~1_combout ;
wire \Mux39~4_combout ;
wire \RTval_D[24]~18_combout ;
wire \aluin2_A~19_combout ;
wire \Add3~74 ;
wire \Add3~69_sumout ;
wire \Selector31~0_combout ;
wire \Selector31~1_combout ;
wire \Selector31~2_combout ;
wire \Add4~69_sumout ;
wire \Selector31~3_combout ;
wire \mem_fwd[25]~72_combout ;
wire \mem_fwd[25]~76_combout ;
wire \regs[15][25]~q ;
wire \regs[7][25]~q ;
wire \regs[3][25]~feeder_combout ;
wire \regs[3][25]~q ;
wire \regs[11][25]~q ;
wire \Mux38~3_combout ;
wire \regs[1][25]~q ;
wire \regs[5][25]~q ;
wire \regs[9][25]~feeder_combout ;
wire \regs[9][25]~q ;
wire \regs[13][25]~q ;
wire \Mux38~1_combout ;
wire \regs[6][25]~feeder_combout ;
wire \regs[6][25]~q ;
wire \regs[2][25]~feeder_combout ;
wire \regs[2][25]~q ;
wire \regs[14][25]~q ;
wire \regs[10][25]~q ;
wire \Mux38~2_combout ;
wire \regs[0][25]~feeder_combout ;
wire \regs[0][25]~q ;
wire \regs[4][25]~q ;
wire \regs[12][25]~q ;
wire \regs[8][25]~feeder_combout ;
wire \regs[8][25]~q ;
wire \Mux38~0_combout ;
wire \Mux38~4_combout ;
wire \RTval_D[25]~17_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \mem_fwd[25]~73_combout ;
wire \mem_fwd[25]~75_combout ;
wire \RSreg_D[25]~20_combout ;
wire \Mux6~0_combout ;
wire \RSreg_D[25]~21_combout ;
wire \ShiftRight0~18_combout ;
wire \ShiftRight0~20_combout ;
wire \Selector39~0_combout ;
wire \Selector39~1_combout ;
wire \RSreg_D[17]~44_combout ;
wire \regs[0][17]~q ;
wire \Mux14~0_combout ;
wire \mem_fwd[17]~126_combout ;
wire \RSreg_D[17]~45_combout ;
wire \ShiftRight0~46_combout ;
wire \ShiftRight0~61_combout ;
wire \Selector45~1_combout ;
wire \Selector45~2_combout ;
wire \Selector45~3_combout ;
wire \regs[3][11]~q ;
wire \regs[11][11]~q ;
wire \regs[7][11]~feeder_combout ;
wire \regs[7][11]~q ;
wire \Mux52~3_combout ;
wire \regs[14][11]~feeder_combout ;
wire \regs[14][11]~q ;
wire \regs[2][11]~q ;
wire \regs[6][11]~feeder_combout ;
wire \regs[6][11]~q ;
wire \Mux52~2_combout ;
wire \regs[1][11]~q ;
wire \regs[13][11]~q ;
wire \regs[9][11]~feeder_combout ;
wire \regs[9][11]~q ;
wire \Mux52~1_combout ;
wire \regs[4][11]~feeder_combout ;
wire \regs[4][11]~q ;
wire \regs[12][11]~q ;
wire \regs[8][11]~q ;
wire \Mux52~0_combout ;
wire \Mux52~4_combout ;
wire \RTval_D[11]~12_combout ;
wire \aluin2_A~13_combout ;
wire \Add3~49_sumout ;
wire \Add4~49_sumout ;
wire \Selector45~0_combout ;
wire \Selector45~4_combout ;
wire \dmem_rtl_0_bypass[22]~feeder_combout ;
wire \dmem_rtl_0_bypass[18]~feeder_combout ;
wire \dmem~0_combout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \mem_fwd[26]~69_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \mem_fwd[26]~68_combout ;
wire \mem_fwd[26]~70_combout ;
wire \mem_fwd[26]~71_combout ;
wire \regs[5][26]~feeder_combout ;
wire \regs[5][26]~q ;
wire \Mux5~0_combout ;
wire \RSreg_D[26]~22_combout ;
wire \RSreg_D[26]~23_combout ;
wire \Selector30~0_combout ;
wire \Selector30~1_combout ;
wire \Selector30~2_combout ;
wire \Add4~65_sumout ;
wire \Add3~65_sumout ;
wire \Selector30~3_combout ;
wire \memaddr_M[26]~DUPLICATE_q ;
wire \memaddr_M[24]~DUPLICATE_q ;
wire \Equal5~2_combout ;
wire \memaddr_M[29]~DUPLICATE_q ;
wire \Equal5~7_combout ;
wire \Equal5~8_combout ;
wire \mem_fwd[18]~143_combout ;
wire \Mux13~0_combout ;
wire \RSreg_D[18]~24_combout ;
wire \mem_fwd[18]~86_combout ;
wire \RSreg_D[18]~25_combout ;
wire \ShiftRight0~16_combout ;
wire \ShiftRight0~23_combout ;
wire \ShiftRight0~65_combout ;
wire \ShiftRight0~66_combout ;
wire \ShiftRight0~67_combout ;
wire \Selector47~3_combout ;
wire \dmem~3_combout ;
wire \dmem~6_combout ;
wire \mem_fwd[2]~22_combout ;
wire \regs[15][2]~feeder_combout ;
wire \regs[15][2]~q ;
wire \regs[13][2]~feeder_combout ;
wire \regs[13][2]~q ;
wire \regs[12][2]~feeder_combout ;
wire \regs[12][2]~q ;
wire \regs[14][2]~q ;
wire \Mux61~3_combout ;
wire \regs[6][2]~feeder_combout ;
wire \regs[6][2]~q ;
wire \regs[4][2]~feeder_combout ;
wire \regs[4][2]~q ;
wire \regs[7][2]~q ;
wire \Mux61~1_combout ;
wire \regs[1][2]~feeder_combout ;
wire \regs[1][2]~q ;
wire \regs[2][2]~feeder_combout ;
wire \regs[2][2]~q ;
wire \regs[3][2]~q ;
wire \Mux61~0_combout ;
wire \regs[8][2]~q ;
wire \regs[9][2]~feeder_combout ;
wire \regs[9][2]~q ;
wire \regs[11][2]~q ;
wire \Mux61~2_combout ;
wire \Mux61~4_combout ;
wire \RTval_D[2]~5_combout ;
wire \aluin2_A~6_combout ;
wire \ShiftRight0~36_combout ;
wire \ShiftRight0~53_combout ;
wire \Selector50~1_combout ;
wire \Selector50~2_combout ;
wire \Selector50~3_combout ;
wire \regs[12][6]~q ;
wire \regs[13][6]~q ;
wire \regs[14][6]~q ;
wire \Mux57~3_combout ;
wire \regs[4][6]~q ;
wire \regs[6][6]~feeder_combout ;
wire \regs[6][6]~q ;
wire \regs[7][6]~q ;
wire \Mux57~1_combout ;
wire \regs[8][6]~feeder_combout ;
wire \regs[8][6]~q ;
wire \regs[9][6]~q ;
wire \regs[11][6]~q ;
wire \Mux57~2_combout ;
wire \regs[2][6]~feeder_combout ;
wire \regs[2][6]~q ;
wire \regs[3][6]~q ;
wire \regs[1][6]~feeder_combout ;
wire \regs[1][6]~q ;
wire \Mux57~0_combout ;
wire \Mux57~4_combout ;
wire \RTval_D[6]~8_combout ;
wire \aluin2_A~9_combout ;
wire \Add3~42 ;
wire \Add3~38 ;
wire \Add3~33_sumout ;
wire \Add4~33_sumout ;
wire \Selector50~0_combout ;
wire \Selector50~4_combout ;
wire \Add1~17_sumout ;
wire \PC~25_combout ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \Selector49~2_combout ;
wire \Add4~29_sumout ;
wire \Selector49~3_combout ;
wire \Add3~34 ;
wire \Add3~29_sumout ;
wire \Selector49~5_combout ;
wire \RTval_D[7]~7_combout ;
wire \dmem_rtl_0_bypass[43]~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \mem_fwd[7]~26_combout ;
wire \mem_fwd[7]~27_combout ;
wire \Mux24~0_combout ;
wire \comb~8_combout ;
wire \RSreg_D[7]~7_combout ;
wire \Add3~30 ;
wire \Add3~25_sumout ;
wire \Selector48~2_combout ;
wire \Selector48~3_combout ;
wire \RTval_D[8]~6_combout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \mem_fwd[8]~177_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \mem_fwd[8]~24_combout ;
wire \SW[8]~input_o ;
wire \mem_fwd[8]~25_combout ;
wire \regs[15][8]~q ;
wire \Mux23~0_combout ;
wire \mem_fwd[8]~39_combout ;
wire \mem_fwd[8]~173_combout ;
wire \RSreg_D[8]~8_combout ;
wire \ShiftRight0~22_combout ;
wire \ShiftRight0~55_combout ;
wire \Selector51~1_combout ;
wire \Selector51~2_combout ;
wire \Selector51~3_combout ;
wire \regs[4][5]~q ;
wire \regs[8][5]~q ;
wire \regs[12][5]~q ;
wire \Mux58~0_combout ;
wire \regs[6][5]~feeder_combout ;
wire \regs[6][5]~q ;
wire \regs[2][5]~q ;
wire \regs[14][5]~q ;
wire \regs[10][5]~q ;
wire \Mux58~2_combout ;
wire \regs[5][5]~q ;
wire \regs[9][5]~q ;
wire \regs[13][5]~q ;
wire \regs[1][5]~q ;
wire \Mux58~1_combout ;
wire \regs[7][5]~q ;
wire \regs[3][5]~q ;
wire \regs[15][5]~q ;
wire \regs[11][5]~q ;
wire \Mux58~3_combout ;
wire \Mux58~4_combout ;
wire \RTval_D[5]~9_combout ;
wire \aluin2_A~10_combout ;
wire \Add3~37_sumout ;
wire \Add4~37_sumout ;
wire \Selector51~0_combout ;
wire \Selector51~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \mem_fwd[30]~118_combout ;
wire \mem_fwd[30]~119_combout ;
wire \regs[6][30]~feeder_combout ;
wire \regs[6][30]~q ;
wire \regs[4][30]~feeder_combout ;
wire \regs[4][30]~q ;
wire \regs[7][30]~q ;
wire \regs[5][30]~q ;
wire \Mux33~1_combout ;
wire \regs[15][30]~q ;
wire \regs[12][30]~feeder_combout ;
wire \regs[12][30]~q ;
wire \regs[13][30]~q ;
wire \regs[14][30]~q ;
wire \Mux33~3_combout ;
wire \regs[8][30]~q ;
wire \regs[9][30]~feeder_combout ;
wire \regs[9][30]~q ;
wire \regs[10][30]~q ;
wire \regs[11][30]~q ;
wire \Mux33~2_combout ;
wire \regs[0][30]~feeder_combout ;
wire \regs[0][30]~q ;
wire \regs[1][30]~feeder_combout ;
wire \regs[1][30]~q ;
wire \regs[3][30]~q ;
wire \regs[2][30]~q ;
wire \Mux33~0_combout ;
wire \Mux33~4_combout ;
wire \RTval_D[30]~28_combout ;
wire \aluin2_A~29_combout ;
wire \ShiftRight0~1_combout ;
wire \ShiftRight0~2_combout ;
wire \ShiftRight0~0_combout ;
wire \ShiftRight0~4_combout ;
wire \Selector54~6_combout ;
wire \Selector54~7_combout ;
wire \Selector52~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \mem_fwd[3]~46_combout ;
wire \mem_fwd[3]~168_combout ;
wire \regs[8][3]~feeder_combout ;
wire \regs[8][3]~q ;
wire \regs[12][3]~q ;
wire \regs[4][3]~feeder_combout ;
wire \regs[4][3]~q ;
wire \Mux60~0_combout ;
wire \regs[3][3]~q ;
wire \regs[11][3]~q ;
wire \regs[7][3]~q ;
wire \Mux60~3_combout ;
wire \regs[9][3]~feeder_combout ;
wire \regs[9][3]~q ;
wire \regs[13][3]~q ;
wire \regs[1][3]~q ;
wire \Mux60~1_combout ;
wire \regs[6][3]~q ;
wire \regs[14][3]~q ;
wire \regs[2][3]~feeder_combout ;
wire \regs[2][3]~q ;
wire \Mux60~2_combout ;
wire \Mux60~4_combout ;
wire \RTval_D[3]~11_combout ;
wire \aluin2_A~12_combout ;
wire \Add4~45_sumout ;
wire \Add3~45_sumout ;
wire \Selector53~0_combout ;
wire \Selector53~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem_rtl_0_bypass[29]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \mem_fwd[0]~0_combout ;
wire \SW[0]~input_o ;
wire \mem_fwd[0]~1_combout ;
wire \mem_fwd[0]~2_combout ;
wire \regs[4][0]~q ;
wire \regs[6][0]~feeder_combout ;
wire \regs[6][0]~q ;
wire \regs[7][0]~q ;
wire \Mux63~1_combout ;
wire \regs[12][0]~q ;
wire \regs[13][0]~q ;
wire \regs[14][0]~feeder_combout ;
wire \regs[14][0]~q ;
wire \Mux63~3_combout ;
wire \regs[2][0]~feeder_combout ;
wire \regs[2][0]~q ;
wire \regs[3][0]~q ;
wire \regs[1][0]~feeder_combout ;
wire \regs[1][0]~q ;
wire \Mux63~0_combout ;
wire \regs[9][0]~feeder_combout ;
wire \regs[9][0]~q ;
wire \regs[8][0]~feeder_combout ;
wire \regs[8][0]~q ;
wire \regs[11][0]~q ;
wire \Mux63~2_combout ;
wire \Mux63~4_combout ;
wire \RTval_D[0]~3_combout ;
wire \aluin2_A~4_combout ;
wire \ShiftRight0~35_combout ;
wire \ShiftRight0~38_combout ;
wire \Selector54~2_combout ;
wire \Selector54~3_combout ;
wire \Selector54~8_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \mem_fwd[14]~8_combout ;
wire \mem_fwd[14]~9_combout ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \mem_fwd[14]~10_combout ;
wire \regs[5][14]~feeder_combout ;
wire \regs[5][14]~q ;
wire \regs[15][14]~q ;
wire \regs[0][14]~feeder_combout ;
wire \regs[0][14]~q ;
wire \regs[10][14]~q ;
wire \Mux17~0_combout ;
wire \dmem_rtl_0_bypass[58]~DUPLICATE_q ;
wire \mem_fwd[14]~18_combout ;
wire \mem_fwd[14]~19_combout ;
wire \RSreg_D[14]~4_combout ;
wire \Selector42~0_combout ;
wire \Selector42~1_combout ;
wire \Selector42~3_combout ;
wire \regs[4][14]~feeder_combout ;
wire \regs[4][14]~q ;
wire \regs[7][14]~q ;
wire \regs[6][14]~q ;
wire \Mux49~1_combout ;
wire \regs[12][14]~q ;
wire \regs[13][14]~q ;
wire \regs[14][14]~q ;
wire \Mux49~3_combout ;
wire \regs[2][14]~feeder_combout ;
wire \regs[2][14]~q ;
wire \regs[1][14]~q ;
wire \regs[3][14]~feeder_combout ;
wire \regs[3][14]~q ;
wire \Mux49~0_combout ;
wire \regs[8][14]~q ;
wire \regs[9][14]~feeder_combout ;
wire \regs[9][14]~q ;
wire \regs[11][14]~q ;
wire \Mux49~2_combout ;
wire \Mux49~4_combout ;
wire \RTval_D[14]~0_combout ;
wire \aluin2_A~1_combout ;
wire \ShiftRight0~3_combout ;
wire \ShiftRight0~5_combout ;
wire \ShiftRight0~48_combout ;
wire \ShiftRight0~51_combout ;
wire \Selector49~4_combout ;
wire \Selector49~7_combout ;
wire \Add1~21_sumout ;
wire \PC~16_combout ;
wire \Add0~21_sumout ;
wire \PC~17_combout ;
wire \Add2~22 ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \Add0~29_sumout ;
wire \Add1~29_sumout ;
wire \PC~22_combout ;
wire \PC~23_combout ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \PC~12_combout ;
wire \Add0~33_sumout ;
wire \Add1~33_sumout ;
wire \PC~13_combout ;
wire \Add2~34 ;
wire \Add2~38 ;
wire \Add2~41_sumout ;
wire \Add0~41_sumout ;
wire \Add1~41_sumout ;
wire \PC~18_combout ;
wire \PC~19_combout ;
wire \Add2~42 ;
wire \Add2~46 ;
wire \Add2~50 ;
wire \Add2~53_sumout ;
wire \Selector41~0_combout ;
wire \ShiftRight0~68_combout ;
wire \Selector41~1_combout ;
wire \Selector41~2_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \mem_fwd[15]~102_combout ;
wire \mem_fwd[15]~103_combout ;
wire \mem_fwd[15]~99_combout ;
wire \dmem_rtl_0_bypass[59]~10_combout ;
wire \mem_fwd[15]~101_combout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \mem_fwd[15]~100_combout ;
wire \mem_fwd[15]~104_combout ;
wire \regs[10][15]~q ;
wire \regs[6][15]~q ;
wire \regs[2][15]~q ;
wire \regs[14][15]~q ;
wire \Mux48~2_combout ;
wire \regs[1][15]~q ;
wire \regs[9][15]~q ;
wire \regs[13][15]~q ;
wire \regs[5][15]~q ;
wire \Mux48~1_combout ;
wire \regs[15][15]~feeder_combout ;
wire \regs[15][15]~q ;
wire \regs[3][15]~feeder_combout ;
wire \regs[3][15]~q ;
wire \regs[7][15]~q ;
wire \regs[11][15]~q ;
wire \Mux48~3_combout ;
wire \regs[0][15]~feeder_combout ;
wire \regs[0][15]~q ;
wire \regs[8][15]~q ;
wire \regs[12][15]~q ;
wire \regs[4][15]~q ;
wire \Mux48~0_combout ;
wire \Mux48~4_combout ;
wire \RTval_D[15]~25_combout ;
wire \aluin2_A~26_combout ;
wire \Add4~101_sumout ;
wire \Selector41~3_combout ;
wire \dmem_rtl_0|auto_generated|_~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \mem_fwd[27]~114_combout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \mem_fwd[27]~115_combout ;
wire \mem_fwd[27]~116_combout ;
wire \mem_fwd[27]~117_combout ;
wire \regs[15][27]~q ;
wire \Mux4~0_combout ;
wire \RSreg_D[27]~36_combout ;
wire \RSreg_D[27]~37_combout ;
wire \Add3~109_sumout ;
wire \Selector29~0_combout ;
wire \Selector29~2_combout ;
wire \Selector29~1_combout ;
wire \Add4~109_sumout ;
wire \Selector29~3_combout ;
wire \WideNor0~2_combout ;
wire \mem_fwd[2]~4_combout ;
wire \mem_fwd[1]~5_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \mem_fwd[1]~3_combout ;
wire \mem_fwd[1]~6_combout ;
wire \regs[8][1]~q ;
wire \regs[4][1]~q ;
wire \regs[12][1]~q ;
wire \regs[0][1]~q ;
wire \Mux62~0_combout ;
wire \regs[1][1]~q ;
wire \regs[5][1]~feeder_combout ;
wire \regs[5][1]~q ;
wire \regs[13][1]~q ;
wire \regs[9][1]~q ;
wire \Mux62~1_combout ;
wire \regs[15][1]~q ;
wire \regs[11][1]~q ;
wire \regs[3][1]~q ;
wire \regs[7][1]~q ;
wire \Mux62~3_combout ;
wire \regs[10][1]~q ;
wire \regs[6][1]~feeder_combout ;
wire \regs[6][1]~q ;
wire \regs[2][1]~q ;
wire \regs[14][1]~q ;
wire \Mux62~2_combout ;
wire \Mux62~4_combout ;
wire \RTval_D[1]~4_combout ;
wire \aluin2_A~5_combout ;
wire \ShiftRight0~31_combout ;
wire \PC~54_combout ;
wire \Add0~114 ;
wire \Add0~109_sumout ;
wire \Add1~114 ;
wire \Add1~109_sumout ;
wire \PC~55_combout ;
wire \Add2~114 ;
wire \Add2~109_sumout ;
wire \Selector26~0_combout ;
wire \Selector26~1_combout ;
wire \Add4~118 ;
wire \Add4~119 ;
wire \Add4~113_sumout ;
wire \Add3~118 ;
wire \Add3~113_sumout ;
wire \Selector26~2_combout ;
wire \Mux1~0_combout ;
wire \RSreg_D[30]~42_combout ;
wire \Add1~110 ;
wire \Add1~117_sumout ;
wire \Add0~110 ;
wire \Add0~117_sumout ;
wire \PC~58_combout ;
wire \PC~59_combout ;
wire \Add2~110 ;
wire \Add2~117_sumout ;
wire \Selector25~2_combout ;
wire \Add3~114 ;
wire \Add3~121_sumout ;
wire \Add4~114 ;
wire \Add4~115 ;
wire \Add4~121_sumout ;
wire \Selector25~1_combout ;
wire \WideNor0~3_combout ;
wire \WideNor0~combout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \mem_fwd[31]~122_combout ;
wire \mem_fwd[31]~123_combout ;
wire \regs[10][31]~q ;
wire \Mux0~0_combout ;
wire \RSreg_D[31]~43_combout ;
wire \ShiftRight0~33_combout ;
wire \ShiftRight0~34_combout ;
wire \Selector44~2_combout ;
wire \Selector44~3_combout ;
wire \regs[6][12]~feeder_combout ;
wire \regs[6][12]~q ;
wire \regs[7][12]~q ;
wire \regs[4][12]~feeder_combout ;
wire \regs[4][12]~q ;
wire \Mux51~1_combout ;
wire \regs[1][12]~q ;
wire \regs[2][12]~feeder_combout ;
wire \regs[2][12]~q ;
wire \regs[3][12]~q ;
wire \Mux51~0_combout ;
wire \regs[13][12]~feeder_combout ;
wire \regs[13][12]~q ;
wire \regs[14][12]~q ;
wire \regs[12][12]~feeder_combout ;
wire \regs[12][12]~q ;
wire \Mux51~3_combout ;
wire \regs[9][12]~feeder_combout ;
wire \regs[9][12]~q ;
wire \regs[8][12]~q ;
wire \regs[11][12]~q ;
wire \Mux51~2_combout ;
wire \Mux51~4_combout ;
wire \RTval_D[12]~2_combout ;
wire \aluin2_A~3_combout ;
wire \Add3~17_sumout ;
wire \Selector44~0_combout ;
wire \Add4~17_sumout ;
wire \Selector44~1_combout ;
wire \Selector44~4_combout ;
wire \Equal5~4_combout ;
wire \Equal5~5_combout ;
wire \Equal5~3_combout ;
wire \Equal5~9_combout ;
wire \mem_fwd[31]~61_combout ;
wire \mem_fwd[19]~84_combout ;
wire \regs[6][19]~q ;
wire \regs[14][19]~q ;
wire \regs[2][19]~q ;
wire \Mux44~2_combout ;
wire \regs[4][19]~feeder_combout ;
wire \regs[4][19]~q ;
wire \regs[12][19]~q ;
wire \regs[8][19]~feeder_combout ;
wire \regs[8][19]~q ;
wire \Mux44~0_combout ;
wire \regs[1][19]~feeder_combout ;
wire \regs[1][19]~q ;
wire \regs[9][19]~q ;
wire \regs[13][19]~q ;
wire \Mux44~1_combout ;
wire \regs[7][19]~q ;
wire \regs[3][19]~q ;
wire \regs[11][19]~q ;
wire \Mux44~3_combout ;
wire \Mux44~4_combout ;
wire \RTval_D[19]~20_combout ;
wire \aluin2_A~21_combout ;
wire \Add4~81_sumout ;
wire \Selector37~2_combout ;
wire \WideNor0~0_combout ;
wire \mem_fwd[4]~7_combout ;
wire \mem_fwd[20]~144_combout ;
wire \regs[5][20]~q ;
wire \regs[6][20]~q ;
wire \regs[7][20]~q ;
wire \regs[4][20]~q ;
wire \Mux43~1_combout ;
wire \regs[13][20]~feeder_combout ;
wire \regs[13][20]~q ;
wire \regs[12][20]~feeder_combout ;
wire \regs[12][20]~q ;
wire \regs[14][20]~q ;
wire \Mux43~3_combout ;
wire \regs[8][20]~feeder_combout ;
wire \regs[8][20]~q ;
wire \regs[9][20]~q ;
wire \regs[11][20]~q ;
wire \Mux43~2_combout ;
wire \regs[1][20]~feeder_combout ;
wire \regs[1][20]~q ;
wire \regs[3][20]~q ;
wire \regs[2][20]~feeder_combout ;
wire \regs[2][20]~q ;
wire \Mux43~0_combout ;
wire \Mux43~4_combout ;
wire \RTval_D[20]~19_combout ;
wire \aluin2_A~20_combout ;
wire \Add3~77_sumout ;
wire \Selector36~2_combout ;
wire \WideNor0~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \mem_fwd[15]~107_combout ;
wire \mem_fwd[15]~106_combout ;
wire \Mux16~0_combout ;
wire \RSreg_D[15]~35_combout ;
wire \aluin1_A[15]~DUPLICATE_q ;
wire \Add3~101_sumout ;
wire \Selector41~4_combout ;
wire \dmem~4_combout ;
wire \dmem~5_combout ;
wire \mem_fwd[10]~52_combout ;
wire \mem_fwd[10]~54_combout ;
wire \regs[1][10]~feeder_combout ;
wire \regs[1][10]~q ;
wire \regs[2][10]~q ;
wire \regs[3][10]~q ;
wire \Mux53~0_combout ;
wire \regs[6][10]~feeder_combout ;
wire \regs[6][10]~q ;
wire \regs[7][10]~q ;
wire \regs[4][10]~feeder_combout ;
wire \regs[4][10]~q ;
wire \Mux53~1_combout ;
wire \regs[13][10]~q ;
wire \regs[14][10]~q ;
wire \regs[12][10]~q ;
wire \Mux53~3_combout ;
wire \regs[8][10]~q ;
wire \regs[11][10]~q ;
wire \regs[9][10]~feeder_combout ;
wire \regs[9][10]~q ;
wire \Mux53~2_combout ;
wire \Mux53~4_combout ;
wire \RTval_D[10]~13_combout ;
wire \aluin2_A~14_combout ;
wire \Equal4~4_combout ;
wire \Equal4~1_combout ;
wire \Equal4~0_combout ;
wire \Equal4~3_combout ;
wire \Equal4~2_combout ;
wire \Equal4~5_combout ;
wire \Equal4~11_combout ;
wire \Equal4~12_combout ;
wire \Equal4~10_combout ;
wire \Equal4~13_combout ;
wire \Equal4~14_combout ;
wire \Selector56~7_combout ;
wire \comb~5_combout ;
wire \ldmem_D~0_combout ;
wire \ldmem_A~q ;
wire \ldmem_M~DUPLICATE_q ;
wire \wmemval_M[28]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \mem_fwd[28]~109_combout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \mem_fwd[28]~110_combout ;
wire \mem_fwd[28]~111_combout ;
wire \mem_fwd[28]~112_combout ;
wire \regs[9][28]~feeder_combout ;
wire \regs[9][28]~q ;
wire \regs[8][28]~feeder_combout ;
wire \regs[8][28]~q ;
wire \regs[11][28]~q ;
wire \Mux35~2_combout ;
wire \regs[4][28]~q ;
wire \regs[6][28]~q ;
wire \regs[7][28]~q ;
wire \Mux35~1_combout ;
wire \regs[1][28]~q ;
wire \regs[2][28]~feeder_combout ;
wire \regs[2][28]~q ;
wire \regs[3][28]~q ;
wire \Mux35~0_combout ;
wire \regs[12][28]~q ;
wire \regs[13][28]~q ;
wire \regs[14][28]~q ;
wire \Mux35~3_combout ;
wire \Mux35~4_combout ;
wire \RTval_D[28]~26_combout ;
wire \aluin2_A~27_combout ;
wire \Add4~105_sumout ;
wire \Selector28~1_combout ;
wire \Selector28~0_combout ;
wire \Add3~105_sumout ;
wire \Selector28~2_combout ;
wire \Equal5~1_combout ;
wire \Equal5~6_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \mem_fwd[5]~41_combout ;
wire \dmem_rtl_0_bypass[39]~5_combout ;
wire \mem_fwd[5]~40_combout ;
wire \mem_fwd[5]~42_combout ;
wire \regs[0][5]~q ;
wire \Mux26~0_combout ;
wire \mem_fwd[5]~48_combout ;
wire \mem_fwd[5]~156_combout ;
wire \RSreg_D[5]~11_combout ;
wire \Add1~13_sumout ;
wire \PC~4_combout ;
wire \PC~5_combout ;
wire \imem~23_combout ;
wire \imem~24_combout ;
wire \Add0~25_sumout ;
wire \PC~14_combout ;
wire \Add1~25_sumout ;
wire \PC~15_combout ;
wire \imem~2_combout ;
wire \imem~19_combout ;
wire \imem~20_combout ;
wire \Add0~1_sumout ;
wire \Add1~1_sumout ;
wire \HEXout[2]~3_combout ;
wire \PC~1_combout ;
wire \imem~6_combout ;
wire \comb~1_combout ;
wire \comb~4_combout ;
wire \PC~10_combout ;
wire \Add0~45_sumout ;
wire \Add1~45_sumout ;
wire \PC~11_combout ;
wire \Add1~5_sumout ;
wire \Add0~5_sumout ;
wire \HEXout[3]~4_combout ;
wire \PC~61_combout ;
wire \imem~9_combout ;
wire \Decoder1~0_combout ;
wire \Decoder1~1_combout ;
wire \Selector22~0_combout ;
wire \rt_match_A~0_combout ;
wire \rt_match_A~combout ;
wire \regs[6][4]~feeder_combout ;
wire \regs[6][4]~q ;
wire \regs[4][4]~feeder_combout ;
wire \regs[4][4]~q ;
wire \regs[7][4]~q ;
wire \Mux59~1_combout ;
wire \regs[8][4]~feeder_combout ;
wire \regs[8][4]~q ;
wire \regs[9][4]~q ;
wire \regs[11][4]~q ;
wire \Mux59~2_combout ;
wire \regs[12][4]~feeder_combout ;
wire \regs[12][4]~q ;
wire \regs[14][4]~q ;
wire \regs[13][4]~q ;
wire \Mux59~3_combout ;
wire \regs[2][4]~q ;
wire \regs[1][4]~feeder_combout ;
wire \regs[1][4]~q ;
wire \regs[3][4]~q ;
wire \Mux59~0_combout ;
wire \Mux59~4_combout ;
wire \RTval_D[4]~10_combout ;
wire \aluin2_A~11_combout ;
wire \ShiftRight0~11_combout ;
wire \ShiftRight0~15_combout ;
wire \Selector56~8_combout ;
wire \Selector56~9_combout ;
wire \mispred~combout ;
wire \PC~2_combout ;
wire \Add0~9_sumout ;
wire \Add1~9_sumout ;
wire \PC~3_combout ;
wire \imem~7_combout ;
wire \imem~13_combout ;
wire \WideOr2~0_combout ;
wire \aluin2_A~24_combout ;
wire \Equal4~8_combout ;
wire \Equal4~6_combout ;
wire \Equal4~7_combout ;
wire \Equal4~9_combout ;
wire \Selector56~4_combout ;
wire \Selector56~0_combout ;
wire \Add4~1_sumout ;
wire \Add3~1_sumout ;
wire \PC~26_combout ;
wire \isbranch_D~0_combout ;
wire \PC~27_combout ;
wire \Selector56~2_combout ;
wire \Selector56~3_combout ;
wire \Selector56~5_combout ;
wire \comb~2_combout ;
wire \isbranch_D~1_combout ;
wire \PC~20_combout ;
wire \Add0~37_sumout ;
wire \Add1~37_sumout ;
wire \PC~21_combout ;
wire \imem~3_combout ;
wire \imem~0_combout ;
wire \imem~4_combout ;
wire \Add1~49_sumout ;
wire \Add0~49_sumout ;
wire \PC~8_combout ;
wire \PC~9_combout ;
wire \Add0~53_sumout ;
wire \Add1~53_sumout ;
wire \PC~6_combout ;
wire \PC~7_combout ;
wire \imem~1_combout ;
wire \Selector15~0_combout ;
wire \ShiftRight0~21_combout ;
wire \ShiftRight0~25_combout ;
wire \Selector55~2_combout ;
wire \Add3~5_sumout ;
wire \PC~28_combout ;
wire \Selector55~0_combout ;
wire \Add4~5_sumout ;
wire \Selector55~1_combout ;
wire \Selector55~3_combout ;
wire \Mux30~0_combout ;
wire \RSreg_D[1]~1_combout ;
wire \HEXout[1]~2_combout ;
wire \HEXout[0]~1_combout ;
wire \ss0|OUT~0_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~5_combout ;
wire \ss0|OUT~6_combout ;
wire \HEXout[4]~5_combout ;
wire \HEXout[6]~7_combout ;
wire \HEXout[7]~8_combout ;
wire \HEXout[5]~6_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~3_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~6_combout ;
wire \HEXout[10]~11_combout ;
wire \HEXout[8]~9_combout ;
wire \HEXout[11]~12_combout ;
wire \HEXout[9]~10_combout ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~1_combout ;
wire \ss2|OUT~2_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~6_combout ;
wire \HEXout[15]~16_combout ;
wire \HEXout[14]~15_combout ;
wire \HEXout[13]~14_combout ;
wire \HEXout[12]~13_combout ;
wire \ss3|OUT~0_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~5_combout ;
wire \ss3|OUT~6_combout ;
wire \HEXout[17]~18_combout ;
wire \HEXout[18]~19_combout ;
wire \HEXout[16]~17_combout ;
wire \HEXout[19]~21_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~1_combout ;
wire \ss4|OUT~2_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~6_combout ;
wire \HEXout[23]~25_combout ;
wire \HEXout[22]~24_combout ;
wire \HEXout[20]~22_combout ;
wire \HEXout[21]~23_combout ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~1_combout ;
wire \ss5|OUT~2_combout ;
wire \ss5|OUT~3_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~6_combout ;
wire [0:0] \dmem_rtl_0|auto_generated|addrstall_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [0:0] \dmem_rtl_0|auto_generated|addr_store_b ;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:92] dmem_rtl_0_bypass;
wire [31:0] wmemval_M;
wire [31:0] pcpred_A;
wire [31:0] memaddr_M;
wire [3:0] destreg_M;
wire [3:0] destreg_A;
wire [31:0] aluin2_A;
wire [31:0] aluin1_A;
wire [7:0] alufunc_A;
wire [31:0] RTreg_A;
wire [31:0] PC;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 2000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\isbranch_D~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\comb~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(!\isnop_A~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\comb~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\imem~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\imem~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\imem~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\imem~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\imem~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \KEY[0]~inputCLKENA0 (
	.inclk(\KEY[0]~input_o ),
	.ena(vcc),
	.outclk(\KEY[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[0]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[0]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N0
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( PC[2] ) + ( VCC ) + ( !VCC ))
// \Add2~2  = CARRY(( PC[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!PC[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000000000003333;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y10_N50
dffeas \pcpred_A[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[2] .is_wysiwyg = "true";
defparam \pcpred_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N54
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( \Add2~1_sumout  & ( (!\mispred~combout  & (((!\comb~4_combout ) # (PC[2])))) # (\mispred~combout  & (pcpred_A[2])) ) ) # ( !\Add2~1_sumout  & ( (!\mispred~combout  & (((PC[2] & \comb~4_combout )))) # (\mispred~combout  & (pcpred_A[2])) 
// ) )

	.dataa(!pcpred_A[2]),
	.datab(!PC[2]),
	.datac(!\mispred~combout ),
	.datad(!\comb~4_combout ),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'h05350535F535F535;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N3
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( PC[3] ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( PC[3] ) + ( GND ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N6
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( PC[4] ) + ( GND ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( PC[4] ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N9
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( PC[5] ) + ( GND ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( PC[5] ) + ( GND ) + ( \Add2~10  ))

	.dataa(!PC[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N21
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( PC[2] & ( PC[5] ) ) # ( !PC[2] & ( (PC[5] & ((PC[3]) # (PC[4]))) ) )

	.dataa(!PC[4]),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'h070707070F0F0F0F;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N48
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( \imem~2_combout  & ( (!\imem~3_combout ) # (\imem~27_combout ) ) ) # ( !\imem~2_combout  )

	.dataa(gnd),
	.datab(!\imem~3_combout ),
	.datac(!\imem~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'hFFFFFFFFCFCFCFCF;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N0
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( PC[5] & ( ((PC[2]) # (PC[3])) # (PC[4]) ) ) # ( !PC[5] & ( (PC[4] & (!PC[3] & !PC[2])) ) )

	.dataa(!PC[4]),
	.datab(!PC[3]),
	.datac(!PC[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h404040407F7F7F7F;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N48
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( \imem~2_combout  & ( (!\imem~3_combout ) # (\imem~21_combout ) ) ) # ( !\imem~2_combout  )

	.dataa(!\imem~3_combout ),
	.datab(gnd),
	.datac(!\imem~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'hFFFFFFFFAFAFAFAF;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~20_combout ))) ) + ( \Add2~1_sumout  ) + ( !VCC ))
// \Add0~2  = CARRY(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~20_combout ))) ) + ( \Add2~1_sumout  ) + ( !VCC ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\imem~20_combout ),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( (((\imem~22_combout ) # (PC[15])) # (PC[13])) # (PC[14]) ) + ( \Add2~5_sumout  ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( (((\imem~22_combout ) # (PC[15])) # (PC[13])) # (PC[14]) ) + ( \Add2~5_sumout  ) + ( \Add0~2  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\imem~22_combout ),
	.datae(gnd),
	.dataf(!\Add2~5_sumout ),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( (((\imem~24_combout ) # (PC[15])) # (PC[13])) # (PC[14]) ) + ( \Add2~9_sumout  ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( (((\imem~24_combout ) # (PC[15])) # (PC[13])) # (PC[14]) ) + ( \Add2~9_sumout  ) + ( \Add0~6  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\imem~24_combout ),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \Add2~13_sumout  ) + ( (((\imem~28_combout ) # (PC[15])) # (PC[13])) # (PC[14]) ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \Add2~13_sumout  ) + ( (((\imem~28_combout ) # (PC[15])) # (PC[13])) # (PC[14]) ) + ( \Add0~10  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\imem~28_combout ),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h00008000000000FF;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N30
cyclonev_lcell_comb \isbranch_D~2 (
// Equation(s):
// \isbranch_D~2_combout  = (!\imem~4_combout  & \isbranch_D~1_combout )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_D~2 .extended_lut = "off";
defparam \isbranch_D~2 .lut_mask = 64'h2222222222222222;
defparam \isbranch_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N35
dffeas isbranch_A(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\isbranch_D~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isbranch_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isbranch_A.is_wysiwyg = "true";
defparam isbranch_A.power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas isnop_A(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\comb~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_A.is_wysiwyg = "true";
defparam isnop_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N33
cyclonev_lcell_comb \mispred~0 (
// Equation(s):
// \mispred~0_combout  = ( \isnop_A~q  & ( \isbranch_A~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\isbranch_A~q ),
	.datae(gnd),
	.dataf(!\isnop_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mispred~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mispred~0 .extended_lut = "off";
defparam \mispred~0 .lut_mask = 64'h0000000000FF00FF;
defparam \mispred~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N39
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( PC[2] & ( (PC[4] & (!PC[3] & !PC[5])) ) ) # ( !PC[2] & ( (!PC[4] & (!PC[3] & PC[5])) # (PC[4] & (PC[3] & !PC[5])) ) )

	.dataa(!PC[4]),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h1818181840404040;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N54
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( \imem~2_combout  & ( (\imem~3_combout  & \imem~1_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~3_combout ),
	.datac(!\imem~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h0000000003030303;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N51
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( PC[2] & ( (!PC[3] & (!PC[4] $ (!PC[5]))) ) ) # ( !PC[2] & ( (!PC[4] & (!PC[3] & PC[5])) # (PC[4] & (PC[3] & !PC[5])) ) )

	.dataa(!PC[4]),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h1818181848484848;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N42
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( !\imem~9_combout  & ( \imem~7_combout  & ( (!\imem~8_combout  & \imem~18_combout ) ) ) ) # ( !\imem~9_combout  & ( !\imem~7_combout  & ( (!\imem~8_combout  & (\imem~18_combout  & \imem~16_combout )) ) ) )

	.dataa(!\imem~8_combout ),
	.datab(!\imem~18_combout ),
	.datac(!\imem~16_combout ),
	.datad(gnd),
	.datae(!\imem~9_combout ),
	.dataf(!\imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h0202000022220000;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N43
dffeas \alufunc_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[3] .is_wysiwyg = "true";
defparam \alufunc_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N3
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( PC[2] & ( (!PC[4] & (!PC[3] & PC[5])) ) )

	.dataa(!PC[4]),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h0000000008080808;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N0
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( \imem~1_combout  & ( (\imem~2_combout  & (\imem~3_combout  & \imem~25_combout )) ) )

	.dataa(gnd),
	.datab(!\imem~2_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\imem~25_combout ),
	.datae(gnd),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h0000000000030003;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N3
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( !\imem~13_combout  & ( (!\Decoder1~0_combout  & \imem~26_combout ) ) )

	.dataa(!\Decoder1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~26_combout ),
	.datae(gnd),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h00AA00AA00000000;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \alufunc_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[0] .is_wysiwyg = "true";
defparam \alufunc_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N6
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( \imem~2_combout  & ( \imem~3_combout  ) )

	.dataa(gnd),
	.datab(!\imem~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h0000000033333333;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N12
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \imem~9_combout  & ( \imem~1_combout  & ( \imem~15_combout  ) ) ) # ( !\imem~9_combout  & ( \imem~1_combout  & ( (\imem~15_combout  & (((\imem~16_combout  & !\imem~7_combout )) # (\imem~8_combout ))) ) ) )

	.dataa(!\imem~16_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~8_combout ),
	.datad(!\imem~7_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h0000000013033333;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \alufunc_A[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[5] .is_wysiwyg = "true";
defparam \alufunc_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N45
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( \imem~8_combout  & ( (\imem~1_combout  & (\imem~2_combout  & \imem~3_combout )) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\imem~2_combout ),
	.datac(gnd),
	.datad(!\imem~3_combout ),
	.datae(gnd),
	.dataf(!\imem~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h0000000000110011;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N24
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( \imem~15_combout  & ( (!PC[13] & (\imem~4_combout  & !PC[14])) ) )

	.dataa(!PC[13]),
	.datab(!\imem~4_combout ),
	.datac(!PC[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'h0000000020202020;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N3
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( \imem~16_combout  & ( \imem~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N30
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \imem~17_combout  & ( (!PC[13] & (!\imem~4_combout  & !PC[14])) ) )

	.dataa(!PC[13]),
	.datab(!\imem~4_combout ),
	.datac(!PC[14]),
	.datad(gnd),
	.datae(!\imem~17_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h0000808000008080;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N18
cyclonev_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = ( \imem~9_combout  & ( \imem~7_combout  & ( (!\Selector17~1_combout  & (((!\Selector17~0_combout )) # (\imem~15_combout ))) # (\Selector17~1_combout  & (\imem~15_combout  & (\imem~1_combout ))) ) ) ) # ( !\imem~9_combout  & ( 
// \imem~7_combout  & ( (!\Selector17~1_combout  & ((!\Selector17~0_combout ) # (\imem~15_combout ))) ) ) ) # ( \imem~9_combout  & ( !\imem~7_combout  & ( (!\Selector17~1_combout  & ((!\Selector17~0_combout ) # (\imem~15_combout ))) ) ) ) # ( 
// !\imem~9_combout  & ( !\imem~7_combout  & ( !\Selector17~0_combout  ) ) )

	.dataa(!\Selector17~1_combout ),
	.datab(!\imem~15_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~2 .extended_lut = "off";
defparam \Selector17~2 .lut_mask = 64'hFF00AA22AA22AB23;
defparam \Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N9
cyclonev_lcell_comb \Selector17~3 (
// Equation(s):
// \Selector17~3_combout  = ( !PC[15] & ( (!\imem~12_combout  & !\Selector17~2_combout ) ) )

	.dataa(gnd),
	.datab(!\imem~12_combout ),
	.datac(!\Selector17~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~3 .extended_lut = "off";
defparam \Selector17~3 .lut_mask = 64'hC0C0C0C000000000;
defparam \Selector17~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N10
dffeas \alufunc_A[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector17~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[2] .is_wysiwyg = "true";
defparam \alufunc_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N39
cyclonev_lcell_comb \Selector56~6 (
// Equation(s):
// \Selector56~6_combout  = ( !alufunc_A[2] & ( (!alufunc_A[4] & (alufunc_A[3] & (alufunc_A[0] & !alufunc_A[5]))) ) )

	.dataa(!alufunc_A[4]),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~6 .extended_lut = "off";
defparam \Selector56~6 .lut_mask = 64'h0200020000000000;
defparam \Selector56~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N24
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( PC[5] & ( (!PC[4] & (\imem~18_combout  & !PC[3])) ) ) # ( !PC[5] & ( (\imem~18_combout  & ((!PC[4] $ (!PC[2])) # (PC[3]))) ) )

	.dataa(!PC[4]),
	.datab(!\imem~18_combout ),
	.datac(!PC[2]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'h1233123322002200;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N12
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \imem~1_combout  & ( \imem~20_combout  & ( (!\imem~33_combout ) # (\Decoder1~1_combout ) ) ) ) # ( !\imem~1_combout  & ( \imem~20_combout  & ( (!\imem~33_combout  & !\Decoder1~1_combout ) ) ) ) # ( \imem~1_combout  & ( 
// !\imem~20_combout  & ( (!\imem~33_combout  & !\Decoder1~1_combout ) ) ) ) # ( !\imem~1_combout  & ( !\imem~20_combout  & ( (!\imem~33_combout  & !\Decoder1~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imem~33_combout ),
	.datac(!\Decoder1~1_combout ),
	.datad(gnd),
	.datae(!\imem~1_combout ),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'hC0C0C0C0C0C0CFCF;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \destreg_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[0] .is_wysiwyg = "true";
defparam \destreg_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N13
dffeas \destreg_M[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[0] .is_wysiwyg = "true";
defparam \destreg_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N27
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( PC[2] & ( (!PC[4] & (\imem~18_combout  & ((!PC[5]) # (!PC[3])))) ) ) # ( !PC[2] & ( (\imem~18_combout  & (!PC[5] $ (((!PC[4] & !PC[3]))))) ) )

	.dataa(!PC[4]),
	.datab(!\imem~18_combout ),
	.datac(!PC[5]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'h1230123022202220;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \isnop_M~feeder (
// Equation(s):
// \isnop_M~feeder_combout  = ( \isnop_A~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isnop_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isnop_M~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isnop_M~feeder .extended_lut = "off";
defparam \isnop_M~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \isnop_M~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N43
dffeas isnop_M(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\isnop_M~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isnop_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam isnop_M.is_wysiwyg = "true";
defparam isnop_M.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N54
cyclonev_lcell_comb \destreg_M[1]~feeder (
// Equation(s):
// \destreg_M[1]~feeder_combout  = ( destreg_A[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\destreg_M[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \destreg_M[1]~feeder .extended_lut = "off";
defparam \destreg_M[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \destreg_M[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N55
dffeas \destreg_M[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\destreg_M[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[1] .is_wysiwyg = "true";
defparam \destreg_M[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N9
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( PC[2] & ( (\imem~18_combout  & !PC[5]) ) ) # ( !PC[2] & ( (!PC[4] & (\imem~18_combout  & ((!PC[5]) # (!PC[3])))) ) )

	.dataa(!PC[4]),
	.datab(!\imem~18_combout ),
	.datac(!PC[5]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h2220222030303030;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N6
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( PC[5] & ( (!PC[4] & (\imem~18_combout  & (PC[2] & !PC[3]))) ) ) # ( !PC[5] & ( (PC[4] & (\imem~18_combout  & ((!PC[2]) # (PC[3])))) ) )

	.dataa(!PC[4]),
	.datab(!\imem~18_combout ),
	.datac(!PC[2]),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'h1011101102000200;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N30
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( \imem~31_combout  & ( (\Decoder1~1_combout  & !\imem~23_combout ) ) ) # ( !\imem~31_combout  & ( (!\Decoder1~1_combout ) # ((!\imem~23_combout ) # (!\imem~18_combout )) ) )

	.dataa(gnd),
	.datab(!\Decoder1~1_combout ),
	.datac(!\imem~23_combout ),
	.datad(!\imem~18_combout ),
	.datae(gnd),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'hFFFCFFFC30303030;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N31
dffeas \destreg_A[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[2] .is_wysiwyg = "true";
defparam \destreg_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N23
dffeas \destreg_M[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[2] .is_wysiwyg = "true";
defparam \destreg_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \rt_match_M~0 (
// Equation(s):
// \rt_match_M~0_combout  = ( destreg_M[2] & ( (!\imem~31_combout  & (!destreg_M[1] $ (\imem~32_combout ))) ) ) # ( !destreg_M[2] & ( (\imem~31_combout  & (!destreg_M[1] $ (\imem~32_combout ))) ) )

	.dataa(!destreg_M[1]),
	.datab(!\imem~32_combout ),
	.datac(!\imem~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!destreg_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_match_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rt_match_M~0 .extended_lut = "off";
defparam \rt_match_M~0 .lut_mask = 64'h0909090990909090;
defparam \rt_match_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N42
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \Decoder1~1_combout  & ( (!\imem~18_combout ) # (\imem~27_combout ) ) ) # ( !\Decoder1~1_combout  & ( !\imem~30_combout  ) )

	.dataa(gnd),
	.datab(!\imem~18_combout ),
	.datac(!\imem~30_combout ),
	.datad(!\imem~27_combout ),
	.datae(gnd),
	.dataf(!\Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'hF0F0F0F0CCFFCCFF;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N43
dffeas \destreg_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[3] .is_wysiwyg = "true";
defparam \destreg_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N37
dffeas \destreg_M[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[3] .is_wysiwyg = "true";
defparam \destreg_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N39
cyclonev_lcell_comb rt_match_M(
// Equation(s):
// \rt_match_M~combout  = ( \rt_match_M~0_combout  & ( destreg_M[3] & ( (!\imem~30_combout  & (\isnop_M~q  & (!destreg_M[0] $ (!\imem~33_combout )))) ) ) ) # ( \rt_match_M~0_combout  & ( !destreg_M[3] & ( (\imem~30_combout  & (\isnop_M~q  & (!destreg_M[0] $ 
// (!\imem~33_combout )))) ) ) )

	.dataa(!destreg_M[0]),
	.datab(!\imem~33_combout ),
	.datac(!\imem~30_combout ),
	.datad(!\isnop_M~q ),
	.datae(!\rt_match_M~0_combout ),
	.dataf(!destreg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_match_M~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam rt_match_M.extended_lut = "off";
defparam rt_match_M.lut_mask = 64'h0000000600000060;
defparam rt_match_M.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N54
cyclonev_lcell_comb \aluin2_A~0 (
// Equation(s):
// \aluin2_A~0_combout  = ( \imem~17_combout  & ( (\imem~1_combout  & (\WideOr2~0_combout  & \comb~5_combout )) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\WideOr2~0_combout ),
	.datac(gnd),
	.datad(!\comb~5_combout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~0 .extended_lut = "off";
defparam \aluin2_A~0 .lut_mask = 64'h0000000000110011;
defparam \aluin2_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N57
cyclonev_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = (!alufunc_A[3] & (!alufunc_A[4] & (alufunc_A[5] & !alufunc_A[2])))

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[4]),
	.datac(!alufunc_A[5]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~0 .extended_lut = "off";
defparam \Selector49~0 .lut_mask = 64'h0800080008000800;
defparam \Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N54
cyclonev_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = ( alufunc_A[3] & ( (!alufunc_A[4] & (!alufunc_A[2] & alufunc_A[5])) ) )

	.dataa(gnd),
	.datab(!alufunc_A[4]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~0 .extended_lut = "off";
defparam \Selector48~0 .lut_mask = 64'h0000000000C000C0;
defparam \Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N49
dffeas \RTreg_A[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[19]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[19] .is_wysiwyg = "true";
defparam \RTreg_A[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N47
dffeas \wmemval_M[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[19] .is_wysiwyg = "true";
defparam \wmemval_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N50
dffeas \dmem_rtl_0_bypass[67] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N6
cyclonev_lcell_comb \regs[8][31]~feeder (
// Equation(s):
// \regs[8][31]~feeder_combout  = ( \mem_fwd[31]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[31]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][31]~feeder .extended_lut = "off";
defparam \regs[8][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N42
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( \imem~1_combout  & ( (\imem~2_combout  & (\imem~3_combout  & \imem~9_combout )) ) )

	.dataa(gnd),
	.datab(!\imem~2_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\imem~9_combout ),
	.datae(gnd),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h0000000000030003;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N36
cyclonev_lcell_comb \wrreg_D~0 (
// Equation(s):
// \wrreg_D~0_combout  = ( \imem~4_combout  & ( (\comb~5_combout  & (!\imem~12_combout  & (!\imem~14_combout  $ (!\imem~13_combout )))) ) ) # ( !\imem~4_combout  & ( (\comb~5_combout  & (!\imem~13_combout  & (!\imem~14_combout  $ (!\imem~12_combout )))) ) )

	.dataa(!\comb~5_combout ),
	.datab(!\imem~14_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_D~0 .extended_lut = "off";
defparam \wrreg_D~0 .lut_mask = 64'h1040104014001400;
defparam \wrreg_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N37
dffeas wrreg_A(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\wrreg_D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_A.is_wysiwyg = "true";
defparam wrreg_A.power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N1
dffeas wrreg_M(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrreg_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_M.is_wysiwyg = "true";
defparam wrreg_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \Decoder3~3 (
// Equation(s):
// \Decoder3~3_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (\isnop_M~q  & (destreg_M[3] & \wrreg_M~q )) ) )

	.dataa(gnd),
	.datab(!\isnop_M~q ),
	.datac(!destreg_M[3]),
	.datad(!\wrreg_M~q ),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~3 .extended_lut = "off";
defparam \Decoder3~3 .lut_mask = 64'h0000000000030003;
defparam \Decoder3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N22
dffeas \destreg_M[2]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(destreg_A[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\destreg_M[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_M[2]~DUPLICATE .is_wysiwyg = "true";
defparam \destreg_M[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N45
cyclonev_lcell_comb \Decoder3~12 (
// Equation(s):
// \Decoder3~12_combout  = ( !destreg_M[0] & ( !\destreg_M[2]~DUPLICATE_q  & ( (\Decoder3~3_combout  & !destreg_M[1]) ) ) )

	.dataa(!\Decoder3~3_combout ),
	.datab(gnd),
	.datac(!destreg_M[1]),
	.datad(gnd),
	.datae(!destreg_M[0]),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~12 .extended_lut = "off";
defparam \Decoder3~12 .lut_mask = 64'h5050000000000000;
defparam \Decoder3~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N7
dffeas \regs[8][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][31] .is_wysiwyg = "true";
defparam \regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N54
cyclonev_lcell_comb \regs[4][31]~feeder (
// Equation(s):
// \regs[4][31]~feeder_combout  = ( \mem_fwd[31]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[31]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][31]~feeder .extended_lut = "off";
defparam \regs[4][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N3
cyclonev_lcell_comb \Decoder3~0 (
// Equation(s):
// \Decoder3~0_combout  = (!destreg_M[3] & (\isnop_M~q  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \wrreg_M~q )))

	.dataa(!destreg_M[3]),
	.datab(!\isnop_M~q ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\wrreg_M~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~0 .extended_lut = "off";
defparam \Decoder3~0 .lut_mask = 64'h0002000200020002;
defparam \Decoder3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N18
cyclonev_lcell_comb \Decoder3~9 (
// Equation(s):
// \Decoder3~9_combout  = ( \destreg_M[2]~DUPLICATE_q  & ( (!destreg_M[1] & (!destreg_M[0] & \Decoder3~0_combout )) ) )

	.dataa(gnd),
	.datab(!destreg_M[1]),
	.datac(!destreg_M[0]),
	.datad(!\Decoder3~0_combout ),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~9 .extended_lut = "off";
defparam \Decoder3~9 .lut_mask = 64'h0000000000C000C0;
defparam \Decoder3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N56
dffeas \regs[4][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][31] .is_wysiwyg = "true";
defparam \regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N18
cyclonev_lcell_comb \regs[0][31]~feeder (
// Equation(s):
// \regs[0][31]~feeder_combout  = ( \mem_fwd[31]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[31]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][31]~feeder .extended_lut = "off";
defparam \regs[0][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \Decoder3~1 (
// Equation(s):
// \Decoder3~1_combout  = ( !\destreg_M[2]~DUPLICATE_q  & ( (!destreg_M[0] & (!destreg_M[1] & \Decoder3~0_combout )) ) )

	.dataa(!destreg_M[0]),
	.datab(!destreg_M[1]),
	.datac(gnd),
	.datad(!\Decoder3~0_combout ),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~1 .extended_lut = "off";
defparam \Decoder3~1 .lut_mask = 64'h0088008800000000;
defparam \Decoder3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N19
dffeas \regs[0][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][31] .is_wysiwyg = "true";
defparam \regs[0][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \Decoder3~15 (
// Equation(s):
// \Decoder3~15_combout  = ( \destreg_M[2]~DUPLICATE_q  & ( (!destreg_M[1] & (\Decoder3~3_combout  & !destreg_M[0])) ) )

	.dataa(gnd),
	.datab(!destreg_M[1]),
	.datac(!\Decoder3~3_combout ),
	.datad(!destreg_M[0]),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~15 .extended_lut = "off";
defparam \Decoder3~15 .lut_mask = 64'h000000000C000C00;
defparam \Decoder3~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N32
dffeas \regs[12][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~123_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][31] .is_wysiwyg = "true";
defparam \regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N30
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( \regs[12][31]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & (\regs[8][31]~q )) # (\imem~30_combout  & ((\regs[0][31]~q ))) ) ) ) # ( !\regs[12][31]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & (\regs[8][31]~q )) # 
// (\imem~30_combout  & ((\regs[0][31]~q ))) ) ) ) # ( \regs[12][31]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout ) # (\regs[4][31]~q ) ) ) ) # ( !\regs[12][31]~q  & ( !\imem~31_combout  & ( (\regs[4][31]~q  & \imem~30_combout ) ) ) )

	.dataa(!\regs[8][31]~q ),
	.datab(!\regs[4][31]~q ),
	.datac(!\regs[0][31]~q ),
	.datad(!\imem~30_combout ),
	.datae(!\regs[12][31]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "off";
defparam \Mux32~0 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \Decoder3~2 (
// Equation(s):
// \Decoder3~2_combout  = ( \destreg_M[2]~DUPLICATE_q  & ( (!destreg_M[1] & (destreg_M[0] & \Decoder3~0_combout )) ) )

	.dataa(gnd),
	.datab(!destreg_M[1]),
	.datac(!destreg_M[0]),
	.datad(!\Decoder3~0_combout ),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~2 .extended_lut = "off";
defparam \Decoder3~2 .lut_mask = 64'h00000000000C000C;
defparam \Decoder3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N49
dffeas \regs[5][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~123_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][31] .is_wysiwyg = "true";
defparam \regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N39
cyclonev_lcell_comb \Decoder3~6 (
// Equation(s):
// \Decoder3~6_combout  = ( !\destreg_M[2]~DUPLICATE_q  & ( (destreg_M[0] & (!destreg_M[1] & \Decoder3~0_combout )) ) )

	.dataa(!destreg_M[0]),
	.datab(!destreg_M[1]),
	.datac(gnd),
	.datad(!\Decoder3~0_combout ),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~6 .extended_lut = "off";
defparam \Decoder3~6 .lut_mask = 64'h0044004400000000;
defparam \Decoder3~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N7
dffeas \regs[1][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~123_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][31] .is_wysiwyg = "true";
defparam \regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \Decoder3~16 (
// Equation(s):
// \Decoder3~16_combout  = ( \destreg_M[2]~DUPLICATE_q  & ( (\Decoder3~3_combout  & (!destreg_M[1] & destreg_M[0])) ) )

	.dataa(!\Decoder3~3_combout ),
	.datab(!destreg_M[1]),
	.datac(gnd),
	.datad(!destreg_M[0]),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~16 .extended_lut = "off";
defparam \Decoder3~16 .lut_mask = 64'h0000000000440044;
defparam \Decoder3~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y14_N44
dffeas \regs[13][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~123_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][31] .is_wysiwyg = "true";
defparam \regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \Decoder3~13 (
// Equation(s):
// \Decoder3~13_combout  = ( !\destreg_M[2]~DUPLICATE_q  & ( (!destreg_M[1] & (\Decoder3~3_combout  & destreg_M[0])) ) )

	.dataa(gnd),
	.datab(!destreg_M[1]),
	.datac(!\Decoder3~3_combout ),
	.datad(!destreg_M[0]),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~13 .extended_lut = "off";
defparam \Decoder3~13 .lut_mask = 64'h000C000C00000000;
defparam \Decoder3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y14_N26
dffeas \regs[9][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~123_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][31] .is_wysiwyg = "true";
defparam \regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N42
cyclonev_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = ( \regs[13][31]~q  & ( \regs[9][31]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & (\regs[5][31]~q )) # (\imem~31_combout  & ((\regs[1][31]~q )))) ) ) ) # ( !\regs[13][31]~q  & ( \regs[9][31]~q  & ( (!\imem~30_combout  & 
// (((\imem~31_combout )))) # (\imem~30_combout  & ((!\imem~31_combout  & (\regs[5][31]~q )) # (\imem~31_combout  & ((\regs[1][31]~q ))))) ) ) ) # ( \regs[13][31]~q  & ( !\regs[9][31]~q  & ( (!\imem~30_combout  & (((!\imem~31_combout )))) # (\imem~30_combout 
//  & ((!\imem~31_combout  & (\regs[5][31]~q )) # (\imem~31_combout  & ((\regs[1][31]~q ))))) ) ) ) # ( !\regs[13][31]~q  & ( !\regs[9][31]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & (\regs[5][31]~q )) # (\imem~31_combout  & ((\regs[1][31]~q ))))) ) 
// ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs[5][31]~q ),
	.datac(!\regs[1][31]~q ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[13][31]~q ),
	.dataf(!\regs[9][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~1 .extended_lut = "off";
defparam \Mux32~1 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N30
cyclonev_lcell_comb \regs[11][31]~feeder (
// Equation(s):
// \regs[11][31]~feeder_combout  = ( \mem_fwd[31]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[31]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[11][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[11][31]~feeder .extended_lut = "off";
defparam \regs[11][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[11][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N51
cyclonev_lcell_comb \Decoder3~14 (
// Equation(s):
// \Decoder3~14_combout  = ( !\destreg_M[2]~DUPLICATE_q  & ( (\Decoder3~3_combout  & (destreg_M[1] & destreg_M[0])) ) )

	.dataa(!\Decoder3~3_combout ),
	.datab(!destreg_M[1]),
	.datac(gnd),
	.datad(!destreg_M[0]),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~14 .extended_lut = "off";
defparam \Decoder3~14 .lut_mask = 64'h0011001100000000;
defparam \Decoder3~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N31
dffeas \regs[11][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[11][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][31] .is_wysiwyg = "true";
defparam \regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N27
cyclonev_lcell_comb \Decoder3~8 (
// Equation(s):
// \Decoder3~8_combout  = ( !\destreg_M[2]~DUPLICATE_q  & ( (destreg_M[0] & (destreg_M[1] & \Decoder3~0_combout )) ) )

	.dataa(!destreg_M[0]),
	.datab(!destreg_M[1]),
	.datac(gnd),
	.datad(!\Decoder3~0_combout ),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~8 .extended_lut = "off";
defparam \Decoder3~8 .lut_mask = 64'h0011001100000000;
defparam \Decoder3~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y14_N46
dffeas \regs[3][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~123_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][31] .is_wysiwyg = "true";
defparam \regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \Decoder3~11 (
// Equation(s):
// \Decoder3~11_combout  = ( \destreg_M[2]~DUPLICATE_q  & ( (destreg_M[0] & (destreg_M[1] & \Decoder3~0_combout )) ) )

	.dataa(!destreg_M[0]),
	.datab(!destreg_M[1]),
	.datac(!\Decoder3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~11 .extended_lut = "off";
defparam \Decoder3~11 .lut_mask = 64'h0000000001010101;
defparam \Decoder3~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N8
dffeas \regs[7][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~123_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][31] .is_wysiwyg = "true";
defparam \regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N15
cyclonev_lcell_comb \Decoder3~5 (
// Equation(s):
// \Decoder3~5_combout  = ( destreg_M[0] & ( \destreg_M[2]~DUPLICATE_q  & ( (\Decoder3~3_combout  & destreg_M[1]) ) ) )

	.dataa(!\Decoder3~3_combout ),
	.datab(gnd),
	.datac(!destreg_M[1]),
	.datad(gnd),
	.datae(!destreg_M[0]),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~5 .extended_lut = "off";
defparam \Decoder3~5 .lut_mask = 64'h0000000000000505;
defparam \Decoder3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N32
dffeas \regs[15][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~123_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][31] .is_wysiwyg = "true";
defparam \regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \Mux32~3 (
// Equation(s):
// \Mux32~3_combout  = ( \regs[7][31]~q  & ( \regs[15][31]~q  & ( (!\imem~31_combout ) # ((!\imem~30_combout  & (\regs[11][31]~q )) # (\imem~30_combout  & ((\regs[3][31]~q )))) ) ) ) # ( !\regs[7][31]~q  & ( \regs[15][31]~q  & ( (!\imem~30_combout  & 
// ((!\imem~31_combout ) # ((\regs[11][31]~q )))) # (\imem~30_combout  & (\imem~31_combout  & ((\regs[3][31]~q )))) ) ) ) # ( \regs[7][31]~q  & ( !\regs[15][31]~q  & ( (!\imem~30_combout  & (\imem~31_combout  & (\regs[11][31]~q ))) # (\imem~30_combout  & 
// ((!\imem~31_combout ) # ((\regs[3][31]~q )))) ) ) ) # ( !\regs[7][31]~q  & ( !\regs[15][31]~q  & ( (\imem~31_combout  & ((!\imem~30_combout  & (\regs[11][31]~q )) # (\imem~30_combout  & ((\regs[3][31]~q ))))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\imem~31_combout ),
	.datac(!\regs[11][31]~q ),
	.datad(!\regs[3][31]~q ),
	.datae(!\regs[7][31]~q ),
	.dataf(!\regs[15][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~3 .extended_lut = "off";
defparam \Mux32~3 .lut_mask = 64'h021346578A9BCEDF;
defparam \Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \Decoder3~7 (
// Equation(s):
// \Decoder3~7_combout  = ( !\destreg_M[2]~DUPLICATE_q  & ( (!destreg_M[0] & (destreg_M[1] & \Decoder3~0_combout )) ) )

	.dataa(!destreg_M[0]),
	.datab(!destreg_M[1]),
	.datac(!\Decoder3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~7 .extended_lut = "off";
defparam \Decoder3~7 .lut_mask = 64'h0202020200000000;
defparam \Decoder3~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N17
dffeas \regs[2][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~123_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][31] .is_wysiwyg = "true";
defparam \regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \Decoder3~17 (
// Equation(s):
// \Decoder3~17_combout  = ( \destreg_M[2]~DUPLICATE_q  & ( (destreg_M[1] & (\Decoder3~3_combout  & !destreg_M[0])) ) )

	.dataa(gnd),
	.datab(!destreg_M[1]),
	.datac(!\Decoder3~3_combout ),
	.datad(!destreg_M[0]),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~17 .extended_lut = "off";
defparam \Decoder3~17 .lut_mask = 64'h0000000003000300;
defparam \Decoder3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N44
dffeas \regs[14][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~123_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][31] .is_wysiwyg = "true";
defparam \regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N36
cyclonev_lcell_comb \regs[6][31]~feeder (
// Equation(s):
// \regs[6][31]~feeder_combout  = ( \mem_fwd[31]~123_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[31]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][31]~feeder .extended_lut = "off";
defparam \regs[6][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \Decoder3~10 (
// Equation(s):
// \Decoder3~10_combout  = ( \destreg_M[2]~DUPLICATE_q  & ( (!destreg_M[0] & (destreg_M[1] & \Decoder3~0_combout )) ) )

	.dataa(!destreg_M[0]),
	.datab(!destreg_M[1]),
	.datac(gnd),
	.datad(!\Decoder3~0_combout ),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~10 .extended_lut = "off";
defparam \Decoder3~10 .lut_mask = 64'h0000000000220022;
defparam \Decoder3~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N37
dffeas \regs[6][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][31] .is_wysiwyg = "true";
defparam \regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N42
cyclonev_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = ( \regs[14][31]~q  & ( \regs[6][31]~q  & ( (!\imem~31_combout ) # ((!\imem~30_combout  & (\regs[10][31]~q )) # (\imem~30_combout  & ((\regs[2][31]~q )))) ) ) ) # ( !\regs[14][31]~q  & ( \regs[6][31]~q  & ( (!\imem~30_combout  & 
// (\regs[10][31]~q  & ((\imem~31_combout )))) # (\imem~30_combout  & (((!\imem~31_combout ) # (\regs[2][31]~q )))) ) ) ) # ( \regs[14][31]~q  & ( !\regs[6][31]~q  & ( (!\imem~30_combout  & (((!\imem~31_combout )) # (\regs[10][31]~q ))) # (\imem~30_combout  
// & (((\regs[2][31]~q  & \imem~31_combout )))) ) ) ) # ( !\regs[14][31]~q  & ( !\regs[6][31]~q  & ( (\imem~31_combout  & ((!\imem~30_combout  & (\regs[10][31]~q )) # (\imem~30_combout  & ((\regs[2][31]~q ))))) ) ) )

	.dataa(!\regs[10][31]~q ),
	.datab(!\regs[2][31]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[14][31]~q ),
	.dataf(!\regs[6][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~2 .extended_lut = "off";
defparam \Mux32~2 .lut_mask = 64'h0053F0530F53FF53;
defparam \Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N15
cyclonev_lcell_comb \Mux32~4 (
// Equation(s):
// \Mux32~4_combout  = ( \Mux32~3_combout  & ( \Mux32~2_combout  & ( ((!\imem~33_combout  & ((\Mux32~1_combout ))) # (\imem~33_combout  & (\Mux32~0_combout ))) # (\imem~32_combout ) ) ) ) # ( !\Mux32~3_combout  & ( \Mux32~2_combout  & ( (!\imem~33_combout  & 
// (((!\imem~32_combout  & \Mux32~1_combout )))) # (\imem~33_combout  & (((\imem~32_combout )) # (\Mux32~0_combout ))) ) ) ) # ( \Mux32~3_combout  & ( !\Mux32~2_combout  & ( (!\imem~33_combout  & (((\Mux32~1_combout ) # (\imem~32_combout )))) # 
// (\imem~33_combout  & (\Mux32~0_combout  & (!\imem~32_combout ))) ) ) ) # ( !\Mux32~3_combout  & ( !\Mux32~2_combout  & ( (!\imem~32_combout  & ((!\imem~33_combout  & ((\Mux32~1_combout ))) # (\imem~33_combout  & (\Mux32~0_combout )))) ) ) )

	.dataa(!\imem~33_combout ),
	.datab(!\Mux32~0_combout ),
	.datac(!\imem~32_combout ),
	.datad(!\Mux32~1_combout ),
	.datae(!\Mux32~3_combout ),
	.dataf(!\Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~4 .extended_lut = "off";
defparam \Mux32~4 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N54
cyclonev_lcell_comb \RTval_D[31]~30 (
// Equation(s):
// \RTval_D[31]~30_combout  = ( \Mux32~4_combout  & ( \rt_match_M~combout  & ( (!\rt_match_A~combout  & (((\mem_fwd[31]~123_combout )))) # (\rt_match_A~combout  & (!alufunc_A[0] & ((\Selector25~1_combout )))) ) ) ) # ( !\Mux32~4_combout  & ( 
// \rt_match_M~combout  & ( (!\rt_match_A~combout  & (((\mem_fwd[31]~123_combout )))) # (\rt_match_A~combout  & (!alufunc_A[0] & ((\Selector25~1_combout )))) ) ) ) # ( \Mux32~4_combout  & ( !\rt_match_M~combout  & ( (!\rt_match_A~combout ) # ((!alufunc_A[0] 
// & \Selector25~1_combout )) ) ) ) # ( !\Mux32~4_combout  & ( !\rt_match_M~combout  & ( (\rt_match_A~combout  & (!alufunc_A[0] & \Selector25~1_combout )) ) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!alufunc_A[0]),
	.datac(!\mem_fwd[31]~123_combout ),
	.datad(!\Selector25~1_combout ),
	.datae(!\Mux32~4_combout ),
	.dataf(!\rt_match_M~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[31]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[31]~30 .extended_lut = "off";
defparam \RTval_D[31]~30 .lut_mask = 64'h0044AAEE0A4E0A4E;
defparam \RTval_D[31]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N48
cyclonev_lcell_comb \aluin2_A~31 (
// Equation(s):
// \aluin2_A~31_combout  = ( \aluin2_A~0_combout  ) # ( !\aluin2_A~0_combout  & ( (\RTval_D[31]~30_combout  & ((!\WideOr2~0_combout ) # (!\comb~5_combout ))) ) )

	.dataa(!\RTval_D[31]~30_combout ),
	.datab(!\WideOr2~0_combout ),
	.datac(!\comb~5_combout ),
	.datad(gnd),
	.datae(!\aluin2_A~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~31 .extended_lut = "off";
defparam \aluin2_A~31 .lut_mask = 64'h5454FFFF5454FFFF;
defparam \aluin2_A~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N49
dffeas \aluin2_A[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[31] .is_wysiwyg = "true";
defparam \aluin2_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N36
cyclonev_lcell_comb \Selector56~11 (
// Equation(s):
// \Selector56~11_combout  = ( !alufunc_A[2] & ( (alufunc_A[4] & (!alufunc_A[3] & alufunc_A[5])) ) )

	.dataa(!alufunc_A[4]),
	.datab(!alufunc_A[3]),
	.datac(gnd),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~11 .extended_lut = "off";
defparam \Selector56~11 .lut_mask = 64'h0044004400000000;
defparam \Selector56~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N2
dffeas \memaddr_M[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector55~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[1] .is_wysiwyg = "true";
defparam \memaddr_M[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N33
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( !PC[5] & ( (PC[2] & (PC[3] & PC[4])) ) )

	.dataa(!PC[2]),
	.datab(gnd),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h0005000500000000;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N12
cyclonev_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( \imem~2_combout  & ( destreg_A[0] & ( (\imem~5_combout  & (destreg_A[2] & (\imem~1_combout  & \imem~3_combout ))) ) ) ) # ( \imem~2_combout  & ( !destreg_A[0] & ( (!destreg_A[2] & ((!\imem~5_combout ) # ((!\imem~1_combout ) # 
// (!\imem~3_combout )))) ) ) ) # ( !\imem~2_combout  & ( !destreg_A[0] & ( !destreg_A[2] ) ) )

	.dataa(!\imem~5_combout ),
	.datab(!destreg_A[2]),
	.datac(!\imem~1_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\imem~2_combout ),
	.dataf(!destreg_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'hCCCCCCC800000001;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N39
cyclonev_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = ( \isnop_A~q  & ( (\comb~1_combout  & \comb~0_combout ) ) )

	.dataa(gnd),
	.datab(!\comb~1_combout ),
	.datac(!\comb~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isnop_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~3 .extended_lut = "off";
defparam \comb~3 .lut_mask = 64'h0000000003030303;
defparam \comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N57
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( \imem~5_combout  & ( (\imem~1_combout  & (\imem~3_combout  & \imem~2_combout )) ) )

	.dataa(!\imem~1_combout ),
	.datab(gnd),
	.datac(!\imem~3_combout ),
	.datad(!\imem~2_combout ),
	.datae(gnd),
	.dataf(!\imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h0000000000050005;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N41
dffeas ldmem_M(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ldmem_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ldmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam ldmem_M.is_wysiwyg = "true";
defparam ldmem_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N21
cyclonev_lcell_comb \mem_fwd[27]~113 (
// Equation(s):
// \mem_fwd[27]~113_combout  = ( !\ldmem_M~q  & ( !memaddr_M[27] ) )

	.dataa(!memaddr_M[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ldmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[27]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[27]~113 .extended_lut = "off";
defparam \mem_fwd[27]~113 .lut_mask = 64'hAAAAAAAA00000000;
defparam \mem_fwd[27]~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N12
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( alufunc_A[3] & ( (!alufunc_A[5] & (alufunc_A[2] & !alufunc_A[4])) ) )

	.dataa(gnd),
	.datab(!alufunc_A[5]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[4]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h000000000C000C00;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N45
cyclonev_lcell_comb \Selector49~1 (
// Equation(s):
// \Selector49~1_combout  = ( !alufunc_A[4] & ( (alufunc_A[5] & alufunc_A[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[5]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!alufunc_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~1 .extended_lut = "off";
defparam \Selector49~1 .lut_mask = 64'h000F000F00000000;
defparam \Selector49~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N36
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( PC[14] ) + ( GND ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( PC[14] ) + ( GND ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(!PC[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N37
dffeas \pcpred_A[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[14] .is_wysiwyg = "true";
defparam \pcpred_A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N25
dffeas \RTreg_A[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[14]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[14] .is_wysiwyg = "true";
defparam \RTreg_A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \wmemval_M[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[14] .is_wysiwyg = "true";
defparam \wmemval_M[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[57]~1 (
// Equation(s):
// \dmem_rtl_0_bypass[57]~1_combout  = ( !wmemval_M[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[57]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57]~1 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[57]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[57]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N38
dffeas \dmem_rtl_0_bypass[57] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[57]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N44
dffeas \aluin1_A[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSreg_D[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[5] .is_wysiwyg = "true";
defparam \aluin1_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N53
dffeas \dmem_rtl_0_bypass[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N54
cyclonev_lcell_comb \wrmem_D~0 (
// Equation(s):
// \wrmem_D~0_combout  = ( !\imem~4_combout  & ( (\imem~13_combout  & (!\imem~14_combout  & (\comb~5_combout  & \imem~12_combout ))) ) )

	.dataa(!\imem~13_combout ),
	.datab(!\imem~14_combout ),
	.datac(!\comb~5_combout ),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_D~0 .extended_lut = "off";
defparam \wrmem_D~0 .lut_mask = 64'h0004000400000000;
defparam \wrmem_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N55
dffeas wrmem_A(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\wrmem_D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_A.is_wysiwyg = "true";
defparam wrmem_A.power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N32
dffeas wrmem_M(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrmem_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_M.is_wysiwyg = "true";
defparam wrmem_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N30
cyclonev_lcell_comb \MemWE~0 (
// Equation(s):
// \MemWE~0_combout  = ( \wrmem_M~q  & ( \isnop_M~q  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\wrmem_M~q ),
	.dataf(!\isnop_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~0 .extended_lut = "off";
defparam \MemWE~0 .lut_mask = 64'h0000000000003333;
defparam \MemWE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N20
dffeas \memaddr_M[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector41~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[15] .is_wysiwyg = "true";
defparam \memaddr_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N9
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[0] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [0] = ( \MemWE~0_combout  & ( !memaddr_M[15] & ( (\WideNor0~3_combout  & (\WideNor0~2_combout  & (\WideNor0~1_combout  & \WideNor0~0_combout ))) ) ) )

	.dataa(!\WideNor0~3_combout ),
	.datab(!\WideNor0~2_combout ),
	.datac(!\WideNor0~1_combout ),
	.datad(!\WideNor0~0_combout ),
	.datae(!\MemWE~0_combout ),
	.dataf(!memaddr_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .lut_mask = 64'h0000000100000000;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N43
dffeas \RTreg_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[0] .is_wysiwyg = "true";
defparam \RTreg_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N59
dffeas \wmemval_M[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[0] .is_wysiwyg = "true";
defparam \wmemval_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y13_N48
cyclonev_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = ( \Selector56~11_combout  & ( (aluin2_A[4] & \ShiftRight0~5_combout ) ) )

	.dataa(gnd),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(gnd),
	.datae(!\Selector56~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~0 .extended_lut = "off";
defparam \Selector54~0 .lut_mask = 64'h0000030300000303;
defparam \Selector54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N0
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( \imem~28_combout  ) # ( !\imem~28_combout  & ( !\imem~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \RTreg_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[3] .is_wysiwyg = "true";
defparam \RTreg_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \wmemval_M[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[3] .is_wysiwyg = "true";
defparam \wmemval_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N12
cyclonev_lcell_comb \memaddr_M[30]~feeder (
// Equation(s):
// \memaddr_M[30]~feeder_combout  = ( \Selector26~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[30]~feeder .extended_lut = "off";
defparam \memaddr_M[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N13
dffeas \memaddr_M[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[30] .is_wysiwyg = "true";
defparam \memaddr_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N31
dffeas \RTreg_A[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[30]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[30] .is_wysiwyg = "true";
defparam \RTreg_A[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N35
dffeas \wmemval_M[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[30] .is_wysiwyg = "true";
defparam \wmemval_M[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \regs[3][8]~feeder (
// Equation(s):
// \regs[3][8]~feeder_combout  = ( \mem_fwd[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][8]~feeder .extended_lut = "off";
defparam \regs[3][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N37
dffeas \regs[3][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][8] .is_wysiwyg = "true";
defparam \regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N52
dffeas \regs[1][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][8] .is_wysiwyg = "true";
defparam \regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y9_N0
cyclonev_lcell_comb \regs[0][8]~feeder (
// Equation(s):
// \regs[0][8]~feeder_combout  = ( \mem_fwd[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][8]~feeder .extended_lut = "off";
defparam \regs[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N1
dffeas \regs[0][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][8] .is_wysiwyg = "true";
defparam \regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \regs[2][8]~feeder (
// Equation(s):
// \regs[2][8]~feeder_combout  = ( \mem_fwd[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][8]~feeder .extended_lut = "off";
defparam \regs[2][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N32
dffeas \regs[2][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][8] .is_wysiwyg = "true";
defparam \regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N36
cyclonev_lcell_comb \Mux55~0 (
// Equation(s):
// \Mux55~0_combout  = ( \regs[0][8]~q  & ( \regs[2][8]~q  & ( ((!\imem~32_combout  & ((\regs[1][8]~q ))) # (\imem~32_combout  & (\regs[3][8]~q ))) # (\imem~33_combout ) ) ) ) # ( !\regs[0][8]~q  & ( \regs[2][8]~q  & ( (!\imem~32_combout  & 
// (!\imem~33_combout  & ((\regs[1][8]~q )))) # (\imem~32_combout  & (((\regs[3][8]~q )) # (\imem~33_combout ))) ) ) ) # ( \regs[0][8]~q  & ( !\regs[2][8]~q  & ( (!\imem~32_combout  & (((\regs[1][8]~q )) # (\imem~33_combout ))) # (\imem~32_combout  & 
// (!\imem~33_combout  & (\regs[3][8]~q ))) ) ) ) # ( !\regs[0][8]~q  & ( !\regs[2][8]~q  & ( (!\imem~33_combout  & ((!\imem~32_combout  & ((\regs[1][8]~q ))) # (\imem~32_combout  & (\regs[3][8]~q )))) ) ) )

	.dataa(!\imem~32_combout ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[3][8]~q ),
	.datad(!\regs[1][8]~q ),
	.datae(!\regs[0][8]~q ),
	.dataf(!\regs[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~0 .extended_lut = "off";
defparam \Mux55~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N57
cyclonev_lcell_comb \Decoder3~4 (
// Equation(s):
// \Decoder3~4_combout  = ( !\destreg_M[2]~DUPLICATE_q  & ( (\Decoder3~3_combout  & (destreg_M[1] & !destreg_M[0])) ) )

	.dataa(!\Decoder3~3_combout ),
	.datab(!destreg_M[1]),
	.datac(gnd),
	.datad(!destreg_M[0]),
	.datae(gnd),
	.dataf(!\destreg_M[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder3~4 .extended_lut = "off";
defparam \Decoder3~4 .lut_mask = 64'h1100110000000000;
defparam \Decoder3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N43
dffeas \regs[10][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][8] .is_wysiwyg = "true";
defparam \regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N48
cyclonev_lcell_comb \regs[9][8]~feeder (
// Equation(s):
// \regs[9][8]~feeder_combout  = ( \mem_fwd[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][8]~feeder .extended_lut = "off";
defparam \regs[9][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N50
dffeas \regs[9][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][8] .is_wysiwyg = "true";
defparam \regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N26
dffeas \regs[11][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][8] .is_wysiwyg = "true";
defparam \regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N22
dffeas \regs[8][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][8] .is_wysiwyg = "true";
defparam \regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \Mux55~2 (
// Equation(s):
// \Mux55~2_combout  = ( \regs[11][8]~q  & ( \regs[8][8]~q  & ( (!\imem~32_combout  & (((\imem~33_combout ) # (\regs[9][8]~q )))) # (\imem~32_combout  & (((!\imem~33_combout )) # (\regs[10][8]~q ))) ) ) ) # ( !\regs[11][8]~q  & ( \regs[8][8]~q  & ( 
// (!\imem~32_combout  & (((\imem~33_combout ) # (\regs[9][8]~q )))) # (\imem~32_combout  & (\regs[10][8]~q  & ((\imem~33_combout )))) ) ) ) # ( \regs[11][8]~q  & ( !\regs[8][8]~q  & ( (!\imem~32_combout  & (((\regs[9][8]~q  & !\imem~33_combout )))) # 
// (\imem~32_combout  & (((!\imem~33_combout )) # (\regs[10][8]~q ))) ) ) ) # ( !\regs[11][8]~q  & ( !\regs[8][8]~q  & ( (!\imem~32_combout  & (((\regs[9][8]~q  & !\imem~33_combout )))) # (\imem~32_combout  & (\regs[10][8]~q  & ((\imem~33_combout )))) ) ) )

	.dataa(!\regs[10][8]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[9][8]~q ),
	.datad(!\imem~33_combout ),
	.datae(!\regs[11][8]~q ),
	.dataf(!\regs[8][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~2 .extended_lut = "off";
defparam \Mux55~2 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N7
dffeas \regs[12][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][8] .is_wysiwyg = "true";
defparam \regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \regs[13][8]~feeder (
// Equation(s):
// \regs[13][8]~feeder_combout  = ( \mem_fwd[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][8]~feeder .extended_lut = "off";
defparam \regs[13][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N1
dffeas \regs[13][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][8] .is_wysiwyg = "true";
defparam \regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N14
dffeas \regs[14][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][8] .is_wysiwyg = "true";
defparam \regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N12
cyclonev_lcell_comb \Mux55~3 (
// Equation(s):
// \Mux55~3_combout  = ( \regs[14][8]~q  & ( \imem~32_combout  & ( (\imem~33_combout ) # (\regs[15][8]~q ) ) ) ) # ( !\regs[14][8]~q  & ( \imem~32_combout  & ( (\regs[15][8]~q  & !\imem~33_combout ) ) ) ) # ( \regs[14][8]~q  & ( !\imem~32_combout  & ( 
// (!\imem~33_combout  & ((\regs[13][8]~q ))) # (\imem~33_combout  & (\regs[12][8]~q )) ) ) ) # ( !\regs[14][8]~q  & ( !\imem~32_combout  & ( (!\imem~33_combout  & ((\regs[13][8]~q ))) # (\imem~33_combout  & (\regs[12][8]~q )) ) ) )

	.dataa(!\regs[12][8]~q ),
	.datab(!\regs[13][8]~q ),
	.datac(!\regs[15][8]~q ),
	.datad(!\imem~33_combout ),
	.datae(!\regs[14][8]~q ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~3 .extended_lut = "off";
defparam \Mux55~3 .lut_mask = 64'h335533550F000FFF;
defparam \Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N12
cyclonev_lcell_comb \regs[5][8]~feeder (
// Equation(s):
// \regs[5][8]~feeder_combout  = ( \mem_fwd[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][8]~feeder .extended_lut = "off";
defparam \regs[5][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N14
dffeas \regs[5][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][8] .is_wysiwyg = "true";
defparam \regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \regs[4][8]~feeder (
// Equation(s):
// \regs[4][8]~feeder_combout  = ( \mem_fwd[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][8]~feeder .extended_lut = "off";
defparam \regs[4][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N14
dffeas \regs[4][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][8] .is_wysiwyg = "true";
defparam \regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N20
dffeas \regs[7][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][8] .is_wysiwyg = "true";
defparam \regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N3
cyclonev_lcell_comb \regs[6][8]~feeder (
// Equation(s):
// \regs[6][8]~feeder_combout  = ( \mem_fwd[8]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[8]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][8]~feeder .extended_lut = "off";
defparam \regs[6][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N4
dffeas \regs[6][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][8] .is_wysiwyg = "true";
defparam \regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \Mux55~1 (
// Equation(s):
// \Mux55~1_combout  = ( \regs[7][8]~q  & ( \regs[6][8]~q  & ( ((!\imem~33_combout  & (\regs[5][8]~q )) # (\imem~33_combout  & ((\regs[4][8]~q )))) # (\imem~32_combout ) ) ) ) # ( !\regs[7][8]~q  & ( \regs[6][8]~q  & ( (!\imem~32_combout  & 
// ((!\imem~33_combout  & (\regs[5][8]~q )) # (\imem~33_combout  & ((\regs[4][8]~q ))))) # (\imem~32_combout  & (((\imem~33_combout )))) ) ) ) # ( \regs[7][8]~q  & ( !\regs[6][8]~q  & ( (!\imem~32_combout  & ((!\imem~33_combout  & (\regs[5][8]~q )) # 
// (\imem~33_combout  & ((\regs[4][8]~q ))))) # (\imem~32_combout  & (((!\imem~33_combout )))) ) ) ) # ( !\regs[7][8]~q  & ( !\regs[6][8]~q  & ( (!\imem~32_combout  & ((!\imem~33_combout  & (\regs[5][8]~q )) # (\imem~33_combout  & ((\regs[4][8]~q ))))) ) ) )

	.dataa(!\regs[5][8]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\imem~33_combout ),
	.datad(!\regs[4][8]~q ),
	.datae(!\regs[7][8]~q ),
	.dataf(!\regs[6][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~1 .extended_lut = "off";
defparam \Mux55~1 .lut_mask = 64'h404C707C434F737F;
defparam \Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N6
cyclonev_lcell_comb \Mux55~4 (
// Equation(s):
// \Mux55~4_combout  = ( \imem~31_combout  & ( \Mux55~1_combout  & ( (!\imem~30_combout  & ((\Mux55~2_combout ))) # (\imem~30_combout  & (\Mux55~0_combout )) ) ) ) # ( !\imem~31_combout  & ( \Mux55~1_combout  & ( (\Mux55~3_combout ) # (\imem~30_combout ) ) ) 
// ) # ( \imem~31_combout  & ( !\Mux55~1_combout  & ( (!\imem~30_combout  & ((\Mux55~2_combout ))) # (\imem~30_combout  & (\Mux55~0_combout )) ) ) ) # ( !\imem~31_combout  & ( !\Mux55~1_combout  & ( (!\imem~30_combout  & \Mux55~3_combout ) ) ) )

	.dataa(!\Mux55~0_combout ),
	.datab(!\Mux55~2_combout ),
	.datac(!\imem~30_combout ),
	.datad(!\Mux55~3_combout ),
	.datae(!\imem~31_combout ),
	.dataf(!\Mux55~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux55~4 .extended_lut = "off";
defparam \Mux55~4 .lut_mask = 64'h00F035350FFF3535;
defparam \Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N39
cyclonev_lcell_comb \aluin2_A~7 (
// Equation(s):
// \aluin2_A~7_combout  = ( \WideOr2~0_combout  & ( (!\comb~5_combout  & ((\RTval_D[8]~6_combout ))) # (\comb~5_combout  & (\imem~26_combout )) ) ) # ( !\WideOr2~0_combout  & ( \RTval_D[8]~6_combout  ) )

	.dataa(!\comb~5_combout ),
	.datab(!\imem~26_combout ),
	.datac(!\RTval_D[8]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~7 .extended_lut = "off";
defparam \aluin2_A~7 .lut_mask = 64'h0F0F0F0F1B1B1B1B;
defparam \aluin2_A~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N41
dffeas \aluin2_A[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[8] .is_wysiwyg = "true";
defparam \aluin2_A[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N24
cyclonev_lcell_comb \Selector48~1 (
// Equation(s):
// \Selector48~1_combout  = ( aluin2_A[8] & ( !alufunc_A[3] $ (!aluin1_A[8]) ) ) # ( !aluin2_A[8] & ( alufunc_A[3] ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1_A[8]),
	.datae(gnd),
	.dataf(!aluin2_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~1 .extended_lut = "off";
defparam \Selector48~1 .lut_mask = 64'h5555555555AA55AA;
defparam \Selector48~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N18
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( !PC[8] ) + ( GND ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( !PC[8] ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(!PC[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N52
dffeas \pcpred_A[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[8] .is_wysiwyg = "true";
defparam \pcpred_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N33
cyclonev_lcell_comb \rs_match_M~0 (
// Equation(s):
// \rs_match_M~0_combout  = ( destreg_M[3] & ( destreg_M[1] & ( (!\imem~1_combout ) # ((!\imem~3_combout ) # ((!\imem~2_combout ) # (\imem~6_combout ))) ) ) ) # ( !destreg_M[3] & ( !destreg_M[1] & ( (\imem~1_combout  & (\imem~3_combout  & (\imem~2_combout  & 
// !\imem~6_combout ))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~2_combout ),
	.datad(!\imem~6_combout ),
	.datae(!destreg_M[3]),
	.dataf(!destreg_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_match_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs_match_M~0 .extended_lut = "off";
defparam \rs_match_M~0 .lut_mask = 64'h010000000000FEFF;
defparam \rs_match_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N9
cyclonev_lcell_comb rs_match_M(
// Equation(s):
// \rs_match_M~combout  = ( \isnop_M~q  & ( (\rs_match_M~0_combout  & ((!destreg_M[0] & (!\imem~10_combout  & !destreg_M[2])) # (destreg_M[0] & (\imem~10_combout  & destreg_M[2])))) ) )

	.dataa(!destreg_M[0]),
	.datab(!\imem~10_combout ),
	.datac(!\rs_match_M~0_combout ),
	.datad(!destreg_M[2]),
	.datae(gnd),
	.dataf(!\isnop_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs_match_M~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam rs_match_M.extended_lut = "off";
defparam rs_match_M.lut_mask = 64'h0000000008010801;
defparam rs_match_M.shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y10_N16
dffeas \memaddr_M[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector49~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[7] .is_wysiwyg = "true";
defparam \memaddr_M[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N6
cyclonev_lcell_comb \mem_fwd[7]~28 (
// Equation(s):
// \mem_fwd[7]~28_combout  = ( memaddr_M[7] & ( !\ldmem_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ldmem_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[7]~28 .extended_lut = "off";
defparam \mem_fwd[7]~28 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mem_fwd[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N48
cyclonev_lcell_comb \mem_fwd[7]~38 (
// Equation(s):
// \mem_fwd[7]~38_combout  = ( !\mem_fwd[7]~28_combout  & ( (!\mem_fwd[2]~4_combout ) # ((\Equal5~6_combout  & ((!\SW[7]~input_o ) # (!memaddr_M[4])))) ) )

	.dataa(!\Equal5~6_combout ),
	.datab(!\SW[7]~input_o ),
	.datac(!\mem_fwd[2]~4_combout ),
	.datad(!memaddr_M[4]),
	.datae(gnd),
	.dataf(!\mem_fwd[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[7]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[7]~38 .extended_lut = "off";
defparam \mem_fwd[7]~38 .lut_mask = 64'hF5F4F5F400000000;
defparam \mem_fwd[7]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N12
cyclonev_lcell_comb \mem_fwd[7]~29 (
// Equation(s):
// \mem_fwd[7]~29_combout  = ( \mem_fwd[2]~4_combout  & ( \SW[7]~input_o  & ( (((!\Equal5~6_combout ) # (\mem_fwd[7]~28_combout )) # (\mem_fwd[7]~27_combout )) # (memaddr_M[4]) ) ) ) # ( !\mem_fwd[2]~4_combout  & ( \SW[7]~input_o  & ( (\mem_fwd[7]~28_combout 
// ) # (\mem_fwd[7]~27_combout ) ) ) ) # ( \mem_fwd[2]~4_combout  & ( !\SW[7]~input_o  & ( ((!\Equal5~6_combout ) # (\mem_fwd[7]~28_combout )) # (\mem_fwd[7]~27_combout ) ) ) ) # ( !\mem_fwd[2]~4_combout  & ( !\SW[7]~input_o  & ( (\mem_fwd[7]~28_combout ) # 
// (\mem_fwd[7]~27_combout ) ) ) )

	.dataa(!memaddr_M[4]),
	.datab(!\mem_fwd[7]~27_combout ),
	.datac(!\Equal5~6_combout ),
	.datad(!\mem_fwd[7]~28_combout ),
	.datae(!\mem_fwd[2]~4_combout ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[7]~29 .extended_lut = "off";
defparam \mem_fwd[7]~29 .lut_mask = 64'h33FFF3FF33FFF7FF;
defparam \mem_fwd[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N10
dffeas \regs[10][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][7] .is_wysiwyg = "true";
defparam \regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N7
dffeas \regs[2][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][7] .is_wysiwyg = "true";
defparam \regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N8
dffeas \regs[14][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][7] .is_wysiwyg = "true";
defparam \regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N46
dffeas \regs[6][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][7] .is_wysiwyg = "true";
defparam \regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N6
cyclonev_lcell_comb \Mux56~2 (
// Equation(s):
// \Mux56~2_combout  = ( \regs[14][7]~q  & ( \regs[6][7]~q  & ( (!\imem~31_combout ) # ((!\imem~30_combout  & (\regs[10][7]~q )) # (\imem~30_combout  & ((\regs[2][7]~q )))) ) ) ) # ( !\regs[14][7]~q  & ( \regs[6][7]~q  & ( (!\imem~31_combout  & 
// (((\imem~30_combout )))) # (\imem~31_combout  & ((!\imem~30_combout  & (\regs[10][7]~q )) # (\imem~30_combout  & ((\regs[2][7]~q ))))) ) ) ) # ( \regs[14][7]~q  & ( !\regs[6][7]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout )))) # (\imem~31_combout  & 
// ((!\imem~30_combout  & (\regs[10][7]~q )) # (\imem~30_combout  & ((\regs[2][7]~q ))))) ) ) ) # ( !\regs[14][7]~q  & ( !\regs[6][7]~q  & ( (\imem~31_combout  & ((!\imem~30_combout  & (\regs[10][7]~q )) # (\imem~30_combout  & ((\regs[2][7]~q ))))) ) ) )

	.dataa(!\regs[10][7]~q ),
	.datab(!\imem~31_combout ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[2][7]~q ),
	.datae(!\regs[14][7]~q ),
	.dataf(!\regs[6][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~2 .extended_lut = "off";
defparam \Mux56~2 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N6
cyclonev_lcell_comb \regs[9][7]~feeder (
// Equation(s):
// \regs[9][7]~feeder_combout  = ( \mem_fwd[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][7]~feeder .extended_lut = "off";
defparam \regs[9][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N7
dffeas \regs[9][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][7] .is_wysiwyg = "true";
defparam \regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N15
cyclonev_lcell_comb \regs[5][7]~feeder (
// Equation(s):
// \regs[5][7]~feeder_combout  = ( \mem_fwd[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][7]~feeder .extended_lut = "off";
defparam \regs[5][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N17
dffeas \regs[5][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][7] .is_wysiwyg = "true";
defparam \regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N38
dffeas \regs[13][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][7] .is_wysiwyg = "true";
defparam \regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \regs[1][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][7] .is_wysiwyg = "true";
defparam \regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N36
cyclonev_lcell_comb \Mux56~1 (
// Equation(s):
// \Mux56~1_combout  = ( \regs[13][7]~q  & ( \regs[1][7]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout ) # (\regs[5][7]~q )))) # (\imem~31_combout  & (((\imem~30_combout )) # (\regs[9][7]~q ))) ) ) ) # ( !\regs[13][7]~q  & ( \regs[1][7]~q  & ( 
// (!\imem~31_combout  & (((\imem~30_combout  & \regs[5][7]~q )))) # (\imem~31_combout  & (((\imem~30_combout )) # (\regs[9][7]~q ))) ) ) ) # ( \regs[13][7]~q  & ( !\regs[1][7]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout ) # (\regs[5][7]~q )))) # 
// (\imem~31_combout  & (\regs[9][7]~q  & (!\imem~30_combout ))) ) ) ) # ( !\regs[13][7]~q  & ( !\regs[1][7]~q  & ( (!\imem~31_combout  & (((\imem~30_combout  & \regs[5][7]~q )))) # (\imem~31_combout  & (\regs[9][7]~q  & (!\imem~30_combout ))) ) ) )

	.dataa(!\regs[9][7]~q ),
	.datab(!\imem~31_combout ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[5][7]~q ),
	.datae(!\regs[13][7]~q ),
	.dataf(!\regs[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~1 .extended_lut = "off";
defparam \Mux56~1 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N59
dffeas \regs[15][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][7] .is_wysiwyg = "true";
defparam \regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N23
dffeas \regs[7][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][7] .is_wysiwyg = "true";
defparam \regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N59
dffeas \regs[11][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][7] .is_wysiwyg = "true";
defparam \regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N34
dffeas \regs[3][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][7] .is_wysiwyg = "true";
defparam \regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N57
cyclonev_lcell_comb \Mux56~3 (
// Equation(s):
// \Mux56~3_combout  = ( \regs[11][7]~q  & ( \regs[3][7]~q  & ( ((!\imem~30_combout  & (\regs[15][7]~q )) # (\imem~30_combout  & ((\regs[7][7]~q )))) # (\imem~31_combout ) ) ) ) # ( !\regs[11][7]~q  & ( \regs[3][7]~q  & ( (!\imem~31_combout  & 
// ((!\imem~30_combout  & (\regs[15][7]~q )) # (\imem~30_combout  & ((\regs[7][7]~q ))))) # (\imem~31_combout  & (((\imem~30_combout )))) ) ) ) # ( \regs[11][7]~q  & ( !\regs[3][7]~q  & ( (!\imem~31_combout  & ((!\imem~30_combout  & (\regs[15][7]~q )) # 
// (\imem~30_combout  & ((\regs[7][7]~q ))))) # (\imem~31_combout  & (((!\imem~30_combout )))) ) ) ) # ( !\regs[11][7]~q  & ( !\regs[3][7]~q  & ( (!\imem~31_combout  & ((!\imem~30_combout  & (\regs[15][7]~q )) # (\imem~30_combout  & ((\regs[7][7]~q ))))) ) ) 
// )

	.dataa(!\imem~31_combout ),
	.datab(!\regs[15][7]~q ),
	.datac(!\regs[7][7]~q ),
	.datad(!\imem~30_combout ),
	.datae(!\regs[11][7]~q ),
	.dataf(!\regs[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~3 .extended_lut = "off";
defparam \Mux56~3 .lut_mask = 64'h220A770A225F775F;
defparam \Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N49
dffeas \regs[4][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][7] .is_wysiwyg = "true";
defparam \regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N48
cyclonev_lcell_comb \regs[0][7]~feeder (
// Equation(s):
// \regs[0][7]~feeder_combout  = ( \mem_fwd[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][7]~feeder .extended_lut = "off";
defparam \regs[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N49
dffeas \regs[0][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7] .is_wysiwyg = "true";
defparam \regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N26
dffeas \regs[12][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[7]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][7] .is_wysiwyg = "true";
defparam \regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N0
cyclonev_lcell_comb \regs[8][7]~feeder (
// Equation(s):
// \regs[8][7]~feeder_combout  = ( \mem_fwd[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][7]~feeder .extended_lut = "off";
defparam \regs[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N1
dffeas \regs[8][7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][7] .is_wysiwyg = "true";
defparam \regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N24
cyclonev_lcell_comb \Mux56~0 (
// Equation(s):
// \Mux56~0_combout  = ( \regs[12][7]~q  & ( \regs[8][7]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & (\regs[4][7]~q )) # (\imem~31_combout  & ((\regs[0][7]~q )))) ) ) ) # ( !\regs[12][7]~q  & ( \regs[8][7]~q  & ( (!\imem~31_combout  & (\regs[4][7]~q 
//  & (\imem~30_combout ))) # (\imem~31_combout  & (((!\imem~30_combout ) # (\regs[0][7]~q )))) ) ) ) # ( \regs[12][7]~q  & ( !\regs[8][7]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout )) # (\regs[4][7]~q ))) # (\imem~31_combout  & (((\imem~30_combout  & 
// \regs[0][7]~q )))) ) ) ) # ( !\regs[12][7]~q  & ( !\regs[8][7]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & (\regs[4][7]~q )) # (\imem~31_combout  & ((\regs[0][7]~q ))))) ) ) )

	.dataa(!\imem~31_combout ),
	.datab(!\regs[4][7]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[0][7]~q ),
	.datae(!\regs[12][7]~q ),
	.dataf(!\regs[8][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~0 .extended_lut = "off";
defparam \Mux56~0 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N36
cyclonev_lcell_comb \Mux56~4 (
// Equation(s):
// \Mux56~4_combout  = ( \imem~33_combout  & ( \Mux56~0_combout  & ( (!\imem~32_combout ) # (\Mux56~2_combout ) ) ) ) # ( !\imem~33_combout  & ( \Mux56~0_combout  & ( (!\imem~32_combout  & (\Mux56~1_combout )) # (\imem~32_combout  & ((\Mux56~3_combout ))) ) 
// ) ) # ( \imem~33_combout  & ( !\Mux56~0_combout  & ( (\Mux56~2_combout  & \imem~32_combout ) ) ) ) # ( !\imem~33_combout  & ( !\Mux56~0_combout  & ( (!\imem~32_combout  & (\Mux56~1_combout )) # (\imem~32_combout  & ((\Mux56~3_combout ))) ) ) )

	.dataa(!\Mux56~2_combout ),
	.datab(!\Mux56~1_combout ),
	.datac(!\imem~32_combout ),
	.datad(!\Mux56~3_combout ),
	.datae(!\imem~33_combout ),
	.dataf(!\Mux56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux56~4 .extended_lut = "off";
defparam \Mux56~4 .lut_mask = 64'h303F0505303FF5F5;
defparam \Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N12
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( PC[6] ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( PC[6] ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N56
dffeas \pcpred_A[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[6] .is_wysiwyg = "true";
defparam \pcpred_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N54
cyclonev_lcell_comb \PC~24 (
// Equation(s):
// \PC~24_combout  = ( \Add2~17_sumout  & ( \comb~4_combout  & ( (!\mispred~combout  & (PC[6])) # (\mispred~combout  & ((pcpred_A[6]))) ) ) ) # ( !\Add2~17_sumout  & ( \comb~4_combout  & ( (!\mispred~combout  & (PC[6])) # (\mispred~combout  & 
// ((pcpred_A[6]))) ) ) ) # ( \Add2~17_sumout  & ( !\comb~4_combout  & ( (!\mispred~combout ) # (pcpred_A[6]) ) ) ) # ( !\Add2~17_sumout  & ( !\comb~4_combout  & ( (\mispred~combout  & pcpred_A[6]) ) ) )

	.dataa(!PC[6]),
	.datab(!\mispred~combout ),
	.datac(gnd),
	.datad(!pcpred_A[6]),
	.datae(!\Add2~17_sumout ),
	.dataf(!\comb~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~24 .extended_lut = "off";
defparam \PC~24 .lut_mask = 64'h0033CCFF44774477;
defparam \PC~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \Add2~17_sumout  ) + ( (((\imem~28_combout ) # (PC[15])) # (PC[13])) # (PC[14]) ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \Add2~17_sumout  ) + ( (((\imem~28_combout ) # (PC[15])) # (PC[13])) # (PC[14]) ) + ( \Add0~14  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\Add2~17_sumout ),
	.datae(gnd),
	.dataf(!\imem~28_combout ),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h00008000000000FF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N35
dffeas \dmem_rtl_0_bypass[34] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N2
dffeas \RTreg_A[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[2] .is_wysiwyg = "true";
defparam \RTreg_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N5
dffeas \wmemval_M[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[2] .is_wysiwyg = "true";
defparam \wmemval_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[33]~3 (
// Equation(s):
// \dmem_rtl_0_bypass[33]~3_combout  = ( !wmemval_M[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[33]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33]~3 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[33]~3 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[33]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N37
dffeas \dmem_rtl_0_bypass[33] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[33]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N51
cyclonev_lcell_comb \mem_fwd[2]~21 (
// Equation(s):
// \mem_fwd[2]~21_combout  = ( \dmem~5_combout  & ( (\mem_fwd[4]~7_combout  & !dmem_rtl_0_bypass[33]) ) ) # ( !\dmem~5_combout  & ( (!dmem_rtl_0_bypass[34] & (\mem_fwd[4]~7_combout  & !dmem_rtl_0_bypass[33])) ) )

	.dataa(!dmem_rtl_0_bypass[34]),
	.datab(gnd),
	.datac(!\mem_fwd[4]~7_combout ),
	.datad(!dmem_rtl_0_bypass[33]),
	.datae(!\dmem~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[2]~21 .extended_lut = "off";
defparam \mem_fwd[2]~21 .lut_mask = 64'h0A000F000A000F00;
defparam \mem_fwd[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N58
dffeas \dmem_rtl_0_bypass[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[5]~feeder_combout  = ( memaddr_M[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N37
dffeas \dmem_rtl_0_bypass[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N37
dffeas \dmem_rtl_0_bypass[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector52~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \dmem_rtl_0_bypass[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector51~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N55
dffeas \memaddr_M[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector50~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[6] .is_wysiwyg = "true";
defparam \memaddr_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N56
dffeas \dmem_rtl_0_bypass[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N32
dffeas \dmem_rtl_0_bypass[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector50~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N54
cyclonev_lcell_comb \dmem~2 (
// Equation(s):
// \dmem~2_combout  = ( dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[10] & ( (!dmem_rtl_0_bypass[7] & (!dmem_rtl_0_bypass[8] & (!dmem_rtl_0_bypass[5] $ (dmem_rtl_0_bypass[6])))) # (dmem_rtl_0_bypass[7] & (dmem_rtl_0_bypass[8] & (!dmem_rtl_0_bypass[5] $ 
// (dmem_rtl_0_bypass[6])))) ) ) ) # ( !dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[10] & ( (!dmem_rtl_0_bypass[7] & (!dmem_rtl_0_bypass[8] & (!dmem_rtl_0_bypass[5] $ (dmem_rtl_0_bypass[6])))) # (dmem_rtl_0_bypass[7] & (dmem_rtl_0_bypass[8] & 
// (!dmem_rtl_0_bypass[5] $ (dmem_rtl_0_bypass[6])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[7]),
	.datab(!dmem_rtl_0_bypass[5]),
	.datac(!dmem_rtl_0_bypass[6]),
	.datad(!dmem_rtl_0_bypass[8]),
	.datae(!dmem_rtl_0_bypass[9]),
	.dataf(!dmem_rtl_0_bypass[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~2 .extended_lut = "off";
defparam \dmem~2 .lut_mask = 64'h8241000000008241;
defparam \dmem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N48
cyclonev_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = ( !memaddr_M[5] & ( !memaddr_M[1] & ( (!memaddr_M[2] & (!memaddr_M[3] & !memaddr_M[6])) ) ) )

	.dataa(!memaddr_M[2]),
	.datab(!memaddr_M[3]),
	.datac(!memaddr_M[6]),
	.datad(gnd),
	.datae(!memaddr_M[5]),
	.dataf(!memaddr_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~0 .extended_lut = "off";
defparam \Equal5~0 .lut_mask = 64'h8080000000000000;
defparam \Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N47
dffeas \memaddr_M[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector30~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[26] .is_wysiwyg = "true";
defparam \memaddr_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N51
cyclonev_lcell_comb \mem_fwd[26]~67 (
// Equation(s):
// \mem_fwd[26]~67_combout  = (!memaddr_M[26] & !\ldmem_M~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[26]),
	.datad(!\ldmem_M~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[26]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[26]~67 .extended_lut = "off";
defparam \mem_fwd[26]~67 .lut_mask = 64'hF000F000F000F000;
defparam \mem_fwd[26]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N15
cyclonev_lcell_comb \Selector54~1 (
// Equation(s):
// \Selector54~1_combout  = ( !alufunc_A[4] & ( alufunc_A[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~1 .extended_lut = "off";
defparam \Selector54~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Selector54~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N27
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( PC[11] ) + ( GND ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N20
dffeas \pcpred_A[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[11] .is_wysiwyg = "true";
defparam \pcpred_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N23
dffeas \regs[0][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~112_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][28] .is_wysiwyg = "true";
defparam \regs[0][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N24
cyclonev_lcell_comb \regs[15][28]~feeder (
// Equation(s):
// \regs[15][28]~feeder_combout  = ( \mem_fwd[28]~112_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[28]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][28]~feeder .extended_lut = "off";
defparam \regs[15][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N25
dffeas \regs[15][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][28] .is_wysiwyg = "true";
defparam \regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( \imem~3_combout  & ( (!\imem~6_combout  & (\imem~1_combout  & \imem~2_combout )) ) )

	.dataa(!\imem~6_combout ),
	.datab(gnd),
	.datac(!\imem~1_combout ),
	.datad(!\imem~2_combout ),
	.datae(gnd),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h00000000000A000A;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N8
dffeas \regs[10][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~112_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][28] .is_wysiwyg = "true";
defparam \regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N51
cyclonev_lcell_comb \regs[5][28]~feeder (
// Equation(s):
// \regs[5][28]~feeder_combout  = ( \mem_fwd[28]~112_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[28]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][28]~feeder .extended_lut = "off";
defparam \regs[5][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N52
dffeas \regs[5][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][28] .is_wysiwyg = "true";
defparam \regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N6
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \regs[10][28]~q  & ( \regs[5][28]~q  & ( (!\imem~10_combout  & (((!\imem~11_combout )) # (\regs[0][28]~q ))) # (\imem~10_combout  & (((\imem~11_combout ) # (\regs[15][28]~q )))) ) ) ) # ( !\regs[10][28]~q  & ( \regs[5][28]~q  & ( 
// (!\imem~10_combout  & (\regs[0][28]~q  & ((\imem~11_combout )))) # (\imem~10_combout  & (((\imem~11_combout ) # (\regs[15][28]~q )))) ) ) ) # ( \regs[10][28]~q  & ( !\regs[5][28]~q  & ( (!\imem~10_combout  & (((!\imem~11_combout )) # (\regs[0][28]~q ))) # 
// (\imem~10_combout  & (((\regs[15][28]~q  & !\imem~11_combout )))) ) ) ) # ( !\regs[10][28]~q  & ( !\regs[5][28]~q  & ( (!\imem~10_combout  & (\regs[0][28]~q  & ((\imem~11_combout )))) # (\imem~10_combout  & (((\regs[15][28]~q  & !\imem~11_combout )))) ) ) 
// )

	.dataa(!\regs[0][28]~q ),
	.datab(!\regs[15][28]~q ),
	.datac(!\imem~10_combout ),
	.datad(!\imem~11_combout ),
	.datae(!\regs[10][28]~q ),
	.dataf(!\regs[5][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h0350F350035FF35F;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N30
cyclonev_lcell_comb \mem_fwd[28]~108 (
// Equation(s):
// \mem_fwd[28]~108_combout  = ( !memaddr_M[28] & ( !\ldmem_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ldmem_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[28]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[28]~108 .extended_lut = "off";
defparam \mem_fwd[28]~108 .lut_mask = 64'hF0F0F0F000000000;
defparam \mem_fwd[28]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N21
cyclonev_lcell_comb \RSreg_D[1]~15 (
// Equation(s):
// \RSreg_D[1]~15_combout  = ( \isnop_A~q  & ( (\comb~0_combout  & (!alufunc_A[0] & \comb~1_combout )) ) )

	.dataa(!\comb~0_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\comb~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isnop_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[1]~15 .extended_lut = "off";
defparam \RSreg_D[1]~15 .lut_mask = 64'h0000000004040404;
defparam \RSreg_D[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N33
cyclonev_lcell_comb \RSreg_D[28]~38 (
// Equation(s):
// \RSreg_D[28]~38_combout  = ( \RSreg_D[1]~15_combout  & ( \Selector28~2_combout  ) )

	.dataa(!\Selector28~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RSreg_D[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[28]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[28]~38 .extended_lut = "off";
defparam \RSreg_D[28]~38 .lut_mask = 64'h0000000055555555;
defparam \RSreg_D[28]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N24
cyclonev_lcell_comb \RSreg_D[28]~39 (
// Equation(s):
// \RSreg_D[28]~39_combout  = ( \mem_fwd[28]~111_combout  & ( \RSreg_D[28]~38_combout  ) ) # ( !\mem_fwd[28]~111_combout  & ( \RSreg_D[28]~38_combout  ) ) # ( \mem_fwd[28]~111_combout  & ( !\RSreg_D[28]~38_combout  & ( (\Mux3~0_combout  & 
// (!\rs_match_M~combout  & !\comb~3_combout )) ) ) ) # ( !\mem_fwd[28]~111_combout  & ( !\RSreg_D[28]~38_combout  & ( (!\comb~3_combout  & ((!\rs_match_M~combout  & (\Mux3~0_combout )) # (\rs_match_M~combout  & ((!\mem_fwd[28]~108_combout ))))) ) ) )

	.dataa(!\Mux3~0_combout ),
	.datab(!\mem_fwd[28]~108_combout ),
	.datac(!\rs_match_M~combout ),
	.datad(!\comb~3_combout ),
	.datae(!\mem_fwd[28]~111_combout ),
	.dataf(!\RSreg_D[28]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[28]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[28]~39 .extended_lut = "off";
defparam \RSreg_D[28]~39 .lut_mask = 64'h5C005000FFFFFFFF;
defparam \RSreg_D[28]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N26
dffeas \aluin1_A[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[28]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[28] .is_wysiwyg = "true";
defparam \aluin1_A[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N50
dffeas \dmem_rtl_0_bypass[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N27
cyclonev_lcell_comb MemWE(
// Equation(s):
// \MemWE~combout  = ( \WideNor0~0_combout  & ( (\WideNor0~3_combout  & (\WideNor0~2_combout  & (\MemWE~0_combout  & \WideNor0~1_combout ))) ) )

	.dataa(!\WideNor0~3_combout ),
	.datab(!\WideNor0~2_combout ),
	.datac(!\MemWE~0_combout ),
	.datad(!\WideNor0~1_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam MemWE.extended_lut = "off";
defparam MemWE.lut_mask = 64'h0000000000010001;
defparam MemWE.shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N28
dffeas \dmem_rtl_0_bypass[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\MemWE~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N58
dffeas \dmem_rtl_0_bypass[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector54~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N53
dffeas \dmem_rtl_0_bypass[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N28
dffeas \dmem_rtl_0_bypass[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector53~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N51
cyclonev_lcell_comb \dmem~1 (
// Equation(s):
// \dmem~1_combout  = ( dmem_rtl_0_bypass[3] & ( dmem_rtl_0_bypass[4] & ( (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[1] $ (dmem_rtl_0_bypass[2]))) ) ) ) # ( !dmem_rtl_0_bypass[3] & ( !dmem_rtl_0_bypass[4] & ( (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[1] $ 
// (dmem_rtl_0_bypass[2]))) ) ) )

	.dataa(!dmem_rtl_0_bypass[1]),
	.datab(!dmem_rtl_0_bypass[0]),
	.datac(!dmem_rtl_0_bypass[2]),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[3]),
	.dataf(!dmem_rtl_0_bypass[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~1 .extended_lut = "off";
defparam \dmem~1 .lut_mask = 64'h2121000000002121;
defparam \dmem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N43
dffeas \dmem_rtl_0_bypass[80] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N48
cyclonev_lcell_comb \mem_fwd[25]~74 (
// Equation(s):
// \mem_fwd[25]~74_combout  = ( \dmem~4_combout  & ( dmem_rtl_0_bypass[80] & ( ((!\dmem~3_combout ) # ((!\dmem~2_combout ) # (!\dmem~1_combout ))) # (\dmem~0_combout ) ) ) ) # ( !\dmem~4_combout  & ( dmem_rtl_0_bypass[80] ) )

	.dataa(!\dmem~0_combout ),
	.datab(!\dmem~3_combout ),
	.datac(!\dmem~2_combout ),
	.datad(!\dmem~1_combout ),
	.datae(!\dmem~4_combout ),
	.dataf(!dmem_rtl_0_bypass[80]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[25]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[25]~74 .extended_lut = "off";
defparam \mem_fwd[25]~74 .lut_mask = 64'h00000000FFFFFFFD;
defparam \mem_fwd[25]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N30
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( \Selector54~1_combout  & ( (!alufunc_A[3] & !alufunc_A[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!\Selector54~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h00000000F000F000;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N39
cyclonev_lcell_comb \aluin2_A~18 (
// Equation(s):
// \aluin2_A~18_combout  = ( \WideOr2~0_combout  & ( ((!\comb~5_combout  & \RTval_D[25]~17_combout )) # (\aluin2_A~0_combout ) ) ) # ( !\WideOr2~0_combout  & ( (\RTval_D[25]~17_combout ) # (\aluin2_A~0_combout ) ) )

	.dataa(!\comb~5_combout ),
	.datab(!\aluin2_A~0_combout ),
	.datac(!\RTval_D[25]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~18 .extended_lut = "off";
defparam \aluin2_A~18 .lut_mask = 64'h3F3F3F3F3B3B3B3B;
defparam \aluin2_A~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N40
dffeas \aluin2_A[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[25] .is_wysiwyg = "true";
defparam \aluin2_A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N20
dffeas \memaddr_M[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector32~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[24] .is_wysiwyg = "true";
defparam \memaddr_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N27
cyclonev_lcell_comb \mem_fwd[24]~77 (
// Equation(s):
// \mem_fwd[24]~77_combout  = ( memaddr_M[24] & ( !\ldmem_M~DUPLICATE_q  ) )

	.dataa(!\ldmem_M~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[24]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[24]~77 .extended_lut = "off";
defparam \mem_fwd[24]~77 .lut_mask = 64'h00000000AAAAAAAA;
defparam \mem_fwd[24]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N8
dffeas \RTreg_A[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RTval_D[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[24] .is_wysiwyg = "true";
defparam \RTreg_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N24
cyclonev_lcell_comb \wmemval_M[24]~feeder (
// Equation(s):
// \wmemval_M[24]~feeder_combout  = ( RTreg_A[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTreg_A[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[24]~feeder .extended_lut = "off";
defparam \wmemval_M[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \wmemval_M[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\wmemval_M[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[24] .is_wysiwyg = "true";
defparam \wmemval_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N20
dffeas \dmem_rtl_0_bypass[77] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N40
dffeas \RTreg_A[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[20]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[20] .is_wysiwyg = "true";
defparam \RTreg_A[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N38
dffeas \wmemval_M[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[20] .is_wysiwyg = "true";
defparam \wmemval_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \memaddr_M[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector47~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[9] .is_wysiwyg = "true";
defparam \memaddr_M[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N36
cyclonev_lcell_comb \regs[0][10]~feeder (
// Equation(s):
// \regs[0][10]~feeder_combout  = ( \mem_fwd[10]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[10]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][10]~feeder .extended_lut = "off";
defparam \regs[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N37
dffeas \regs[0][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][10] .is_wysiwyg = "true";
defparam \regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N44
dffeas \regs[15][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\mem_fwd[10]~54_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][10] .is_wysiwyg = "true";
defparam \regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N25
dffeas \regs[10][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][10] .is_wysiwyg = "true";
defparam \regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N34
dffeas \regs[5][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][10] .is_wysiwyg = "true";
defparam \regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N24
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \regs[10][10]~q  & ( \regs[5][10]~q  & ( (!\imem~11_combout  & (((!\imem~10_combout ) # (\regs[15][10]~q )))) # (\imem~11_combout  & (((\imem~10_combout )) # (\regs[0][10]~q ))) ) ) ) # ( !\regs[10][10]~q  & ( \regs[5][10]~q  & ( 
// (!\imem~11_combout  & (((\regs[15][10]~q  & \imem~10_combout )))) # (\imem~11_combout  & (((\imem~10_combout )) # (\regs[0][10]~q ))) ) ) ) # ( \regs[10][10]~q  & ( !\regs[5][10]~q  & ( (!\imem~11_combout  & (((!\imem~10_combout ) # (\regs[15][10]~q )))) 
// # (\imem~11_combout  & (\regs[0][10]~q  & ((!\imem~10_combout )))) ) ) ) # ( !\regs[10][10]~q  & ( !\regs[5][10]~q  & ( (!\imem~11_combout  & (((\regs[15][10]~q  & \imem~10_combout )))) # (\imem~11_combout  & (\regs[0][10]~q  & ((!\imem~10_combout )))) ) 
// ) )

	.dataa(!\regs[0][10]~q ),
	.datab(!\regs[15][10]~q ),
	.datac(!\imem~11_combout ),
	.datad(!\imem~10_combout ),
	.datae(!\regs[10][10]~q ),
	.dataf(!\regs[5][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h0530F530053FF53F;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N59
dffeas \RTreg_A[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RTval_D[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[10] .is_wysiwyg = "true";
defparam \RTreg_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N53
dffeas \wmemval_M[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[10] .is_wysiwyg = "true";
defparam \wmemval_M[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[49]~8 (
// Equation(s):
// \dmem_rtl_0_bypass[49]~8_combout  = ( !wmemval_M[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[49]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49]~8 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[49]~8 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[49]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N37
dffeas \dmem_rtl_0_bypass[49] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dmem_rtl_0_bypass[49]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N2
dffeas \dmem_rtl_0_bypass[62] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N18
cyclonev_lcell_comb \mem_fwd[16]~97 (
// Equation(s):
// \mem_fwd[16]~97_combout  = ( \dmem~2_combout  & ( \dmem~0_combout  & ( dmem_rtl_0_bypass[62] ) ) ) # ( !\dmem~2_combout  & ( \dmem~0_combout  & ( dmem_rtl_0_bypass[62] ) ) ) # ( \dmem~2_combout  & ( !\dmem~0_combout  & ( (dmem_rtl_0_bypass[62] & 
// ((!\dmem~4_combout ) # ((!\dmem~3_combout ) # (!\dmem~1_combout )))) ) ) ) # ( !\dmem~2_combout  & ( !\dmem~0_combout  & ( dmem_rtl_0_bypass[62] ) ) )

	.dataa(!dmem_rtl_0_bypass[62]),
	.datab(!\dmem~4_combout ),
	.datac(!\dmem~3_combout ),
	.datad(!\dmem~1_combout ),
	.datae(!\dmem~2_combout ),
	.dataf(!\dmem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[16]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[16]~97 .extended_lut = "off";
defparam \mem_fwd[16]~97 .lut_mask = 64'h5555555455555555;
defparam \mem_fwd[16]~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N2
dffeas \RTreg_A[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[16]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[16] .is_wysiwyg = "true";
defparam \RTreg_A[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N5
dffeas \wmemval_M[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[16] .is_wysiwyg = "true";
defparam \wmemval_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N49
dffeas \RTreg_A[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[13] .is_wysiwyg = "true";
defparam \RTreg_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N35
dffeas \wmemval_M[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[13] .is_wysiwyg = "true";
defparam \wmemval_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N37
dffeas \dmem_rtl_0_bypass[55] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \mem_fwd[2]~181 (
// Equation(s):
// \mem_fwd[2]~181_combout  = ( !memaddr_M[4] & ( (!\mem_fwd[2]~4_combout  & (!\ldmem_M~DUPLICATE_q  & (((memaddr_M[2]))))) # (\mem_fwd[2]~4_combout  & ((!\KEY[2]~input_o ) # ((!\Equal5~6_combout ) # ((!\ldmem_M~DUPLICATE_q  & memaddr_M[2]))))) ) ) # ( 
// memaddr_M[4] & ( (!\mem_fwd[2]~4_combout  & (!\ldmem_M~DUPLICATE_q  & (((memaddr_M[2]))))) # (\mem_fwd[2]~4_combout  & (((!\Equal5~6_combout ) # ((!\ldmem_M~DUPLICATE_q  & memaddr_M[2]))) # (\SW[2]~input_o ))) ) )

	.dataa(!\mem_fwd[2]~4_combout ),
	.datab(!\ldmem_M~DUPLICATE_q ),
	.datac(!\SW[2]~input_o ),
	.datad(!memaddr_M[2]),
	.datae(!memaddr_M[4]),
	.dataf(!\Equal5~6_combout ),
	.datag(!\KEY[2]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[2]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[2]~181 .extended_lut = "on";
defparam \mem_fwd[2]~181 .lut_mask = 64'h55DD55DD50DC05CD;
defparam \mem_fwd[2]~181 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N37
dffeas \regs[4][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~121_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][29] .is_wysiwyg = "true";
defparam \regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N20
dffeas \regs[12][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~121_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][29] .is_wysiwyg = "true";
defparam \regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N24
cyclonev_lcell_comb \regs[8][29]~feeder (
// Equation(s):
// \regs[8][29]~feeder_combout  = ( \mem_fwd[29]~121_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[29]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][29]~feeder .extended_lut = "off";
defparam \regs[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N26
dffeas \regs[8][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][29] .is_wysiwyg = "true";
defparam \regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N18
cyclonev_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = ( \regs[12][29]~q  & ( \regs[8][29]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & ((\regs[4][29]~q ))) # (\imem~31_combout  & (\regs[0][29]~q ))) ) ) ) # ( !\regs[12][29]~q  & ( \regs[8][29]~q  & ( (!\imem~31_combout  & 
// (((\imem~30_combout  & \regs[4][29]~q )))) # (\imem~31_combout  & (((!\imem~30_combout )) # (\regs[0][29]~q ))) ) ) ) # ( \regs[12][29]~q  & ( !\regs[8][29]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout ) # (\regs[4][29]~q )))) # (\imem~31_combout  & 
// (\regs[0][29]~q  & (\imem~30_combout ))) ) ) ) # ( !\regs[12][29]~q  & ( !\regs[8][29]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & ((\regs[4][29]~q ))) # (\imem~31_combout  & (\regs[0][29]~q )))) ) ) )

	.dataa(!\regs[0][29]~q ),
	.datab(!\imem~31_combout ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[4][29]~q ),
	.datae(!\regs[12][29]~q ),
	.dataf(!\regs[8][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~0 .extended_lut = "off";
defparam \Mux34~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y12_N40
dffeas \regs[5][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~121_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][29] .is_wysiwyg = "true";
defparam \regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N56
dffeas \regs[9][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~121_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][29] .is_wysiwyg = "true";
defparam \regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N16
dffeas \regs[1][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~121_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][29] .is_wysiwyg = "true";
defparam \regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N32
dffeas \regs[13][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~121_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][29] .is_wysiwyg = "true";
defparam \regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N30
cyclonev_lcell_comb \Mux34~1 (
// Equation(s):
// \Mux34~1_combout  = ( \regs[13][29]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & (\regs[9][29]~q )) # (\imem~30_combout  & ((\regs[1][29]~q ))) ) ) ) # ( !\regs[13][29]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & (\regs[9][29]~q )) # 
// (\imem~30_combout  & ((\regs[1][29]~q ))) ) ) ) # ( \regs[13][29]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout ) # (\regs[5][29]~q ) ) ) ) # ( !\regs[13][29]~q  & ( !\imem~31_combout  & ( (\imem~30_combout  & \regs[5][29]~q ) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs[5][29]~q ),
	.datac(!\regs[9][29]~q ),
	.datad(!\regs[1][29]~q ),
	.datae(!\regs[13][29]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~1 .extended_lut = "off";
defparam \Mux34~1 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N30
cyclonev_lcell_comb \regs[6][29]~feeder (
// Equation(s):
// \regs[6][29]~feeder_combout  = ( \mem_fwd[29]~121_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[29]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][29]~feeder .extended_lut = "off";
defparam \regs[6][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N31
dffeas \regs[6][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][29] .is_wysiwyg = "true";
defparam \regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \regs[10][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~121_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][29] .is_wysiwyg = "true";
defparam \regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N38
dffeas \regs[2][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~121_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][29] .is_wysiwyg = "true";
defparam \regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N8
dffeas \regs[14][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~121_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][29] .is_wysiwyg = "true";
defparam \regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N6
cyclonev_lcell_comb \Mux34~2 (
// Equation(s):
// \Mux34~2_combout  = ( \regs[14][29]~q  & ( \imem~30_combout  & ( (!\imem~31_combout  & (\regs[6][29]~q )) # (\imem~31_combout  & ((\regs[2][29]~q ))) ) ) ) # ( !\regs[14][29]~q  & ( \imem~30_combout  & ( (!\imem~31_combout  & (\regs[6][29]~q )) # 
// (\imem~31_combout  & ((\regs[2][29]~q ))) ) ) ) # ( \regs[14][29]~q  & ( !\imem~30_combout  & ( (!\imem~31_combout ) # (\regs[10][29]~q ) ) ) ) # ( !\regs[14][29]~q  & ( !\imem~30_combout  & ( (\regs[10][29]~q  & \imem~31_combout ) ) ) )

	.dataa(!\regs[6][29]~q ),
	.datab(!\regs[10][29]~q ),
	.datac(!\regs[2][29]~q ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[14][29]~q ),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~2 .extended_lut = "off";
defparam \Mux34~2 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N50
dffeas \regs[3][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~121_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][29] .is_wysiwyg = "true";
defparam \regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N28
dffeas \regs[15][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~121_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][29] .is_wysiwyg = "true";
defparam \regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N58
dffeas \regs[7][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~121_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][29] .is_wysiwyg = "true";
defparam \regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N20
dffeas \regs[11][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[29]~121_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][29] .is_wysiwyg = "true";
defparam \regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N18
cyclonev_lcell_comb \Mux34~3 (
// Equation(s):
// \Mux34~3_combout  = ( \regs[11][29]~q  & ( \imem~31_combout  & ( (!\imem~30_combout ) # (\regs[3][29]~q ) ) ) ) # ( !\regs[11][29]~q  & ( \imem~31_combout  & ( (\regs[3][29]~q  & \imem~30_combout ) ) ) ) # ( \regs[11][29]~q  & ( !\imem~31_combout  & ( 
// (!\imem~30_combout  & (\regs[15][29]~q )) # (\imem~30_combout  & ((\regs[7][29]~q ))) ) ) ) # ( !\regs[11][29]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout  & (\regs[15][29]~q )) # (\imem~30_combout  & ((\regs[7][29]~q ))) ) ) )

	.dataa(!\regs[3][29]~q ),
	.datab(!\regs[15][29]~q ),
	.datac(!\regs[7][29]~q ),
	.datad(!\imem~30_combout ),
	.datae(!\regs[11][29]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~3 .extended_lut = "off";
defparam \Mux34~3 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N54
cyclonev_lcell_comb \Mux34~4 (
// Equation(s):
// \Mux34~4_combout  = ( \Mux34~3_combout  & ( \imem~32_combout  & ( (!\imem~33_combout ) # (\Mux34~2_combout ) ) ) ) # ( !\Mux34~3_combout  & ( \imem~32_combout  & ( (\Mux34~2_combout  & \imem~33_combout ) ) ) ) # ( \Mux34~3_combout  & ( !\imem~32_combout  
// & ( (!\imem~33_combout  & ((\Mux34~1_combout ))) # (\imem~33_combout  & (\Mux34~0_combout )) ) ) ) # ( !\Mux34~3_combout  & ( !\imem~32_combout  & ( (!\imem~33_combout  & ((\Mux34~1_combout ))) # (\imem~33_combout  & (\Mux34~0_combout )) ) ) )

	.dataa(!\Mux34~0_combout ),
	.datab(!\Mux34~1_combout ),
	.datac(!\Mux34~2_combout ),
	.datad(!\imem~33_combout ),
	.datae(!\Mux34~3_combout ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~4 .extended_lut = "off";
defparam \Mux34~4 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N42
cyclonev_lcell_comb \RTval_D[29]~29 (
// Equation(s):
// \RTval_D[29]~29_combout  = ( !alufunc_A[0] & ( \rt_match_A~combout  & ( \Selector27~3_combout  ) ) ) # ( alufunc_A[0] & ( !\rt_match_A~combout  & ( (!\rt_match_M~combout  & (\Mux34~4_combout )) # (\rt_match_M~combout  & ((\mem_fwd[29]~121_combout ))) ) ) 
// ) # ( !alufunc_A[0] & ( !\rt_match_A~combout  & ( (!\rt_match_M~combout  & (\Mux34~4_combout )) # (\rt_match_M~combout  & ((\mem_fwd[29]~121_combout ))) ) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!\Mux34~4_combout ),
	.datac(!\Selector27~3_combout ),
	.datad(!\mem_fwd[29]~121_combout ),
	.datae(!alufunc_A[0]),
	.dataf(!\rt_match_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[29]~29 .extended_lut = "off";
defparam \RTval_D[29]~29 .lut_mask = 64'h227722770F0F0000;
defparam \RTval_D[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N54
cyclonev_lcell_comb \aluin2_A~30 (
// Equation(s):
// \aluin2_A~30_combout  = ( \RTval_D[29]~29_combout  & ( ((!\WideOr2~0_combout ) # (!\comb~5_combout )) # (\aluin2_A~0_combout ) ) ) # ( !\RTval_D[29]~29_combout  & ( \aluin2_A~0_combout  ) )

	.dataa(!\aluin2_A~0_combout ),
	.datab(gnd),
	.datac(!\WideOr2~0_combout ),
	.datad(!\comb~5_combout ),
	.datae(gnd),
	.dataf(!\RTval_D[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~30 .extended_lut = "off";
defparam \aluin2_A~30 .lut_mask = 64'h55555555FFF5FFF5;
defparam \aluin2_A~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N56
dffeas \aluin2_A[29]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin2_A[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[29]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin2_A[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N19
dffeas \regs[5][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][27] .is_wysiwyg = "true";
defparam \regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N47
dffeas \regs[9][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][27] .is_wysiwyg = "true";
defparam \regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N2
dffeas \regs[13][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][27] .is_wysiwyg = "true";
defparam \regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N59
dffeas \regs[1][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][27] .is_wysiwyg = "true";
defparam \regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N0
cyclonev_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = ( \regs[13][27]~q  & ( \regs[1][27]~q  & ( (!\imem~30_combout  & (((!\imem~31_combout ) # (\regs[9][27]~q )))) # (\imem~30_combout  & (((\imem~31_combout )) # (\regs[5][27]~q ))) ) ) ) # ( !\regs[13][27]~q  & ( \regs[1][27]~q  & ( 
// (!\imem~30_combout  & (((\regs[9][27]~q  & \imem~31_combout )))) # (\imem~30_combout  & (((\imem~31_combout )) # (\regs[5][27]~q ))) ) ) ) # ( \regs[13][27]~q  & ( !\regs[1][27]~q  & ( (!\imem~30_combout  & (((!\imem~31_combout ) # (\regs[9][27]~q )))) # 
// (\imem~30_combout  & (\regs[5][27]~q  & ((!\imem~31_combout )))) ) ) ) # ( !\regs[13][27]~q  & ( !\regs[1][27]~q  & ( (!\imem~30_combout  & (((\regs[9][27]~q  & \imem~31_combout )))) # (\imem~30_combout  & (\regs[5][27]~q  & ((!\imem~31_combout )))) ) ) )

	.dataa(!\regs[5][27]~q ),
	.datab(!\regs[9][27]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[13][27]~q ),
	.dataf(!\regs[1][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~1 .extended_lut = "off";
defparam \Mux36~1 .lut_mask = 64'h0530F530053FF53F;
defparam \Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N1
dffeas \regs[8][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][27] .is_wysiwyg = "true";
defparam \regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N55
dffeas \regs[0][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][27] .is_wysiwyg = "true";
defparam \regs[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N50
dffeas \regs[12][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][27] .is_wysiwyg = "true";
defparam \regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N48
cyclonev_lcell_comb \regs[4][27]~feeder (
// Equation(s):
// \regs[4][27]~feeder_combout  = ( \mem_fwd[27]~117_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[27]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][27]~feeder .extended_lut = "off";
defparam \regs[4][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N49
dffeas \regs[4][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][27] .is_wysiwyg = "true";
defparam \regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N48
cyclonev_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = ( \regs[12][27]~q  & ( \regs[4][27]~q  & ( (!\imem~31_combout ) # ((!\imem~30_combout  & (\regs[8][27]~q )) # (\imem~30_combout  & ((\regs[0][27]~q )))) ) ) ) # ( !\regs[12][27]~q  & ( \regs[4][27]~q  & ( (!\imem~30_combout  & 
// (\regs[8][27]~q  & ((\imem~31_combout )))) # (\imem~30_combout  & (((!\imem~31_combout ) # (\regs[0][27]~q )))) ) ) ) # ( \regs[12][27]~q  & ( !\regs[4][27]~q  & ( (!\imem~30_combout  & (((!\imem~31_combout )) # (\regs[8][27]~q ))) # (\imem~30_combout  & 
// (((\regs[0][27]~q  & \imem~31_combout )))) ) ) ) # ( !\regs[12][27]~q  & ( !\regs[4][27]~q  & ( (\imem~31_combout  & ((!\imem~30_combout  & (\regs[8][27]~q )) # (\imem~30_combout  & ((\regs[0][27]~q ))))) ) ) )

	.dataa(!\regs[8][27]~q ),
	.datab(!\regs[0][27]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[12][27]~q ),
	.dataf(!\regs[4][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~0 .extended_lut = "off";
defparam \Mux36~0 .lut_mask = 64'h0053F0530F53FF53;
defparam \Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N47
dffeas \regs[3][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][27] .is_wysiwyg = "true";
defparam \regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N1
dffeas \regs[7][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][27] .is_wysiwyg = "true";
defparam \regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N56
dffeas \regs[11][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][27] .is_wysiwyg = "true";
defparam \regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N54
cyclonev_lcell_comb \Mux36~3 (
// Equation(s):
// \Mux36~3_combout  = ( \regs[11][27]~q  & ( \imem~31_combout  & ( (!\imem~30_combout ) # (\regs[3][27]~q ) ) ) ) # ( !\regs[11][27]~q  & ( \imem~31_combout  & ( (\regs[3][27]~q  & \imem~30_combout ) ) ) ) # ( \regs[11][27]~q  & ( !\imem~31_combout  & ( 
// (!\imem~30_combout  & (\regs[15][27]~q )) # (\imem~30_combout  & ((\regs[7][27]~q ))) ) ) ) # ( !\regs[11][27]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout  & (\regs[15][27]~q )) # (\imem~30_combout  & ((\regs[7][27]~q ))) ) ) )

	.dataa(!\regs[15][27]~q ),
	.datab(!\regs[3][27]~q ),
	.datac(!\regs[7][27]~q ),
	.datad(!\imem~30_combout ),
	.datae(!\regs[11][27]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~3 .extended_lut = "off";
defparam \Mux36~3 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N20
dffeas \regs[6][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][27] .is_wysiwyg = "true";
defparam \regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N59
dffeas \regs[2][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][27] .is_wysiwyg = "true";
defparam \regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N1
dffeas \regs[10][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][27] .is_wysiwyg = "true";
defparam \regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N32
dffeas \regs[14][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][27] .is_wysiwyg = "true";
defparam \regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N30
cyclonev_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = ( \regs[14][27]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & ((\regs[10][27]~q ))) # (\imem~30_combout  & (\regs[2][27]~q )) ) ) ) # ( !\regs[14][27]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & ((\regs[10][27]~q ))) # 
// (\imem~30_combout  & (\regs[2][27]~q )) ) ) ) # ( \regs[14][27]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout ) # (\regs[6][27]~q ) ) ) ) # ( !\regs[14][27]~q  & ( !\imem~31_combout  & ( (\regs[6][27]~q  & \imem~30_combout ) ) ) )

	.dataa(!\regs[6][27]~q ),
	.datab(!\regs[2][27]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[10][27]~q ),
	.datae(!\regs[14][27]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~2 .extended_lut = "off";
defparam \Mux36~2 .lut_mask = 64'h0505F5F503F303F3;
defparam \Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N18
cyclonev_lcell_comb \Mux36~4 (
// Equation(s):
// \Mux36~4_combout  = ( \Mux36~3_combout  & ( \Mux36~2_combout  & ( ((!\imem~33_combout  & (\Mux36~1_combout )) # (\imem~33_combout  & ((\Mux36~0_combout )))) # (\imem~32_combout ) ) ) ) # ( !\Mux36~3_combout  & ( \Mux36~2_combout  & ( (!\imem~33_combout  & 
// (\Mux36~1_combout  & (!\imem~32_combout ))) # (\imem~33_combout  & (((\Mux36~0_combout ) # (\imem~32_combout )))) ) ) ) # ( \Mux36~3_combout  & ( !\Mux36~2_combout  & ( (!\imem~33_combout  & (((\imem~32_combout )) # (\Mux36~1_combout ))) # 
// (\imem~33_combout  & (((!\imem~32_combout  & \Mux36~0_combout )))) ) ) ) # ( !\Mux36~3_combout  & ( !\Mux36~2_combout  & ( (!\imem~32_combout  & ((!\imem~33_combout  & (\Mux36~1_combout )) # (\imem~33_combout  & ((\Mux36~0_combout ))))) ) ) )

	.dataa(!\Mux36~1_combout ),
	.datab(!\imem~33_combout ),
	.datac(!\imem~32_combout ),
	.datad(!\Mux36~0_combout ),
	.datae(!\Mux36~3_combout ),
	.dataf(!\Mux36~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~4 .extended_lut = "off";
defparam \Mux36~4 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N6
cyclonev_lcell_comb \RTval_D[27]~27 (
// Equation(s):
// \RTval_D[27]~27_combout  = ( \Selector29~3_combout  & ( alufunc_A[0] & ( (!\rt_match_A~combout  & ((!\rt_match_M~combout  & (\Mux36~4_combout )) # (\rt_match_M~combout  & ((\mem_fwd[27]~117_combout ))))) ) ) ) # ( !\Selector29~3_combout  & ( alufunc_A[0] 
// & ( (!\rt_match_A~combout  & ((!\rt_match_M~combout  & (\Mux36~4_combout )) # (\rt_match_M~combout  & ((\mem_fwd[27]~117_combout ))))) ) ) ) # ( \Selector29~3_combout  & ( !alufunc_A[0] & ( ((!\rt_match_M~combout  & (\Mux36~4_combout )) # 
// (\rt_match_M~combout  & ((\mem_fwd[27]~117_combout )))) # (\rt_match_A~combout ) ) ) ) # ( !\Selector29~3_combout  & ( !alufunc_A[0] & ( (!\rt_match_A~combout  & ((!\rt_match_M~combout  & (\Mux36~4_combout )) # (\rt_match_M~combout  & 
// ((\mem_fwd[27]~117_combout ))))) ) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!\Mux36~4_combout ),
	.datac(!\mem_fwd[27]~117_combout ),
	.datad(!\rt_match_A~combout ),
	.datae(!\Selector29~3_combout ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[27]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[27]~27 .extended_lut = "off";
defparam \RTval_D[27]~27 .lut_mask = 64'h270027FF27002700;
defparam \RTval_D[27]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N39
cyclonev_lcell_comb \aluin2_A~28 (
// Equation(s):
// \aluin2_A~28_combout  = ( \aluin2_A~0_combout  ) # ( !\aluin2_A~0_combout  & ( (\RTval_D[27]~27_combout  & ((!\WideOr2~0_combout ) # (!\comb~5_combout ))) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\comb~5_combout ),
	.datac(!\RTval_D[27]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~28 .extended_lut = "off";
defparam \aluin2_A~28 .lut_mask = 64'h0E0E0E0EFFFFFFFF;
defparam \aluin2_A~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N40
dffeas \aluin2_A[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[27] .is_wysiwyg = "true";
defparam \aluin2_A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N50
dffeas \regs[10][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][26] .is_wysiwyg = "true";
defparam \regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N26
dffeas \regs[9][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][26] .is_wysiwyg = "true";
defparam \regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N44
dffeas \regs[11][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][26] .is_wysiwyg = "true";
defparam \regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N3
cyclonev_lcell_comb \regs[8][26]~feeder (
// Equation(s):
// \regs[8][26]~feeder_combout  = ( \mem_fwd[26]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[26]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][26]~feeder .extended_lut = "off";
defparam \regs[8][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N4
dffeas \regs[8][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][26] .is_wysiwyg = "true";
defparam \regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N42
cyclonev_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = ( \regs[11][26]~q  & ( \regs[8][26]~q  & ( (!\imem~33_combout  & (((\imem~32_combout ) # (\regs[9][26]~q )))) # (\imem~33_combout  & (((!\imem~32_combout )) # (\regs[10][26]~q ))) ) ) ) # ( !\regs[11][26]~q  & ( \regs[8][26]~q  & ( 
// (!\imem~33_combout  & (((\regs[9][26]~q  & !\imem~32_combout )))) # (\imem~33_combout  & (((!\imem~32_combout )) # (\regs[10][26]~q ))) ) ) ) # ( \regs[11][26]~q  & ( !\regs[8][26]~q  & ( (!\imem~33_combout  & (((\imem~32_combout ) # (\regs[9][26]~q )))) 
// # (\imem~33_combout  & (\regs[10][26]~q  & ((\imem~32_combout )))) ) ) ) # ( !\regs[11][26]~q  & ( !\regs[8][26]~q  & ( (!\imem~33_combout  & (((\regs[9][26]~q  & !\imem~32_combout )))) # (\imem~33_combout  & (\regs[10][26]~q  & ((\imem~32_combout )))) ) 
// ) )

	.dataa(!\regs[10][26]~q ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[9][26]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[11][26]~q ),
	.dataf(!\regs[8][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~2 .extended_lut = "off";
defparam \Mux37~2 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N24
cyclonev_lcell_comb \regs[6][26]~feeder (
// Equation(s):
// \regs[6][26]~feeder_combout  = ( \mem_fwd[26]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[26]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][26]~feeder .extended_lut = "off";
defparam \regs[6][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N25
dffeas \regs[6][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][26] .is_wysiwyg = "true";
defparam \regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N56
dffeas \regs[7][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][26] .is_wysiwyg = "true";
defparam \regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N51
cyclonev_lcell_comb \regs[4][26]~feeder (
// Equation(s):
// \regs[4][26]~feeder_combout  = ( \mem_fwd[26]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[26]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][26]~feeder .extended_lut = "off";
defparam \regs[4][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N53
dffeas \regs[4][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][26] .is_wysiwyg = "true";
defparam \regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N54
cyclonev_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = ( \regs[7][26]~q  & ( \regs[4][26]~q  & ( (!\imem~33_combout  & (((\imem~32_combout ) # (\regs[5][26]~q )))) # (\imem~33_combout  & (((!\imem~32_combout )) # (\regs[6][26]~q ))) ) ) ) # ( !\regs[7][26]~q  & ( \regs[4][26]~q  & ( 
// (!\imem~33_combout  & (((\regs[5][26]~q  & !\imem~32_combout )))) # (\imem~33_combout  & (((!\imem~32_combout )) # (\regs[6][26]~q ))) ) ) ) # ( \regs[7][26]~q  & ( !\regs[4][26]~q  & ( (!\imem~33_combout  & (((\imem~32_combout ) # (\regs[5][26]~q )))) # 
// (\imem~33_combout  & (\regs[6][26]~q  & ((\imem~32_combout )))) ) ) ) # ( !\regs[7][26]~q  & ( !\regs[4][26]~q  & ( (!\imem~33_combout  & (((\regs[5][26]~q  & !\imem~32_combout )))) # (\imem~33_combout  & (\regs[6][26]~q  & ((\imem~32_combout )))) ) ) )

	.dataa(!\regs[6][26]~q ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[5][26]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[7][26]~q ),
	.dataf(!\regs[4][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~1 .extended_lut = "off";
defparam \Mux37~1 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N13
dffeas \regs[13][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][26] .is_wysiwyg = "true";
defparam \regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \regs[15][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][26] .is_wysiwyg = "true";
defparam \regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N50
dffeas \regs[14][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][26] .is_wysiwyg = "true";
defparam \regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N20
dffeas \regs[12][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][26] .is_wysiwyg = "true";
defparam \regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N48
cyclonev_lcell_comb \Mux37~3 (
// Equation(s):
// \Mux37~3_combout  = ( \regs[14][26]~q  & ( \regs[12][26]~q  & ( ((!\imem~32_combout  & (\regs[13][26]~q )) # (\imem~32_combout  & ((\regs[15][26]~q )))) # (\imem~33_combout ) ) ) ) # ( !\regs[14][26]~q  & ( \regs[12][26]~q  & ( (!\imem~33_combout  & 
// ((!\imem~32_combout  & (\regs[13][26]~q )) # (\imem~32_combout  & ((\regs[15][26]~q ))))) # (\imem~33_combout  & (((!\imem~32_combout )))) ) ) ) # ( \regs[14][26]~q  & ( !\regs[12][26]~q  & ( (!\imem~33_combout  & ((!\imem~32_combout  & (\regs[13][26]~q 
// )) # (\imem~32_combout  & ((\regs[15][26]~q ))))) # (\imem~33_combout  & (((\imem~32_combout )))) ) ) ) # ( !\regs[14][26]~q  & ( !\regs[12][26]~q  & ( (!\imem~33_combout  & ((!\imem~32_combout  & (\regs[13][26]~q )) # (\imem~32_combout  & 
// ((\regs[15][26]~q ))))) ) ) )

	.dataa(!\regs[13][26]~q ),
	.datab(!\imem~33_combout ),
	.datac(!\imem~32_combout ),
	.datad(!\regs[15][26]~q ),
	.datae(!\regs[14][26]~q ),
	.dataf(!\regs[12][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~3 .extended_lut = "off";
defparam \Mux37~3 .lut_mask = 64'h404C434F707C737F;
defparam \Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N21
cyclonev_lcell_comb \regs[0][26]~feeder (
// Equation(s):
// \regs[0][26]~feeder_combout  = ( \mem_fwd[26]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[26]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][26]~feeder .extended_lut = "off";
defparam \regs[0][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N22
dffeas \regs[0][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][26] .is_wysiwyg = "true";
defparam \regs[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N2
dffeas \regs[2][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][26] .is_wysiwyg = "true";
defparam \regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N6
cyclonev_lcell_comb \regs[1][26]~feeder (
// Equation(s):
// \regs[1][26]~feeder_combout  = ( \mem_fwd[26]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[26]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][26]~feeder .extended_lut = "off";
defparam \regs[1][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N7
dffeas \regs[1][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][26] .is_wysiwyg = "true";
defparam \regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N38
dffeas \regs[3][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[26]~71_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][26] .is_wysiwyg = "true";
defparam \regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N36
cyclonev_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = ( \regs[3][26]~q  & ( \imem~32_combout  & ( (!\imem~33_combout ) # (\regs[2][26]~q ) ) ) ) # ( !\regs[3][26]~q  & ( \imem~32_combout  & ( (\imem~33_combout  & \regs[2][26]~q ) ) ) ) # ( \regs[3][26]~q  & ( !\imem~32_combout  & ( 
// (!\imem~33_combout  & ((\regs[1][26]~q ))) # (\imem~33_combout  & (\regs[0][26]~q )) ) ) ) # ( !\regs[3][26]~q  & ( !\imem~32_combout  & ( (!\imem~33_combout  & ((\regs[1][26]~q ))) # (\imem~33_combout  & (\regs[0][26]~q )) ) ) )

	.dataa(!\regs[0][26]~q ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[2][26]~q ),
	.datad(!\regs[1][26]~q ),
	.datae(!\regs[3][26]~q ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~0 .extended_lut = "off";
defparam \Mux37~0 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N6
cyclonev_lcell_comb \Mux37~4 (
// Equation(s):
// \Mux37~4_combout  = ( \Mux37~3_combout  & ( \Mux37~0_combout  & ( (!\imem~30_combout  & (((!\imem~31_combout )) # (\Mux37~2_combout ))) # (\imem~30_combout  & (((\imem~31_combout ) # (\Mux37~1_combout )))) ) ) ) # ( !\Mux37~3_combout  & ( \Mux37~0_combout 
//  & ( (!\imem~30_combout  & (\Mux37~2_combout  & ((\imem~31_combout )))) # (\imem~30_combout  & (((\imem~31_combout ) # (\Mux37~1_combout )))) ) ) ) # ( \Mux37~3_combout  & ( !\Mux37~0_combout  & ( (!\imem~30_combout  & (((!\imem~31_combout )) # 
// (\Mux37~2_combout ))) # (\imem~30_combout  & (((\Mux37~1_combout  & !\imem~31_combout )))) ) ) ) # ( !\Mux37~3_combout  & ( !\Mux37~0_combout  & ( (!\imem~30_combout  & (\Mux37~2_combout  & ((\imem~31_combout )))) # (\imem~30_combout  & 
// (((\Mux37~1_combout  & !\imem~31_combout )))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\Mux37~2_combout ),
	.datac(!\Mux37~1_combout ),
	.datad(!\imem~31_combout ),
	.datae(!\Mux37~3_combout ),
	.dataf(!\Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~4 .extended_lut = "off";
defparam \Mux37~4 .lut_mask = 64'h0522AF220577AF77;
defparam \Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N51
cyclonev_lcell_comb \RTval_D[26]~16 (
// Equation(s):
// \RTval_D[26]~16_combout  = ( \Mux37~4_combout  & ( \Selector30~3_combout  & ( (!\rt_match_A~combout  & ((!\rt_match_M~combout ) # ((\mem_fwd[26]~71_combout )))) # (\rt_match_A~combout  & (((!alufunc_A[0])))) ) ) ) # ( !\Mux37~4_combout  & ( 
// \Selector30~3_combout  & ( (!\rt_match_A~combout  & (\rt_match_M~combout  & (\mem_fwd[26]~71_combout ))) # (\rt_match_A~combout  & (((!alufunc_A[0])))) ) ) ) # ( \Mux37~4_combout  & ( !\Selector30~3_combout  & ( (!\rt_match_A~combout  & 
// ((!\rt_match_M~combout ) # (\mem_fwd[26]~71_combout ))) ) ) ) # ( !\Mux37~4_combout  & ( !\Selector30~3_combout  & ( (\rt_match_M~combout  & (\mem_fwd[26]~71_combout  & !\rt_match_A~combout )) ) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!\mem_fwd[26]~71_combout ),
	.datac(!alufunc_A[0]),
	.datad(!\rt_match_A~combout ),
	.datae(!\Mux37~4_combout ),
	.dataf(!\Selector30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[26]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[26]~16 .extended_lut = "off";
defparam \RTval_D[26]~16 .lut_mask = 64'h1100BB0011F0BBF0;
defparam \RTval_D[26]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N18
cyclonev_lcell_comb \aluin2_A~17 (
// Equation(s):
// \aluin2_A~17_combout  = ( \RTval_D[26]~16_combout  & ( ((!\WideOr2~0_combout ) # (!\comb~5_combout )) # (\aluin2_A~0_combout ) ) ) # ( !\RTval_D[26]~16_combout  & ( \aluin2_A~0_combout  ) )

	.dataa(gnd),
	.datab(!\aluin2_A~0_combout ),
	.datac(!\WideOr2~0_combout ),
	.datad(!\comb~5_combout ),
	.datae(gnd),
	.dataf(!\RTval_D[26]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~17 .extended_lut = "off";
defparam \aluin2_A~17 .lut_mask = 64'h33333333FFF3FFF3;
defparam \aluin2_A~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \aluin2_A[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[26] .is_wysiwyg = "true";
defparam \aluin2_A[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N55
dffeas \RTreg_A[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[23]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[23] .is_wysiwyg = "true";
defparam \RTreg_A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N53
dffeas \wmemval_M[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[23] .is_wysiwyg = "true";
defparam \wmemval_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N25
dffeas \dmem_rtl_0_bypass[75] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y11_N13
dffeas \dmem_rtl_0_bypass[76] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N0
cyclonev_lcell_comb \mem_fwd[23]~64 (
// Equation(s):
// \mem_fwd[23]~64_combout  = ( \dmem~4_combout  & ( dmem_rtl_0_bypass[76] & ( ((!\dmem~1_combout ) # ((!\dmem~2_combout ) # (!\dmem~3_combout ))) # (\dmem~0_combout ) ) ) ) # ( !\dmem~4_combout  & ( dmem_rtl_0_bypass[76] ) )

	.dataa(!\dmem~0_combout ),
	.datab(!\dmem~1_combout ),
	.datac(!\dmem~2_combout ),
	.datad(!\dmem~3_combout ),
	.datae(!\dmem~4_combout ),
	.dataf(!dmem_rtl_0_bypass[76]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[23]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[23]~64 .extended_lut = "off";
defparam \mem_fwd[23]~64 .lut_mask = 64'h00000000FFFFFFFD;
defparam \mem_fwd[23]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N35
dffeas \dmem_rtl_0_bypass[42] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \mem_fwd[6]~34 (
// Equation(s):
// \mem_fwd[6]~34_combout  = ( \dmem~3_combout  & ( dmem_rtl_0_bypass[42] & ( (\dmem~2_combout  & (\dmem~1_combout  & (!\dmem~0_combout  & \dmem~4_combout ))) ) ) ) # ( \dmem~3_combout  & ( !dmem_rtl_0_bypass[42] ) ) # ( !\dmem~3_combout  & ( 
// !dmem_rtl_0_bypass[42] ) )

	.dataa(!\dmem~2_combout ),
	.datab(!\dmem~1_combout ),
	.datac(!\dmem~0_combout ),
	.datad(!\dmem~4_combout ),
	.datae(!\dmem~3_combout ),
	.dataf(!dmem_rtl_0_bypass[42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[6]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[6]~34 .extended_lut = "off";
defparam \mem_fwd[6]~34 .lut_mask = 64'hFFFFFFFF00000010;
defparam \mem_fwd[6]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N24
cyclonev_lcell_comb \mem_fwd[2]~30 (
// Equation(s):
// \mem_fwd[2]~30_combout  = ( \dmem~2_combout  & ( \mem_fwd[4]~7_combout  & ( (!\dmem~4_combout ) # ((!\dmem~3_combout ) # ((!\dmem~1_combout ) # (\dmem~0_combout ))) ) ) ) # ( !\dmem~2_combout  & ( \mem_fwd[4]~7_combout  ) )

	.dataa(!\dmem~4_combout ),
	.datab(!\dmem~3_combout ),
	.datac(!\dmem~0_combout ),
	.datad(!\dmem~1_combout ),
	.datae(!\dmem~2_combout ),
	.dataf(!\mem_fwd[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[2]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[2]~30 .extended_lut = "off";
defparam \mem_fwd[2]~30 .lut_mask = 64'h00000000FFFFFFEF;
defparam \mem_fwd[2]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N46
dffeas \RTreg_A[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RTval_D[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[6] .is_wysiwyg = "true";
defparam \RTreg_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N8
dffeas \wmemval_M[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[6] .is_wysiwyg = "true";
defparam \wmemval_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N23
dffeas \dmem_rtl_0_bypass[41] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N21
cyclonev_lcell_comb \mem_fwd[6]~35 (
// Equation(s):
// \mem_fwd[6]~35_combout  = ( dmem_rtl_0_bypass[41] & ( \WideNor0~3_combout  & ( (\WideNor0~1_combout  & (\WideNor0~2_combout  & (\ldmem_M~DUPLICATE_q  & \WideNor0~0_combout ))) ) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!\WideNor0~2_combout ),
	.datac(!\ldmem_M~DUPLICATE_q ),
	.datad(!\WideNor0~0_combout ),
	.datae(!dmem_rtl_0_bypass[41]),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[6]~35 .extended_lut = "off";
defparam \mem_fwd[6]~35 .lut_mask = 64'h0000000000000001;
defparam \mem_fwd[6]~35 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \mem_fwd[6]~31 (
// Equation(s):
// \mem_fwd[6]~31_combout  = ( !\ldmem_M~DUPLICATE_q  & ( memaddr_M[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[6]),
	.datad(gnd),
	.datae(!\ldmem_M~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[6]~31 .extended_lut = "off";
defparam \mem_fwd[6]~31 .lut_mask = 64'h0F0F00000F0F0000;
defparam \mem_fwd[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N42
cyclonev_lcell_comb \mem_fwd[6]~37 (
// Equation(s):
// \mem_fwd[6]~37_combout  = ( \Equal5~6_combout  & ( ((\mem_fwd[2]~4_combout  & (\SW[6]~input_o  & memaddr_M[4]))) # (\mem_fwd[6]~31_combout ) ) ) # ( !\Equal5~6_combout  & ( \mem_fwd[6]~31_combout  ) )

	.dataa(!\mem_fwd[2]~4_combout ),
	.datab(!\SW[6]~input_o ),
	.datac(!memaddr_M[4]),
	.datad(!\mem_fwd[6]~31_combout ),
	.datae(gnd),
	.dataf(!\Equal5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[6]~37 .extended_lut = "off";
defparam \mem_fwd[6]~37 .lut_mask = 64'h00FF00FF01FF01FF;
defparam \mem_fwd[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N17
dffeas \dmem_rtl_0_bypass[48] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y11_N35
dffeas \aluin1_A[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSreg_D[13]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[13] .is_wysiwyg = "true";
defparam \aluin1_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N54
cyclonev_lcell_comb \mem_fwd[12]~14 (
// Equation(s):
// \mem_fwd[12]~14_combout  = ( \ldmem_M~DUPLICATE_q  & ( memaddr_M[12] & ( (\WideNor0~combout  & ((!\Equal5~0_combout ) # ((!\Equal5~9_combout ) # (!\Equal5~8_combout )))) ) ) ) # ( !\ldmem_M~DUPLICATE_q  & ( memaddr_M[12] ) ) # ( \ldmem_M~DUPLICATE_q  & ( 
// !memaddr_M[12] & ( (\WideNor0~combout  & ((!\Equal5~0_combout ) # ((!\Equal5~9_combout ) # (!\Equal5~8_combout )))) ) ) )

	.dataa(!\Equal5~0_combout ),
	.datab(!\Equal5~9_combout ),
	.datac(!\Equal5~8_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!\ldmem_M~DUPLICATE_q ),
	.dataf(!memaddr_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[12]~14 .extended_lut = "off";
defparam \mem_fwd[12]~14 .lut_mask = 64'h000000FEFFFF00FE;
defparam \mem_fwd[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N5
dffeas \dmem_rtl_0_bypass[54] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N58
dffeas \RTreg_A[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[12]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[12] .is_wysiwyg = "true";
defparam \RTreg_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N47
dffeas \wmemval_M[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[12] .is_wysiwyg = "true";
defparam \wmemval_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[53]~2 (
// Equation(s):
// \dmem_rtl_0_bypass[53]~2_combout  = !wmemval_M[12]

	.dataa(gnd),
	.datab(!wmemval_M[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[53]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53]~2 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[53]~2 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \dmem_rtl_0_bypass[53]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N2
dffeas \dmem_rtl_0_bypass[53] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[53]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[12]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[12]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N6
cyclonev_lcell_comb \mem_fwd[12]~13 (
// Equation(s):
// \mem_fwd[12]~13_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[12]~13 .extended_lut = "off";
defparam \mem_fwd[12]~13 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \mem_fwd[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N54
cyclonev_lcell_comb \mem_fwd[12]~15 (
// Equation(s):
// \mem_fwd[12]~15_combout  = ( dmem_rtl_0_bypass[53] & ( \mem_fwd[12]~13_combout  & ( ((!\dmem~5_combout  & (dmem_rtl_0_bypass[54] & \mem_fwd[4]~7_combout ))) # (\mem_fwd[12]~14_combout ) ) ) ) # ( !dmem_rtl_0_bypass[53] & ( \mem_fwd[12]~13_combout  & ( 
// (\mem_fwd[4]~7_combout ) # (\mem_fwd[12]~14_combout ) ) ) ) # ( dmem_rtl_0_bypass[53] & ( !\mem_fwd[12]~13_combout  & ( \mem_fwd[12]~14_combout  ) ) ) # ( !dmem_rtl_0_bypass[53] & ( !\mem_fwd[12]~13_combout  & ( ((\mem_fwd[4]~7_combout  & 
// ((!dmem_rtl_0_bypass[54]) # (\dmem~5_combout )))) # (\mem_fwd[12]~14_combout ) ) ) )

	.dataa(!\mem_fwd[12]~14_combout ),
	.datab(!\dmem~5_combout ),
	.datac(!dmem_rtl_0_bypass[54]),
	.datad(!\mem_fwd[4]~7_combout ),
	.datae(!dmem_rtl_0_bypass[53]),
	.dataf(!\mem_fwd[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[12]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[12]~15 .extended_lut = "off";
defparam \mem_fwd[12]~15 .lut_mask = 64'h55F7555555FF555D;
defparam \mem_fwd[12]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N45
cyclonev_lcell_comb \regs[5][12]~feeder (
// Equation(s):
// \regs[5][12]~feeder_combout  = ( \mem_fwd[12]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[12]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][12]~feeder .extended_lut = "off";
defparam \regs[5][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N46
dffeas \regs[5][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][12] .is_wysiwyg = "true";
defparam \regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N58
dffeas \regs[10][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][12] .is_wysiwyg = "true";
defparam \regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N31
dffeas \regs[0][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][12] .is_wysiwyg = "true";
defparam \regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N25
dffeas \regs[15][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][12] .is_wysiwyg = "true";
defparam \regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N6
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \regs[0][12]~q  & ( \regs[15][12]~q  & ( (!\imem~11_combout  & (((\regs[10][12]~q ) # (\imem~10_combout )))) # (\imem~11_combout  & (((!\imem~10_combout )) # (\regs[5][12]~q ))) ) ) ) # ( !\regs[0][12]~q  & ( \regs[15][12]~q  & ( 
// (!\imem~11_combout  & (((\regs[10][12]~q ) # (\imem~10_combout )))) # (\imem~11_combout  & (\regs[5][12]~q  & (\imem~10_combout ))) ) ) ) # ( \regs[0][12]~q  & ( !\regs[15][12]~q  & ( (!\imem~11_combout  & (((!\imem~10_combout  & \regs[10][12]~q )))) # 
// (\imem~11_combout  & (((!\imem~10_combout )) # (\regs[5][12]~q ))) ) ) ) # ( !\regs[0][12]~q  & ( !\regs[15][12]~q  & ( (!\imem~11_combout  & (((!\imem~10_combout  & \regs[10][12]~q )))) # (\imem~11_combout  & (\regs[5][12]~q  & (\imem~10_combout ))) ) ) 
// )

	.dataa(!\imem~11_combout ),
	.datab(!\regs[5][12]~q ),
	.datac(!\imem~10_combout ),
	.datad(!\regs[10][12]~q ),
	.datae(!\regs[0][12]~q ),
	.dataf(!\regs[15][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N18
cyclonev_lcell_comb \mem_fwd[12]~16 (
// Equation(s):
// \mem_fwd[12]~16_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!dmem_rtl_0_bypass[54] & (((!dmem_rtl_0_bypass[53])))) # (dmem_rtl_0_bypass[54] & ((!\dmem~5_combout  & 
// ((\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ))) # (\dmem~5_combout  & (!dmem_rtl_0_bypass[53])))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!dmem_rtl_0_bypass[54] & 
// (((!dmem_rtl_0_bypass[53])))) # (dmem_rtl_0_bypass[54] & ((!\dmem~5_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ))) # (\dmem~5_combout  & (!dmem_rtl_0_bypass[53])))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & 
// ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!dmem_rtl_0_bypass[53]) # ((dmem_rtl_0_bypass[54] & !\dmem~5_combout )) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!dmem_rtl_0_bypass[53] & ((!dmem_rtl_0_bypass[54]) # (\dmem~5_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[54]),
	.datab(!\dmem~5_combout ),
	.datac(!dmem_rtl_0_bypass[53]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[12]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[12]~16 .extended_lut = "off";
defparam \mem_fwd[12]~16 .lut_mask = 64'hB0B0F4F4B0F4B0F4;
defparam \mem_fwd[12]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N9
cyclonev_lcell_comb \comb~6 (
// Equation(s):
// \comb~6_combout  = ( \mem_fwd[12]~16_combout  & ( (!\rs_match_M~combout  & (((\Mux19~0_combout )))) # (\rs_match_M~combout  & (((\mem_fwd[4]~7_combout )) # (\mem_fwd[12]~14_combout ))) ) ) # ( !\mem_fwd[12]~16_combout  & ( (!\rs_match_M~combout  & 
// ((\Mux19~0_combout ))) # (\rs_match_M~combout  & (\mem_fwd[12]~14_combout )) ) )

	.dataa(!\mem_fwd[12]~14_combout ),
	.datab(!\mem_fwd[4]~7_combout ),
	.datac(!\rs_match_M~combout ),
	.datad(!\Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[12]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~6 .extended_lut = "off";
defparam \comb~6 .lut_mask = 64'h05F505F507F707F7;
defparam \comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N30
cyclonev_lcell_comb \RSreg_D[12]~2 (
// Equation(s):
// \RSreg_D[12]~2_combout  = ( \Selector44~3_combout  & ( (\comb~6_combout ) # (\comb~3_combout ) ) ) # ( !\Selector44~3_combout  & ( (!\comb~3_combout  & \comb~6_combout ) ) )

	.dataa(!\comb~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb~6_combout ),
	.datae(gnd),
	.dataf(!\Selector44~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[12]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[12]~2 .extended_lut = "off";
defparam \RSreg_D[12]~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \RSreg_D[12]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N32
dffeas \aluin1_A[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[12]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[12] .is_wysiwyg = "true";
defparam \aluin1_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N46
dffeas \RTreg_A[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[11]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[11] .is_wysiwyg = "true";
defparam \RTreg_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \wmemval_M[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[11] .is_wysiwyg = "true";
defparam \wmemval_M[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[51]~7 (
// Equation(s):
// \dmem_rtl_0_bypass[51]~7_combout  = ( !wmemval_M[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[51]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51]~7 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[51]~7 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[51]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N55
dffeas \dmem_rtl_0_bypass[51] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[51]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N59
dffeas \dmem_rtl_0_bypass[52] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[11]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[11]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N0
cyclonev_lcell_comb \mem_fwd[11]~60 (
// Equation(s):
// \mem_fwd[11]~60_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( \dmem~5_combout  & ( !dmem_rtl_0_bypass[51] ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( \dmem~5_combout  & ( !dmem_rtl_0_bypass[51] ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( !\dmem~5_combout  & ( (!dmem_rtl_0_bypass[52] & (!dmem_rtl_0_bypass[51])) # (dmem_rtl_0_bypass[52] & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( !\dmem~5_combout  & ( (!dmem_rtl_0_bypass[52] & (!dmem_rtl_0_bypass[51])) # (dmem_rtl_0_bypass[52] & 
// (((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )))) ) ) )

	.dataa(!dmem_rtl_0_bypass[51]),
	.datab(!dmem_rtl_0_bypass[52]),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.dataf(!\dmem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[11]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[11]~60 .extended_lut = "off";
defparam \mem_fwd[11]~60 .lut_mask = 64'h888BB8BBAAAAAAAA;
defparam \mem_fwd[11]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N42
cyclonev_lcell_comb \mem_fwd[11]~50 (
// Equation(s):
// \mem_fwd[11]~50_combout  = ( \Equal5~0_combout  & ( \Equal5~8_combout  & ( (!\ldmem_M~DUPLICATE_q  & (((memaddr_M[11])))) # (\ldmem_M~DUPLICATE_q  & (\WideNor0~combout  & (!\Equal5~9_combout ))) ) ) ) # ( !\Equal5~0_combout  & ( \Equal5~8_combout  & ( 
// (!\ldmem_M~DUPLICATE_q  & ((memaddr_M[11]))) # (\ldmem_M~DUPLICATE_q  & (\WideNor0~combout )) ) ) ) # ( \Equal5~0_combout  & ( !\Equal5~8_combout  & ( (!\ldmem_M~DUPLICATE_q  & ((memaddr_M[11]))) # (\ldmem_M~DUPLICATE_q  & (\WideNor0~combout )) ) ) ) # ( 
// !\Equal5~0_combout  & ( !\Equal5~8_combout  & ( (!\ldmem_M~DUPLICATE_q  & ((memaddr_M[11]))) # (\ldmem_M~DUPLICATE_q  & (\WideNor0~combout )) ) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\ldmem_M~DUPLICATE_q ),
	.datac(!\Equal5~9_combout ),
	.datad(!memaddr_M[11]),
	.datae(!\Equal5~0_combout ),
	.dataf(!\Equal5~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[11]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[11]~50 .extended_lut = "off";
defparam \mem_fwd[11]~50 .lut_mask = 64'h11DD11DD11DD10DC;
defparam \mem_fwd[11]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N12
cyclonev_lcell_comb \mem_fwd[11]~49 (
// Equation(s):
// \mem_fwd[11]~49_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[11]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[11]~49 .extended_lut = "off";
defparam \mem_fwd[11]~49 .lut_mask = 64'h333300003333FFFF;
defparam \mem_fwd[11]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N24
cyclonev_lcell_comb \mem_fwd[11]~51 (
// Equation(s):
// \mem_fwd[11]~51_combout  = ( \mem_fwd[4]~7_combout  & ( \mem_fwd[11]~49_combout  & ( (!dmem_rtl_0_bypass[51]) # (((dmem_rtl_0_bypass[52] & !\dmem~5_combout )) # (\mem_fwd[11]~50_combout )) ) ) ) # ( !\mem_fwd[4]~7_combout  & ( \mem_fwd[11]~49_combout  & ( 
// \mem_fwd[11]~50_combout  ) ) ) # ( \mem_fwd[4]~7_combout  & ( !\mem_fwd[11]~49_combout  & ( ((!dmem_rtl_0_bypass[51] & ((!dmem_rtl_0_bypass[52]) # (\dmem~5_combout )))) # (\mem_fwd[11]~50_combout ) ) ) ) # ( !\mem_fwd[4]~7_combout  & ( 
// !\mem_fwd[11]~49_combout  & ( \mem_fwd[11]~50_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[51]),
	.datab(!dmem_rtl_0_bypass[52]),
	.datac(!\mem_fwd[11]~50_combout ),
	.datad(!\dmem~5_combout ),
	.datae(!\mem_fwd[4]~7_combout ),
	.dataf(!\mem_fwd[11]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[11]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[11]~51 .extended_lut = "off";
defparam \mem_fwd[11]~51 .lut_mask = 64'h0F0F8FAF0F0FBFAF;
defparam \mem_fwd[11]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N22
dffeas \regs[5][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][11] .is_wysiwyg = "true";
defparam \regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N26
dffeas \regs[15][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\mem_fwd[11]~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][11] .is_wysiwyg = "true";
defparam \regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \regs[10][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][11] .is_wysiwyg = "true";
defparam \regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N48
cyclonev_lcell_comb \regs[0][11]~feeder (
// Equation(s):
// \regs[0][11]~feeder_combout  = ( \mem_fwd[11]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[11]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][11]~feeder .extended_lut = "off";
defparam \regs[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N49
dffeas \regs[0][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][11] .is_wysiwyg = "true";
defparam \regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N6
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \regs[10][11]~q  & ( \regs[0][11]~q  & ( (!\imem~10_combout ) # ((!\imem~11_combout  & ((\regs[15][11]~q ))) # (\imem~11_combout  & (\regs[5][11]~q ))) ) ) ) # ( !\regs[10][11]~q  & ( \regs[0][11]~q  & ( (!\imem~10_combout  & 
// (\imem~11_combout )) # (\imem~10_combout  & ((!\imem~11_combout  & ((\regs[15][11]~q ))) # (\imem~11_combout  & (\regs[5][11]~q )))) ) ) ) # ( \regs[10][11]~q  & ( !\regs[0][11]~q  & ( (!\imem~10_combout  & (!\imem~11_combout )) # (\imem~10_combout  & 
// ((!\imem~11_combout  & ((\regs[15][11]~q ))) # (\imem~11_combout  & (\regs[5][11]~q )))) ) ) ) # ( !\regs[10][11]~q  & ( !\regs[0][11]~q  & ( (\imem~10_combout  & ((!\imem~11_combout  & ((\regs[15][11]~q ))) # (\imem~11_combout  & (\regs[5][11]~q )))) ) ) 
// )

	.dataa(!\imem~10_combout ),
	.datab(!\imem~11_combout ),
	.datac(!\regs[5][11]~q ),
	.datad(!\regs[15][11]~q ),
	.datae(!\regs[10][11]~q ),
	.dataf(!\regs[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N54
cyclonev_lcell_comb \comb~10 (
// Equation(s):
// \comb~10_combout  = ( \Mux20~0_combout  & ( (!\rs_match_M~combout ) # (((\mem_fwd[4]~7_combout  & \mem_fwd[11]~60_combout )) # (\mem_fwd[11]~50_combout )) ) ) # ( !\Mux20~0_combout  & ( (\rs_match_M~combout  & (((\mem_fwd[4]~7_combout  & 
// \mem_fwd[11]~60_combout )) # (\mem_fwd[11]~50_combout ))) ) )

	.dataa(!\rs_match_M~combout ),
	.datab(!\mem_fwd[4]~7_combout ),
	.datac(!\mem_fwd[11]~60_combout ),
	.datad(!\mem_fwd[11]~50_combout ),
	.datae(gnd),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~10 .extended_lut = "off";
defparam \comb~10 .lut_mask = 64'h01550155ABFFABFF;
defparam \comb~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N9
cyclonev_lcell_comb \RSreg_D[11]~14 (
// Equation(s):
// \RSreg_D[11]~14_combout  = ( \Selector45~3_combout  & ( \comb~10_combout  ) ) # ( !\Selector45~3_combout  & ( \comb~10_combout  & ( !\comb~3_combout  ) ) ) # ( \Selector45~3_combout  & ( !\comb~10_combout  & ( \comb~3_combout  ) ) )

	.dataa(!\comb~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Selector45~3_combout ),
	.dataf(!\comb~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[11]~14 .extended_lut = "off";
defparam \RSreg_D[11]~14 .lut_mask = 64'h00005555AAAAFFFF;
defparam \RSreg_D[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N10
dffeas \aluin1_A[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[11]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[11] .is_wysiwyg = "true";
defparam \aluin1_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N48
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( aluin1_A[11] & ( aluin2_A[0] & ( (!aluin2_A[1]) # (aluin1_A[13]) ) ) ) # ( !aluin1_A[11] & ( aluin2_A[0] & ( (aluin1_A[13] & aluin2_A[1]) ) ) ) # ( aluin1_A[11] & ( !aluin2_A[0] & ( (!aluin2_A[1] & (aluin1_A[10])) # 
// (aluin2_A[1] & ((aluin1_A[12]))) ) ) ) # ( !aluin1_A[11] & ( !aluin2_A[0] & ( (!aluin2_A[1] & (aluin1_A[10])) # (aluin2_A[1] & ((aluin1_A[12]))) ) ) )

	.dataa(!aluin1_A[13]),
	.datab(!aluin1_A[10]),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[12]),
	.datae(!aluin1_A[11]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h303F303F0505F5F5;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N42
cyclonev_lcell_comb \regs[9][22]~feeder (
// Equation(s):
// \regs[9][22]~feeder_combout  = ( \mem_fwd[22]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[22]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][22]~feeder .extended_lut = "off";
defparam \regs[9][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N43
dffeas \regs[9][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][22] .is_wysiwyg = "true";
defparam \regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N30
cyclonev_lcell_comb \regs[8][22]~feeder (
// Equation(s):
// \regs[8][22]~feeder_combout  = ( \mem_fwd[22]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[22]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][22]~feeder .extended_lut = "off";
defparam \regs[8][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N31
dffeas \regs[8][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][22] .is_wysiwyg = "true";
defparam \regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N14
dffeas \regs[10][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~91_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][22] .is_wysiwyg = "true";
defparam \regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N56
dffeas \regs[11][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~91_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][22] .is_wysiwyg = "true";
defparam \regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N54
cyclonev_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = ( \regs[11][22]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[8][22]~q )) # (\imem~32_combout  & ((\regs[10][22]~q ))) ) ) ) # ( !\regs[11][22]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[8][22]~q )) # 
// (\imem~32_combout  & ((\regs[10][22]~q ))) ) ) ) # ( \regs[11][22]~q  & ( !\imem~33_combout  & ( (\imem~32_combout ) # (\regs[9][22]~q ) ) ) ) # ( !\regs[11][22]~q  & ( !\imem~33_combout  & ( (\regs[9][22]~q  & !\imem~32_combout ) ) ) )

	.dataa(!\regs[9][22]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[8][22]~q ),
	.datad(!\regs[10][22]~q ),
	.datae(!\regs[11][22]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~2 .extended_lut = "off";
defparam \Mux41~2 .lut_mask = 64'h444477770C3F0C3F;
defparam \Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N37
dffeas \regs[1][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~91_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][22] .is_wysiwyg = "true";
defparam \regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N52
dffeas \regs[0][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~91_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][22] .is_wysiwyg = "true";
defparam \regs[0][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N30
cyclonev_lcell_comb \regs[2][22]~feeder (
// Equation(s):
// \regs[2][22]~feeder_combout  = ( \mem_fwd[22]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[22]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][22]~feeder .extended_lut = "off";
defparam \regs[2][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N31
dffeas \regs[2][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][22] .is_wysiwyg = "true";
defparam \regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N25
dffeas \regs[3][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~91_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][22] .is_wysiwyg = "true";
defparam \regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N48
cyclonev_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = ( \regs[2][22]~q  & ( \regs[3][22]~q  & ( ((!\imem~33_combout  & (\regs[1][22]~q )) # (\imem~33_combout  & ((\regs[0][22]~q )))) # (\imem~32_combout ) ) ) ) # ( !\regs[2][22]~q  & ( \regs[3][22]~q  & ( (!\imem~32_combout  & 
// ((!\imem~33_combout  & (\regs[1][22]~q )) # (\imem~33_combout  & ((\regs[0][22]~q ))))) # (\imem~32_combout  & (((!\imem~33_combout )))) ) ) ) # ( \regs[2][22]~q  & ( !\regs[3][22]~q  & ( (!\imem~32_combout  & ((!\imem~33_combout  & (\regs[1][22]~q )) # 
// (\imem~33_combout  & ((\regs[0][22]~q ))))) # (\imem~32_combout  & (((\imem~33_combout )))) ) ) ) # ( !\regs[2][22]~q  & ( !\regs[3][22]~q  & ( (!\imem~32_combout  & ((!\imem~33_combout  & (\regs[1][22]~q )) # (\imem~33_combout  & ((\regs[0][22]~q ))))) ) 
// ) )

	.dataa(!\regs[1][22]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\imem~33_combout ),
	.datad(!\regs[0][22]~q ),
	.datae(!\regs[2][22]~q ),
	.dataf(!\regs[3][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~0 .extended_lut = "off";
defparam \Mux41~0 .lut_mask = 64'h404C434F707C737F;
defparam \Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N30
cyclonev_lcell_comb \regs[13][22]~feeder (
// Equation(s):
// \regs[13][22]~feeder_combout  = ( \mem_fwd[22]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[22]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][22]~feeder .extended_lut = "off";
defparam \regs[13][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y14_N31
dffeas \regs[13][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][22] .is_wysiwyg = "true";
defparam \regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N22
dffeas \regs[15][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~91_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][22] .is_wysiwyg = "true";
defparam \regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N56
dffeas \regs[14][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~91_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][22] .is_wysiwyg = "true";
defparam \regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N34
dffeas \regs[12][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~91_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][22] .is_wysiwyg = "true";
defparam \regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N54
cyclonev_lcell_comb \Mux41~3 (
// Equation(s):
// \Mux41~3_combout  = ( \regs[14][22]~q  & ( \regs[12][22]~q  & ( ((!\imem~32_combout  & (\regs[13][22]~q )) # (\imem~32_combout  & ((\regs[15][22]~q )))) # (\imem~33_combout ) ) ) ) # ( !\regs[14][22]~q  & ( \regs[12][22]~q  & ( (!\imem~33_combout  & 
// ((!\imem~32_combout  & (\regs[13][22]~q )) # (\imem~32_combout  & ((\regs[15][22]~q ))))) # (\imem~33_combout  & (!\imem~32_combout )) ) ) ) # ( \regs[14][22]~q  & ( !\regs[12][22]~q  & ( (!\imem~33_combout  & ((!\imem~32_combout  & (\regs[13][22]~q )) # 
// (\imem~32_combout  & ((\regs[15][22]~q ))))) # (\imem~33_combout  & (\imem~32_combout )) ) ) ) # ( !\regs[14][22]~q  & ( !\regs[12][22]~q  & ( (!\imem~33_combout  & ((!\imem~32_combout  & (\regs[13][22]~q )) # (\imem~32_combout  & ((\regs[15][22]~q ))))) 
// ) ) )

	.dataa(!\imem~33_combout ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[13][22]~q ),
	.datad(!\regs[15][22]~q ),
	.datae(!\regs[14][22]~q ),
	.dataf(!\regs[12][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~3 .extended_lut = "off";
defparam \Mux41~3 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N3
cyclonev_lcell_comb \regs[4][22]~feeder (
// Equation(s):
// \regs[4][22]~feeder_combout  = ( \mem_fwd[22]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[22]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][22]~feeder .extended_lut = "off";
defparam \regs[4][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N5
dffeas \regs[4][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][22] .is_wysiwyg = "true";
defparam \regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N54
cyclonev_lcell_comb \regs[6][22]~feeder (
// Equation(s):
// \regs[6][22]~feeder_combout  = ( \mem_fwd[22]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[22]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][22]~feeder .extended_lut = "off";
defparam \regs[6][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N55
dffeas \regs[6][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][22] .is_wysiwyg = "true";
defparam \regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N38
dffeas \regs[7][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[22]~91_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][22] .is_wysiwyg = "true";
defparam \regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N42
cyclonev_lcell_comb \regs[5][22]~feeder (
// Equation(s):
// \regs[5][22]~feeder_combout  = ( \mem_fwd[22]~91_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[22]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][22]~feeder .extended_lut = "off";
defparam \regs[5][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N43
dffeas \regs[5][22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][22] .is_wysiwyg = "true";
defparam \regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = ( \regs[7][22]~q  & ( \regs[5][22]~q  & ( (!\imem~33_combout ) # ((!\imem~32_combout  & (\regs[4][22]~q )) # (\imem~32_combout  & ((\regs[6][22]~q )))) ) ) ) # ( !\regs[7][22]~q  & ( \regs[5][22]~q  & ( (!\imem~33_combout  & 
// (!\imem~32_combout )) # (\imem~33_combout  & ((!\imem~32_combout  & (\regs[4][22]~q )) # (\imem~32_combout  & ((\regs[6][22]~q ))))) ) ) ) # ( \regs[7][22]~q  & ( !\regs[5][22]~q  & ( (!\imem~33_combout  & (\imem~32_combout )) # (\imem~33_combout  & 
// ((!\imem~32_combout  & (\regs[4][22]~q )) # (\imem~32_combout  & ((\regs[6][22]~q ))))) ) ) ) # ( !\regs[7][22]~q  & ( !\regs[5][22]~q  & ( (\imem~33_combout  & ((!\imem~32_combout  & (\regs[4][22]~q )) # (\imem~32_combout  & ((\regs[6][22]~q ))))) ) ) )

	.dataa(!\imem~33_combout ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[4][22]~q ),
	.datad(!\regs[6][22]~q ),
	.datae(!\regs[7][22]~q ),
	.dataf(!\regs[5][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~1 .extended_lut = "off";
defparam \Mux41~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N48
cyclonev_lcell_comb \Mux41~4 (
// Equation(s):
// \Mux41~4_combout  = ( \Mux41~3_combout  & ( \Mux41~1_combout  & ( (!\imem~31_combout ) # ((!\imem~30_combout  & (\Mux41~2_combout )) # (\imem~30_combout  & ((\Mux41~0_combout )))) ) ) ) # ( !\Mux41~3_combout  & ( \Mux41~1_combout  & ( (!\imem~31_combout  
// & (((\imem~30_combout )))) # (\imem~31_combout  & ((!\imem~30_combout  & (\Mux41~2_combout )) # (\imem~30_combout  & ((\Mux41~0_combout ))))) ) ) ) # ( \Mux41~3_combout  & ( !\Mux41~1_combout  & ( (!\imem~31_combout  & (((!\imem~30_combout )))) # 
// (\imem~31_combout  & ((!\imem~30_combout  & (\Mux41~2_combout )) # (\imem~30_combout  & ((\Mux41~0_combout ))))) ) ) ) # ( !\Mux41~3_combout  & ( !\Mux41~1_combout  & ( (\imem~31_combout  & ((!\imem~30_combout  & (\Mux41~2_combout )) # (\imem~30_combout  
// & ((\Mux41~0_combout ))))) ) ) )

	.dataa(!\Mux41~2_combout ),
	.datab(!\imem~31_combout ),
	.datac(!\imem~30_combout ),
	.datad(!\Mux41~0_combout ),
	.datae(!\Mux41~3_combout ),
	.dataf(!\Mux41~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~4 .extended_lut = "off";
defparam \Mux41~4 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N48
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( aluin1_A[26] & ( aluin1_A[28] & ( (!aluin2_A[0]) # ((!aluin2_A[1] & (aluin1_A[27])) # (aluin2_A[1] & ((aluin1_A[29])))) ) ) ) # ( !aluin1_A[26] & ( aluin1_A[28] & ( (!aluin2_A[1] & (aluin2_A[0] & (aluin1_A[27]))) # 
// (aluin2_A[1] & ((!aluin2_A[0]) # ((aluin1_A[29])))) ) ) ) # ( aluin1_A[26] & ( !aluin1_A[28] & ( (!aluin2_A[1] & ((!aluin2_A[0]) # ((aluin1_A[27])))) # (aluin2_A[1] & (aluin2_A[0] & ((aluin1_A[29])))) ) ) ) # ( !aluin1_A[26] & ( !aluin1_A[28] & ( 
// (aluin2_A[0] & ((!aluin2_A[1] & (aluin1_A[27])) # (aluin2_A[1] & ((aluin1_A[29]))))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[27]),
	.datad(!aluin1_A[29]),
	.datae(!aluin1_A[26]),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h02138A9B4657CEDF;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N44
dffeas \aluin1_A[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[30]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[30] .is_wysiwyg = "true";
defparam \aluin1_A[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N33
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( aluin1_A[31] & ( ((aluin1_A[30]) # (aluin2_A[1])) # (aluin2_A[0]) ) ) # ( !aluin1_A[31] & ( (!aluin2_A[0] & (!aluin2_A[1] & aluin1_A[30])) ) )

	.dataa(!aluin2_A[0]),
	.datab(gnd),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[30]),
	.datae(gnd),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h00A000A05FFF5FFF;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N42
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( \ShiftRight0~39_combout  & ( aluin2_A[3] & ( (!aluin2_A[2]) # (aluin1_A[31]) ) ) ) # ( !\ShiftRight0~39_combout  & ( aluin2_A[3] & ( (aluin2_A[2] & aluin1_A[31]) ) ) ) # ( \ShiftRight0~39_combout  & ( !aluin2_A[3] & ( 
// (!aluin2_A[2] & (\ShiftRight0~28_combout )) # (aluin2_A[2] & ((\ShiftRight0~29_combout ))) ) ) ) # ( !\ShiftRight0~39_combout  & ( !aluin2_A[3] & ( (!aluin2_A[2] & (\ShiftRight0~28_combout )) # (aluin2_A[2] & ((\ShiftRight0~29_combout ))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftRight0~28_combout ),
	.datad(!\ShiftRight0~29_combout ),
	.datae(!\ShiftRight0~39_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N50
dffeas \pcpred_A[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[18] .is_wysiwyg = "true";
defparam \pcpred_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N42
cyclonev_lcell_comb \PC~33 (
// Equation(s):
// \PC~33_combout  = ( \comb~4_combout  & ( (!\mispred~combout  & ((PC[18]))) # (\mispred~combout  & (pcpred_A[18])) ) ) # ( !\comb~4_combout  & ( (!\mispred~combout  & ((\Add2~65_sumout ))) # (\mispred~combout  & (pcpred_A[18])) ) )

	.dataa(!\mispred~combout ),
	.datab(!pcpred_A[18]),
	.datac(!\Add2~65_sumout ),
	.datad(!PC[18]),
	.datae(!\comb~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~33 .extended_lut = "off";
defparam \PC~33 .lut_mask = 64'h1B1B11BB1B1B11BB;
defparam \PC~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[13]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N17
dffeas \dmem_rtl_0_bypass[56] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N18
cyclonev_lcell_comb \mem_fwd[13]~12 (
// Equation(s):
// \mem_fwd[13]~12_combout  = ( \dmem~2_combout  & ( dmem_rtl_0_bypass[56] & ( (!\dmem~4_combout ) # ((!\dmem~1_combout ) # ((!\dmem~3_combout ) # (\dmem~0_combout ))) ) ) ) # ( !\dmem~2_combout  & ( dmem_rtl_0_bypass[56] ) )

	.dataa(!\dmem~4_combout ),
	.datab(!\dmem~1_combout ),
	.datac(!\dmem~0_combout ),
	.datad(!\dmem~3_combout ),
	.datae(!\dmem~2_combout ),
	.dataf(!dmem_rtl_0_bypass[56]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[13]~12 .extended_lut = "off";
defparam \mem_fwd[13]~12 .lut_mask = 64'h00000000FFFFFFEF;
defparam \mem_fwd[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N36
cyclonev_lcell_comb \mem_fwd[13]~17 (
// Equation(s):
// \mem_fwd[13]~17_combout  = ( \mem_fwd[13]~12_combout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ))) ) ) # ( !\mem_fwd[13]~12_combout  & ( dmem_rtl_0_bypass[55] ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datad(!dmem_rtl_0_bypass[55]),
	.datae(gnd),
	.dataf(!\mem_fwd[13]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[13]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[13]~17 .extended_lut = "off";
defparam \mem_fwd[13]~17 .lut_mask = 64'h00FF00FF47474747;
defparam \mem_fwd[13]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N49
dffeas \regs[15][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~185_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][13] .is_wysiwyg = "true";
defparam \regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N0
cyclonev_lcell_comb \regs[5][13]~feeder (
// Equation(s):
// \regs[5][13]~feeder_combout  = ( \mem_fwd[13]~185_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[13]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][13]~feeder .extended_lut = "off";
defparam \regs[5][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N1
dffeas \regs[5][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][13] .is_wysiwyg = "true";
defparam \regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N12
cyclonev_lcell_comb \regs[0][13]~feeder (
// Equation(s):
// \regs[0][13]~feeder_combout  = ( \mem_fwd[13]~185_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[13]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][13]~feeder .extended_lut = "off";
defparam \regs[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N13
dffeas \regs[0][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][13] .is_wysiwyg = "true";
defparam \regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N31
dffeas \regs[10][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~185_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][13] .is_wysiwyg = "true";
defparam \regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N30
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \regs[10][13]~q  & ( \imem~10_combout  & ( (!\imem~11_combout  & (\regs[15][13]~q )) # (\imem~11_combout  & ((\regs[5][13]~q ))) ) ) ) # ( !\regs[10][13]~q  & ( \imem~10_combout  & ( (!\imem~11_combout  & (\regs[15][13]~q )) # 
// (\imem~11_combout  & ((\regs[5][13]~q ))) ) ) ) # ( \regs[10][13]~q  & ( !\imem~10_combout  & ( (!\imem~11_combout ) # (\regs[0][13]~q ) ) ) ) # ( !\regs[10][13]~q  & ( !\imem~10_combout  & ( (\regs[0][13]~q  & \imem~11_combout ) ) ) )

	.dataa(!\regs[15][13]~q ),
	.datab(!\regs[5][13]~q ),
	.datac(!\regs[0][13]~q ),
	.datad(!\imem~11_combout ),
	.datae(!\regs[10][13]~q ),
	.dataf(!\imem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \mem_fwd[13]~11 (
// Equation(s):
// \mem_fwd[13]~11_combout  = (memaddr_M[13] & !\ldmem_M~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[13]),
	.datad(!\ldmem_M~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[13]~11 .extended_lut = "off";
defparam \mem_fwd[13]~11 .lut_mask = 64'h0F000F000F000F00;
defparam \mem_fwd[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N54
cyclonev_lcell_comb \comb~7 (
// Equation(s):
// \comb~7_combout  = ( \mem_fwd[13]~11_combout  & ( (\rs_match_M~combout ) # (\Mux18~0_combout ) ) ) # ( !\mem_fwd[13]~11_combout  & ( (!\rs_match_M~combout  & (((\Mux18~0_combout )))) # (\rs_match_M~combout  & (\mem_fwd[13]~17_combout  & 
// ((\mem_fwd[4]~7_combout )))) ) )

	.dataa(!\mem_fwd[13]~17_combout ),
	.datab(!\Mux18~0_combout ),
	.datac(!\rs_match_M~combout ),
	.datad(!\mem_fwd[4]~7_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[13]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~7 .extended_lut = "off";
defparam \comb~7 .lut_mask = 64'h303530353F3F3F3F;
defparam \comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N22
dffeas \RTreg_A[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[4] .is_wysiwyg = "true";
defparam \RTreg_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N59
dffeas \wmemval_M[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[4] .is_wysiwyg = "true";
defparam \wmemval_M[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[4]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \dmem_rtl_0_bypass[38] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[4]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N54
cyclonev_lcell_comb \mem_fwd[4]~47 (
// Equation(s):
// \mem_fwd[4]~47_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (dmem_rtl_0_bypass[38] & ((\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & dmem_rtl_0_bypass[38])) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(!dmem_rtl_0_bypass[38]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[4]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[4]~47 .extended_lut = "off";
defparam \mem_fwd[4]~47 .lut_mask = 64'h000C000C003F003F;
defparam \mem_fwd[4]~47 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N30
cyclonev_lcell_comb \mem_fwd[4]~160 (
// Equation(s):
// \mem_fwd[4]~160_combout  = ( !\WideNor0~combout  & ( (\ldmem_M~DUPLICATE_q  & (\mem_fwd[4]~47_combout  & (!\dmem~5_combout ))) ) ) # ( \WideNor0~combout  & ( (\ldmem_M~DUPLICATE_q  & (((\Equal5~6_combout  & (memaddr_M[4] & \SW[4]~input_o ))))) ) )

	.dataa(!\ldmem_M~DUPLICATE_q ),
	.datab(!\mem_fwd[4]~47_combout ),
	.datac(!\Equal5~6_combout ),
	.datad(!memaddr_M[4]),
	.datae(!\WideNor0~combout ),
	.dataf(!\SW[4]~input_o ),
	.datag(!\dmem~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[4]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[4]~160 .extended_lut = "on";
defparam \mem_fwd[4]~160 .lut_mask = 64'h1010000010100005;
defparam \mem_fwd[4]~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N44
dffeas \dmem_rtl_0_bypass[37] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N42
cyclonev_lcell_comb \mem_fwd[4]~43 (
// Equation(s):
// \mem_fwd[4]~43_combout  = ( dmem_rtl_0_bypass[37] & ( \ldmem_M~DUPLICATE_q  & ( (!\WideNor0~combout  & ((!dmem_rtl_0_bypass[38]) # (\dmem~5_combout ))) ) ) ) # ( dmem_rtl_0_bypass[37] & ( !\ldmem_M~DUPLICATE_q  & ( memaddr_M[4] ) ) ) # ( 
// !dmem_rtl_0_bypass[37] & ( !\ldmem_M~DUPLICATE_q  & ( memaddr_M[4] ) ) )

	.dataa(!\dmem~5_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!dmem_rtl_0_bypass[38]),
	.datad(!memaddr_M[4]),
	.datae(!dmem_rtl_0_bypass[37]),
	.dataf(!\ldmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[4]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[4]~43 .extended_lut = "off";
defparam \mem_fwd[4]~43 .lut_mask = 64'h00FF00FF0000C4C4;
defparam \mem_fwd[4]~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N3
cyclonev_lcell_comb \mem_fwd[4]~44 (
// Equation(s):
// \mem_fwd[4]~44_combout  = ( !\dmem~5_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (dmem_rtl_0_bypass[38] & (\mem_fwd[4]~7_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\dmem~5_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (dmem_rtl_0_bypass[38] & (\mem_fwd[4]~7_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[38]),
	.datab(!\mem_fwd[4]~7_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\dmem~5_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[4]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[4]~44 .extended_lut = "off";
defparam \mem_fwd[4]~44 .lut_mask = 64'h0010000001110000;
defparam \mem_fwd[4]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N12
cyclonev_lcell_comb \mem_fwd[4]~45 (
// Equation(s):
// \mem_fwd[4]~45_combout  = ( \Equal5~6_combout  & ( \mem_fwd[2]~4_combout  & ( (((\SW[4]~input_o  & memaddr_M[4])) # (\mem_fwd[4]~44_combout )) # (\mem_fwd[4]~43_combout ) ) ) ) # ( !\Equal5~6_combout  & ( \mem_fwd[2]~4_combout  & ( (\mem_fwd[4]~44_combout 
// ) # (\mem_fwd[4]~43_combout ) ) ) ) # ( \Equal5~6_combout  & ( !\mem_fwd[2]~4_combout  & ( (\mem_fwd[4]~44_combout ) # (\mem_fwd[4]~43_combout ) ) ) ) # ( !\Equal5~6_combout  & ( !\mem_fwd[2]~4_combout  & ( (\mem_fwd[4]~44_combout ) # 
// (\mem_fwd[4]~43_combout ) ) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\mem_fwd[4]~43_combout ),
	.datac(!\mem_fwd[4]~44_combout ),
	.datad(!memaddr_M[4]),
	.datae(!\Equal5~6_combout ),
	.dataf(!\mem_fwd[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[4]~45 .extended_lut = "off";
defparam \mem_fwd[4]~45 .lut_mask = 64'h3F3F3F3F3F3F3F7F;
defparam \mem_fwd[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N35
dffeas \regs[15][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][4] .is_wysiwyg = "true";
defparam \regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N7
dffeas \regs[0][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][4] .is_wysiwyg = "true";
defparam \regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \regs[5][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][4] .is_wysiwyg = "true";
defparam \regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N50
dffeas \regs[10][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][4] .is_wysiwyg = "true";
defparam \regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N48
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( \regs[10][4]~q  & ( \imem~10_combout  & ( (!\imem~11_combout  & (\regs[15][4]~q )) # (\imem~11_combout  & ((\regs[5][4]~q ))) ) ) ) # ( !\regs[10][4]~q  & ( \imem~10_combout  & ( (!\imem~11_combout  & (\regs[15][4]~q )) # 
// (\imem~11_combout  & ((\regs[5][4]~q ))) ) ) ) # ( \regs[10][4]~q  & ( !\imem~10_combout  & ( (!\imem~11_combout ) # (\regs[0][4]~q ) ) ) ) # ( !\regs[10][4]~q  & ( !\imem~10_combout  & ( (\regs[0][4]~q  & \imem~11_combout ) ) ) )

	.dataa(!\regs[15][4]~q ),
	.datab(!\regs[0][4]~q ),
	.datac(!\regs[5][4]~q ),
	.datad(!\imem~11_combout ),
	.datae(!\regs[10][4]~q ),
	.dataf(!\imem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N6
cyclonev_lcell_comb \RSreg_D[4]~10 (
// Equation(s):
// \RSreg_D[4]~10_combout  = ( \comb~3_combout  & ( \mem_fwd[4]~43_combout  & ( \Selector52~3_combout  ) ) ) # ( !\comb~3_combout  & ( \mem_fwd[4]~43_combout  & ( (\rs_match_M~combout ) # (\Mux27~0_combout ) ) ) ) # ( \comb~3_combout  & ( 
// !\mem_fwd[4]~43_combout  & ( \Selector52~3_combout  ) ) ) # ( !\comb~3_combout  & ( !\mem_fwd[4]~43_combout  & ( (!\rs_match_M~combout  & ((\Mux27~0_combout ))) # (\rs_match_M~combout  & (\mem_fwd[4]~160_combout )) ) ) )

	.dataa(!\Selector52~3_combout ),
	.datab(!\mem_fwd[4]~160_combout ),
	.datac(!\Mux27~0_combout ),
	.datad(!\rs_match_M~combout ),
	.datae(!\comb~3_combout ),
	.dataf(!\mem_fwd[4]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[4]~10 .extended_lut = "off";
defparam \RSreg_D[4]~10 .lut_mask = 64'h0F3355550FFF5555;
defparam \RSreg_D[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N47
dffeas \dmem_rtl_0_bypass[36] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[3]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[35]~6 (
// Equation(s):
// \dmem_rtl_0_bypass[35]~6_combout  = !wmemval_M[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[35]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35]~6 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[35]~6 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[35]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N44
dffeas \dmem_rtl_0_bypass[35] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[35]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \mem_fwd[3]~164 (
// Equation(s):
// \mem_fwd[3]~164_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[4]~7_combout  & ((!dmem_rtl_0_bypass[36] & (((!dmem_rtl_0_bypass[35])))) # (dmem_rtl_0_bypass[36] & ((!\dmem~5_combout  & 
// (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (\dmem~5_combout  & ((!dmem_rtl_0_bypass[35]))))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[4]~7_combout  & ((!dmem_rtl_0_bypass[36] & (((!dmem_rtl_0_bypass[35])))) # 
// (dmem_rtl_0_bypass[36] & ((!\dmem~5_combout  & (\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout )) # (\dmem~5_combout  & ((!dmem_rtl_0_bypass[35]))))))) ) )

	.dataa(!\mem_fwd[4]~7_combout ),
	.datab(!dmem_rtl_0_bypass[36]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datad(!\dmem~5_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!dmem_rtl_0_bypass[35]),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[3]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[3]~164 .extended_lut = "on";
defparam \mem_fwd[3]~164 .lut_mask = 64'h4555455501000100;
defparam \mem_fwd[3]~164 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \mem_fwd[3]~169 (
// Equation(s):
// \mem_fwd[3]~169_combout  = ( !memaddr_M[4] & ( (!\mem_fwd[2]~4_combout  & (!\ldmem_M~DUPLICATE_q  & (((memaddr_M[3]))))) # (\mem_fwd[2]~4_combout  & ((!\Equal5~6_combout ) # ((!\KEY[3]~input_o ) # ((!\ldmem_M~DUPLICATE_q  & memaddr_M[3]))))) ) ) # ( 
// memaddr_M[4] & ( (!\mem_fwd[2]~4_combout  & (!\ldmem_M~DUPLICATE_q  & (((memaddr_M[3]))))) # (\mem_fwd[2]~4_combout  & ((!\Equal5~6_combout ) # (((!\ldmem_M~DUPLICATE_q  & memaddr_M[3])) # (\SW[3]~input_o )))) ) )

	.dataa(!\ldmem_M~DUPLICATE_q ),
	.datab(!\Equal5~6_combout ),
	.datac(!\SW[3]~input_o ),
	.datad(!\mem_fwd[2]~4_combout ),
	.datae(!memaddr_M[4]),
	.dataf(!memaddr_M[3]),
	.datag(!\KEY[3]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[3]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[3]~169 .extended_lut = "on";
defparam \mem_fwd[3]~169 .lut_mask = 64'h00FC00CFAAFEAAEF;
defparam \mem_fwd[3]~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N55
dffeas \regs[15][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~168_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][3] .is_wysiwyg = "true";
defparam \regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N47
dffeas \regs[5][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~168_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3] .is_wysiwyg = "true";
defparam \regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N49
dffeas \regs[10][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~168_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][3] .is_wysiwyg = "true";
defparam \regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N55
dffeas \regs[0][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~168_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][3] .is_wysiwyg = "true";
defparam \regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N48
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( \regs[10][3]~q  & ( \regs[0][3]~q  & ( (!\imem~10_combout ) # ((!\imem~11_combout  & (\regs[15][3]~q )) # (\imem~11_combout  & ((\regs[5][3]~q )))) ) ) ) # ( !\regs[10][3]~q  & ( \regs[0][3]~q  & ( (!\imem~11_combout  & 
// (\regs[15][3]~q  & (\imem~10_combout ))) # (\imem~11_combout  & (((!\imem~10_combout ) # (\regs[5][3]~q )))) ) ) ) # ( \regs[10][3]~q  & ( !\regs[0][3]~q  & ( (!\imem~11_combout  & (((!\imem~10_combout )) # (\regs[15][3]~q ))) # (\imem~11_combout  & 
// (((\imem~10_combout  & \regs[5][3]~q )))) ) ) ) # ( !\regs[10][3]~q  & ( !\regs[0][3]~q  & ( (\imem~10_combout  & ((!\imem~11_combout  & (\regs[15][3]~q )) # (\imem~11_combout  & ((\regs[5][3]~q ))))) ) ) )

	.dataa(!\imem~11_combout ),
	.datab(!\regs[15][3]~q ),
	.datac(!\imem~10_combout ),
	.datad(!\regs[5][3]~q ),
	.datae(!\regs[10][3]~q ),
	.dataf(!\regs[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \RSreg_D[3]~9 (
// Equation(s):
// \RSreg_D[3]~9_combout  = ( \mem_fwd[3]~169_combout  & ( \Mux28~0_combout  & ( (!\comb~3_combout ) # (\Selector53~3_combout ) ) ) ) # ( !\mem_fwd[3]~169_combout  & ( \Mux28~0_combout  & ( (!\comb~3_combout  & ((!\rs_match_M~combout ) # 
// ((\mem_fwd[3]~164_combout )))) # (\comb~3_combout  & (((\Selector53~3_combout )))) ) ) ) # ( \mem_fwd[3]~169_combout  & ( !\Mux28~0_combout  & ( (!\comb~3_combout  & (\rs_match_M~combout )) # (\comb~3_combout  & ((\Selector53~3_combout ))) ) ) ) # ( 
// !\mem_fwd[3]~169_combout  & ( !\Mux28~0_combout  & ( (!\comb~3_combout  & (\rs_match_M~combout  & (\mem_fwd[3]~164_combout ))) # (\comb~3_combout  & (((\Selector53~3_combout )))) ) ) )

	.dataa(!\comb~3_combout ),
	.datab(!\rs_match_M~combout ),
	.datac(!\mem_fwd[3]~164_combout ),
	.datad(!\Selector53~3_combout ),
	.datae(!\mem_fwd[3]~169_combout ),
	.dataf(!\Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[3]~9 .extended_lut = "off";
defparam \RSreg_D[3]~9 .lut_mask = 64'h025722778ADFAAFF;
defparam \RSreg_D[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N0
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \RSreg_D[2]~5_combout  ) + ( (!PC[15] & (!PC[14] & (!PC[13] & \imem~20_combout ))) ) + ( !VCC ))
// \Add1~2  = CARRY(( \RSreg_D[2]~5_combout  ) + ( (!PC[15] & (!PC[14] & (!PC[13] & \imem~20_combout ))) ) + ( !VCC ))

	.dataa(!PC[15]),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\RSreg_D[2]~5_combout ),
	.datae(gnd),
	.dataf(!\imem~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N3
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \RSreg_D[3]~9_combout  ) + ( (((\imem~22_combout ) # (PC[13])) # (PC[14])) # (PC[15]) ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( \RSreg_D[3]~9_combout  ) + ( (((\imem~22_combout ) # (PC[13])) # (PC[14])) # (PC[15]) ) + ( \Add1~2  ))

	.dataa(!PC[15]),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\RSreg_D[3]~9_combout ),
	.datae(gnd),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h00008000000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N6
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \RSreg_D[4]~10_combout  ) + ( (((\imem~24_combout ) # (PC[13])) # (PC[14])) # (PC[15]) ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( \RSreg_D[4]~10_combout  ) + ( (((\imem~24_combout ) # (PC[13])) # (PC[14])) # (PC[15]) ) + ( \Add1~6  ))

	.dataa(!PC[15]),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\RSreg_D[4]~10_combout ),
	.datae(gnd),
	.dataf(!\imem~24_combout ),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h00008000000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N9
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \RSreg_D[5]~11_combout  ) + ( (((\imem~28_combout ) # (PC[13])) # (PC[14])) # (PC[15]) ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( \RSreg_D[5]~11_combout  ) + ( (((\imem~28_combout ) # (PC[13])) # (PC[14])) # (PC[15]) ) + ( \Add1~10  ))

	.dataa(!PC[15]),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\RSreg_D[5]~11_combout ),
	.datae(gnd),
	.dataf(!\imem~28_combout ),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h00008000000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N12
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \imem~29_combout  ) + ( (!\comb~3_combout  & (((\comb~11_combout )))) # (\comb~3_combout  & (!alufunc_A[0] & (\Selector50~4_combout ))) ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \imem~29_combout  ) + ( (!\comb~3_combout  & (((\comb~11_combout )))) # (\comb~3_combout  & (!alufunc_A[0] & (\Selector50~4_combout ))) ) + ( \Add1~14  ))

	.dataa(!alufunc_A[0]),
	.datab(!\comb~3_combout ),
	.datac(!\Selector50~4_combout ),
	.datad(!\imem~29_combout ),
	.datae(gnd),
	.dataf(!\comb~11_combout ),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FD31000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N15
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \imem~26_combout  ) + ( (!\comb~3_combout  & (((\comb~8_combout )))) # (\comb~3_combout  & (!alufunc_A[0] & (\Selector49~7_combout ))) ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \imem~26_combout  ) + ( (!\comb~3_combout  & (((\comb~8_combout )))) # (\comb~3_combout  & (!alufunc_A[0] & (\Selector49~7_combout ))) ) + ( \Add1~18  ))

	.dataa(!alufunc_A[0]),
	.datab(!\comb~3_combout ),
	.datac(!\Selector49~7_combout ),
	.datad(!\imem~26_combout ),
	.datae(gnd),
	.dataf(!\comb~8_combout ),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FD31000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \RSreg_D[8]~8_combout  ) + ( (((\imem~24_combout ) # (PC[13])) # (PC[14])) # (PC[15]) ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \RSreg_D[8]~8_combout  ) + ( (((\imem~24_combout ) # (PC[13])) # (PC[14])) # (PC[15]) ) + ( \Add1~22  ))

	.dataa(!PC[15]),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\RSreg_D[8]~8_combout ),
	.datae(gnd),
	.dataf(!\imem~24_combout ),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h00008000000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N21
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \RSreg_D[9]~12_combout  ) + ( (((\imem~28_combout ) # (PC[13])) # (PC[14])) # (PC[15]) ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \RSreg_D[9]~12_combout  ) + ( (((\imem~28_combout ) # (PC[13])) # (PC[14])) # (PC[15]) ) + ( \Add1~26  ))

	.dataa(!PC[15]),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\RSreg_D[9]~12_combout ),
	.datae(gnd),
	.dataf(!\imem~28_combout ),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h00008000000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N24
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \imem~26_combout  ) + ( (!\comb~3_combout  & (((\comb~9_combout )))) # (\comb~3_combout  & (!alufunc_A[0] & (\Selector46~4_combout ))) ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( \imem~26_combout  ) + ( (!\comb~3_combout  & (((\comb~9_combout )))) # (\comb~3_combout  & (!alufunc_A[0] & (\Selector46~4_combout ))) ) + ( \Add1~30  ))

	.dataa(!alufunc_A[0]),
	.datab(!\comb~3_combout ),
	.datac(!\Selector46~4_combout ),
	.datad(!\imem~26_combout ),
	.datae(gnd),
	.dataf(!\comb~9_combout ),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FD31000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N27
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \imem~26_combout  ) + ( (!\comb~3_combout  & (((\comb~10_combout )))) # (\comb~3_combout  & (!alufunc_A[0] & (\Selector45~4_combout ))) ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( \imem~26_combout  ) + ( (!\comb~3_combout  & (((\comb~10_combout )))) # (\comb~3_combout  & (!alufunc_A[0] & (\Selector45~4_combout ))) ) + ( \Add1~34  ))

	.dataa(!alufunc_A[0]),
	.datab(!\comb~3_combout ),
	.datac(!\Selector45~4_combout ),
	.datad(!\imem~26_combout ),
	.datae(gnd),
	.dataf(!\comb~10_combout ),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FD31000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N30
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( (!\comb~3_combout  & (((\comb~6_combout )))) # (\comb~3_combout  & (!alufunc_A[0] & (\Selector44~4_combout ))) ) + ( \imem~26_combout  ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( (!\comb~3_combout  & (((\comb~6_combout )))) # (\comb~3_combout  & (!alufunc_A[0] & (\Selector44~4_combout ))) ) + ( \imem~26_combout  ) + ( \Add1~38  ))

	.dataa(!alufunc_A[0]),
	.datab(!\comb~3_combout ),
	.datac(!\Selector44~4_combout ),
	.datad(!\comb~6_combout ),
	.datae(gnd),
	.dataf(!\imem~26_combout ),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FF00000002CE;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N33
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( (!\comb~3_combout  & (((\comb~7_combout )))) # (\comb~3_combout  & (!alufunc_A[0] & (\Selector43~3_combout ))) ) + ( \imem~26_combout  ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( (!\comb~3_combout  & (((\comb~7_combout )))) # (\comb~3_combout  & (!alufunc_A[0] & (\Selector43~3_combout ))) ) + ( \imem~26_combout  ) + ( \Add1~42  ))

	.dataa(!alufunc_A[0]),
	.datab(!\comb~3_combout ),
	.datac(!\Selector43~3_combout ),
	.datad(!\comb~7_combout ),
	.datae(gnd),
	.dataf(!\imem~26_combout ),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FF00000002CE;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N36
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( (!PC[15] & (!PC[13] & (!PC[14] & \imem~17_combout ))) ) + ( \RSreg_D[14]~4_combout  ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( (!PC[15] & (!PC[13] & (!PC[14] & \imem~17_combout ))) ) + ( \RSreg_D[14]~4_combout  ) + ( \Add1~46  ))

	.dataa(!PC[15]),
	.datab(!PC[13]),
	.datac(!PC[14]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\RSreg_D[14]~4_combout ),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FF0000000080;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N39
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( (!PC[15] & (!PC[13] & (!PC[14] & \imem~17_combout ))) ) + ( \RSreg_D[15]~35_combout  ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( (!PC[15] & (!PC[13] & (!PC[14] & \imem~17_combout ))) ) + ( \RSreg_D[15]~35_combout  ) + ( \Add1~50  ))

	.dataa(!PC[15]),
	.datab(!PC[13]),
	.datac(!PC[14]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\RSreg_D[15]~35_combout ),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FF0000000080;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N42
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( (!PC[15] & (!PC[13] & (!PC[14] & \imem~17_combout ))) ) + ( \RSreg_D[16]~34_combout  ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( (!PC[15] & (!PC[13] & (!PC[14] & \imem~17_combout ))) ) + ( \RSreg_D[16]~34_combout  ) + ( \Add1~54  ))

	.dataa(!PC[15]),
	.datab(!PC[13]),
	.datac(!PC[14]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\RSreg_D[16]~34_combout ),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FF0000000080;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N44
dffeas \pcpred_A[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[16] .is_wysiwyg = "true";
defparam \pcpred_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N12
cyclonev_lcell_comb \PC~29 (
// Equation(s):
// \PC~29_combout  = ( pcpred_A[16] & ( ((!\comb~4_combout  & (\Add2~57_sumout )) # (\comb~4_combout  & ((PC[16])))) # (\mispred~combout ) ) ) # ( !pcpred_A[16] & ( (!\mispred~combout  & ((!\comb~4_combout  & (\Add2~57_sumout )) # (\comb~4_combout  & 
// ((PC[16]))))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\comb~4_combout ),
	.datac(!\Add2~57_sumout ),
	.datad(!PC[16]),
	.datae(gnd),
	.dataf(!pcpred_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~29 .extended_lut = "off";
defparam \PC~29 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \PC~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N33
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( PC[13] ) + ( GND ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( PC[13] ) + ( GND ) + ( \Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \Add2~21_sumout  ) + ( \imem~26_combout  ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \Add2~21_sumout  ) + ( \imem~26_combout  ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add2~21_sumout ),
	.datae(gnd),
	.dataf(!\imem~26_combout ),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FF00000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( (((\imem~24_combout ) # (PC[15])) # (PC[13])) # (PC[14]) ) + ( \Add2~25_sumout  ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( (((\imem~24_combout ) # (PC[15])) # (PC[13])) # (PC[14]) ) + ( \Add2~25_sumout  ) + ( \Add0~22  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\imem~24_combout ),
	.datae(gnd),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FF0000007FFF;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \Add2~29_sumout  ) + ( (((\imem~28_combout ) # (PC[15])) # (PC[13])) # (PC[14]) ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( \Add2~29_sumout  ) + ( (((\imem~28_combout ) # (PC[15])) # (PC[13])) # (PC[14]) ) + ( \Add0~26  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\imem~28_combout ),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h00008000000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \Add2~33_sumout  ) + ( \imem~26_combout  ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( \Add2~33_sumout  ) + ( \imem~26_combout  ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!\Add2~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~26_combout ),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FF0000003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( \Add2~37_sumout  ) + ( \imem~26_combout  ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( \Add2~37_sumout  ) + ( \imem~26_combout  ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~26_combout ),
	.datad(!\Add2~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \imem~26_combout  ) + ( \Add2~41_sumout  ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( \imem~26_combout  ) + ( \Add2~41_sumout  ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!\imem~26_combout ),
	.datac(!\Add2~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \imem~26_combout  ) + ( \Add2~45_sumout  ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( \imem~26_combout  ) + ( \Add2~45_sumout  ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(!\imem~26_combout ),
	.datac(!\Add2~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000F0F000003333;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~49_sumout  ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~49_sumout  ) + ( \Add0~46  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\Add2~49_sumout ),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~53_sumout  ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~53_sumout  ) + ( \Add0~50  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\Add2~53_sumout ),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~57_sumout  ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~57_sumout  ) + ( \Add0~54  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\Add2~57_sumout ),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N21
cyclonev_lcell_comb \PC~30 (
// Equation(s):
// \PC~30_combout  = ( \Add0~57_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~29_combout )))) # (\isbranch_D~1_combout  & (((!\imem~4_combout )) # (\Add1~57_sumout ))) ) ) # ( !\Add0~57_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~29_combout )))) # 
// (\isbranch_D~1_combout  & (\Add1~57_sumout  & ((\imem~4_combout )))) ) )

	.dataa(!\Add1~57_sumout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\PC~29_combout ),
	.datad(!\imem~4_combout ),
	.datae(gnd),
	.dataf(!\Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~30 .extended_lut = "off";
defparam \PC~30 .lut_mask = 64'h0C1D0C1D3F1D3F1D;
defparam \PC~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \PC[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N39
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( PC[15] ) + ( GND ) + ( \Add2~50  ))
// \Add2~54  = CARRY(( PC[15] ) + ( GND ) + ( \Add2~50  ))

	.dataa(!PC[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N42
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( PC[16] ) + ( GND ) + ( \Add2~54  ))
// \Add2~58  = CARRY(( PC[16] ) + ( GND ) + ( \Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N45
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~61_sumout  ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~61_sumout  ) + ( \Add0~58  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\Add2~61_sumout ),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N45
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( \RSreg_D[17]~45_combout  ) + ( (!PC[15] & (!PC[13] & (!PC[14] & \imem~17_combout ))) ) + ( \Add1~58  ))
// \Add1~62  = CARRY(( \RSreg_D[17]~45_combout  ) + ( (!PC[15] & (!PC[13] & (!PC[14] & \imem~17_combout ))) ) + ( \Add1~58  ))

	.dataa(!PC[15]),
	.datab(!PC[13]),
	.datac(!PC[14]),
	.datad(!\RSreg_D[17]~45_combout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N47
dffeas \pcpred_A[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[17] .is_wysiwyg = "true";
defparam \pcpred_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N15
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( pcpred_A[17] & ( ((!\comb~4_combout  & ((\Add2~61_sumout ))) # (\comb~4_combout  & (PC[17]))) # (\mispred~combout ) ) ) # ( !pcpred_A[17] & ( (!\mispred~combout  & ((!\comb~4_combout  & ((\Add2~61_sumout ))) # (\comb~4_combout  & 
// (PC[17])))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\comb~4_combout ),
	.datac(!PC[17]),
	.datad(!\Add2~61_sumout ),
	.datae(gnd),
	.dataf(!pcpred_A[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "off";
defparam \PC~31 .lut_mask = 64'h028A028A57DF57DF;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N6
cyclonev_lcell_comb \PC~32 (
// Equation(s):
// \PC~32_combout  = ( \PC~31_combout  & ( (!\isbranch_D~1_combout ) # ((!\imem~4_combout  & (\Add0~61_sumout )) # (\imem~4_combout  & ((\Add1~61_sumout )))) ) ) # ( !\PC~31_combout  & ( (\isbranch_D~1_combout  & ((!\imem~4_combout  & (\Add0~61_sumout )) # 
// (\imem~4_combout  & ((\Add1~61_sumout ))))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add0~61_sumout ),
	.datad(!\Add1~61_sumout ),
	.datae(gnd),
	.dataf(!\PC~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~32 .extended_lut = "off";
defparam \PC~32 .lut_mask = 64'h02130213CEDFCEDF;
defparam \PC~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N8
dffeas \PC[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N45
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( PC[17] ) + ( GND ) + ( \Add2~58  ))
// \Add2~62  = CARRY(( PC[17] ) + ( GND ) + ( \Add2~58  ))

	.dataa(!PC[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N48
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~65_sumout  ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~65_sumout  ) + ( \Add0~62  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\Add2~65_sumout ),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N48
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( (!PC[15] & (!PC[14] & (!PC[13] & \imem~17_combout ))) ) + ( \RSreg_D[18]~25_combout  ) + ( \Add1~62  ))
// \Add1~66  = CARRY(( (!PC[15] & (!PC[14] & (!PC[13] & \imem~17_combout ))) ) + ( \RSreg_D[18]~25_combout  ) + ( \Add1~62  ))

	.dataa(!PC[15]),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\RSreg_D[18]~25_combout ),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FF0000000080;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N9
cyclonev_lcell_comb \PC~34 (
// Equation(s):
// \PC~34_combout  = ( \Add1~65_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~33_combout )))) # (\isbranch_D~1_combout  & (((\Add0~65_sumout )) # (\imem~4_combout ))) ) ) # ( !\Add1~65_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~33_combout )))) # 
// (\isbranch_D~1_combout  & (!\imem~4_combout  & ((\Add0~65_sumout )))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\PC~33_combout ),
	.datad(!\Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~34 .extended_lut = "off";
defparam \PC~34 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \PC~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \PC[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N48
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( PC[18] ) + ( GND ) + ( \Add2~62  ))
// \Add2~66  = CARRY(( PC[18] ) + ( GND ) + ( \Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N51
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~69_sumout  ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~69_sumout  ) + ( \Add0~66  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\Add2~69_sumout ),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N0
cyclonev_lcell_comb \HEXout[19]~20 (
// Equation(s):
// \HEXout[19]~20_combout  = ( \Add2~69_sumout  & ( (!\isbranch_D~1_combout ) # ((!\imem~4_combout  & \Add0~69_sumout )) ) ) # ( !\Add2~69_sumout  & ( (\isbranch_D~1_combout  & (!\imem~4_combout  & \Add0~69_sumout )) ) )

	.dataa(!\isbranch_D~1_combout ),
	.datab(gnd),
	.datac(!\imem~4_combout ),
	.datad(!\Add0~69_sumout ),
	.datae(gnd),
	.dataf(!\Add2~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[19]~20 .extended_lut = "off";
defparam \HEXout[19]~20 .lut_mask = 64'h00500050AAFAAAFA;
defparam \HEXout[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N44
dffeas \pcpred_A[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[19] .is_wysiwyg = "true";
defparam \pcpred_A[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N8
dffeas \aluin1_A[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[19]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[19] .is_wysiwyg = "true";
defparam \aluin1_A[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N30
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( aluin1_A[19] & ( aluin2_A[19] & ( (!alufunc_A[3] & (((\Selector33~0_combout  & pcpred_A[19])) # (\Selector49~1_combout ))) # (alufunc_A[3] & (\Selector33~0_combout  & (pcpred_A[19]))) ) ) ) # ( !aluin1_A[19] & ( aluin2_A[19] & ( 
// (!alufunc_A[3] & (\Selector33~0_combout  & (pcpred_A[19]))) # (alufunc_A[3] & (((\Selector33~0_combout  & pcpred_A[19])) # (\Selector49~1_combout ))) ) ) ) # ( aluin1_A[19] & ( !aluin2_A[19] & ( (!alufunc_A[3] & (\Selector33~0_combout  & (pcpred_A[19]))) 
// # (alufunc_A[3] & (((\Selector33~0_combout  & pcpred_A[19])) # (\Selector49~1_combout ))) ) ) ) # ( !aluin1_A[19] & ( !aluin2_A[19] & ( (!alufunc_A[3] & (\Selector33~0_combout  & (pcpred_A[19]))) # (alufunc_A[3] & (((\Selector33~0_combout  & 
// pcpred_A[19])) # (\Selector49~1_combout ))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Selector33~0_combout ),
	.datac(!pcpred_A[19]),
	.datad(!\Selector49~1_combout ),
	.datae(!aluin1_A[19]),
	.dataf(!aluin2_A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h03570357035703AB;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N30
cyclonev_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = ( \Selector56~11_combout  & ( \Selector54~6_combout  & ( (!\Selector37~0_combout  & !\ShiftRight0~58_combout ) ) ) ) # ( !\Selector56~11_combout  & ( \Selector54~6_combout  & ( !\Selector37~0_combout  ) ) ) # ( 
// \Selector56~11_combout  & ( !\Selector54~6_combout  & ( (!aluin1_A[31] & !\Selector37~0_combout ) ) ) ) # ( !\Selector56~11_combout  & ( !\Selector54~6_combout  & ( !\Selector37~0_combout  ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!\Selector37~0_combout ),
	.datac(!\ShiftRight0~58_combout ),
	.datad(gnd),
	.datae(!\Selector56~11_combout ),
	.dataf(!\Selector54~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~1 .extended_lut = "off";
defparam \Selector37~1 .lut_mask = 64'hCCCC8888CCCCC0C0;
defparam \Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y14_N56
dffeas \RTreg_A[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[18]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[18] .is_wysiwyg = "true";
defparam \RTreg_A[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N59
dffeas \wmemval_M[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[18] .is_wysiwyg = "true";
defparam \wmemval_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N19
dffeas \dmem_rtl_0_bypass[65] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[18]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N20
dffeas \dmem_rtl_0_bypass[66] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \mem_fwd[18]~85 (
// Equation(s):
// \mem_fwd[18]~85_combout  = ( \dmem~3_combout  & ( dmem_rtl_0_bypass[66] & ( (!\dmem~2_combout ) # ((!\dmem~1_combout ) # ((!\dmem~4_combout ) # (\dmem~0_combout ))) ) ) ) # ( !\dmem~3_combout  & ( dmem_rtl_0_bypass[66] ) )

	.dataa(!\dmem~2_combout ),
	.datab(!\dmem~1_combout ),
	.datac(!\dmem~0_combout ),
	.datad(!\dmem~4_combout ),
	.datae(!\dmem~3_combout ),
	.dataf(!dmem_rtl_0_bypass[66]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[18]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[18]~85 .extended_lut = "off";
defparam \mem_fwd[18]~85 .lut_mask = 64'h00000000FFFFFFEF;
defparam \mem_fwd[18]~85 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[18]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \mem_fwd[18]~139 (
// Equation(s):
// \mem_fwd[18]~139_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((\mem_fwd[4]~7_combout  & ((!\mem_fwd[18]~85_combout  & (dmem_rtl_0_bypass[65])) # (\mem_fwd[18]~85_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )))))) 
// # (\mem_fwd[18]~143_combout ) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((\mem_fwd[4]~7_combout  & ((!\mem_fwd[18]~85_combout  & (dmem_rtl_0_bypass[65])) # (\mem_fwd[18]~85_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout 
// )))))) # (\mem_fwd[18]~143_combout ) ) )

	.dataa(!\mem_fwd[4]~7_combout ),
	.datab(!dmem_rtl_0_bypass[65]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datad(!\mem_fwd[18]~85_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\mem_fwd[18]~143_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[18]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[18]~139 .extended_lut = "on";
defparam \mem_fwd[18]~139 .lut_mask = 64'h11051105FFFFFFFF;
defparam \mem_fwd[18]~139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N34
dffeas \regs[5][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~139_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][18] .is_wysiwyg = "true";
defparam \regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \regs[4][18]~feeder (
// Equation(s):
// \regs[4][18]~feeder_combout  = ( \mem_fwd[18]~139_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[18]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][18]~feeder .extended_lut = "off";
defparam \regs[4][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N25
dffeas \regs[4][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][18] .is_wysiwyg = "true";
defparam \regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N32
dffeas \regs[7][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~139_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][18] .is_wysiwyg = "true";
defparam \regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N40
dffeas \regs[6][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~139_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][18] .is_wysiwyg = "true";
defparam \regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = ( \regs[7][18]~q  & ( \regs[6][18]~q  & ( ((!\imem~33_combout  & (\regs[5][18]~q )) # (\imem~33_combout  & ((\regs[4][18]~q )))) # (\imem~32_combout ) ) ) ) # ( !\regs[7][18]~q  & ( \regs[6][18]~q  & ( (!\imem~33_combout  & 
// (!\imem~32_combout  & (\regs[5][18]~q ))) # (\imem~33_combout  & (((\regs[4][18]~q )) # (\imem~32_combout ))) ) ) ) # ( \regs[7][18]~q  & ( !\regs[6][18]~q  & ( (!\imem~33_combout  & (((\regs[5][18]~q )) # (\imem~32_combout ))) # (\imem~33_combout  & 
// (!\imem~32_combout  & ((\regs[4][18]~q )))) ) ) ) # ( !\regs[7][18]~q  & ( !\regs[6][18]~q  & ( (!\imem~32_combout  & ((!\imem~33_combout  & (\regs[5][18]~q )) # (\imem~33_combout  & ((\regs[4][18]~q ))))) ) ) )

	.dataa(!\imem~33_combout ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[5][18]~q ),
	.datad(!\regs[4][18]~q ),
	.datae(!\regs[7][18]~q ),
	.dataf(!\regs[6][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~1 .extended_lut = "off";
defparam \Mux45~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N26
dffeas \regs[10][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~139_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][18] .is_wysiwyg = "true";
defparam \regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N30
cyclonev_lcell_comb \regs[8][18]~feeder (
// Equation(s):
// \regs[8][18]~feeder_combout  = ( \mem_fwd[18]~139_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[18]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][18]~feeder .extended_lut = "off";
defparam \regs[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N31
dffeas \regs[8][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][18] .is_wysiwyg = "true";
defparam \regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N58
dffeas \regs[9][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~139_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][18] .is_wysiwyg = "true";
defparam \regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N20
dffeas \regs[11][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~139_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][18] .is_wysiwyg = "true";
defparam \regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N18
cyclonev_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = ( \regs[11][18]~q  & ( \imem~32_combout  & ( (!\imem~33_combout ) # (\regs[10][18]~q ) ) ) ) # ( !\regs[11][18]~q  & ( \imem~32_combout  & ( (\regs[10][18]~q  & \imem~33_combout ) ) ) ) # ( \regs[11][18]~q  & ( !\imem~32_combout  & ( 
// (!\imem~33_combout  & ((\regs[9][18]~q ))) # (\imem~33_combout  & (\regs[8][18]~q )) ) ) ) # ( !\regs[11][18]~q  & ( !\imem~32_combout  & ( (!\imem~33_combout  & ((\regs[9][18]~q ))) # (\imem~33_combout  & (\regs[8][18]~q )) ) ) )

	.dataa(!\regs[10][18]~q ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[8][18]~q ),
	.datad(!\regs[9][18]~q ),
	.datae(!\regs[11][18]~q ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~2 .extended_lut = "off";
defparam \Mux45~2 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N50
dffeas \regs[15][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~139_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][18] .is_wysiwyg = "true";
defparam \regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N18
cyclonev_lcell_comb \regs[12][18]~feeder (
// Equation(s):
// \regs[12][18]~feeder_combout  = ( \mem_fwd[18]~139_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[18]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][18]~feeder .extended_lut = "off";
defparam \regs[12][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N19
dffeas \regs[12][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[12][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][18] .is_wysiwyg = "true";
defparam \regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N32
dffeas \regs[14][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~139_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][18] .is_wysiwyg = "true";
defparam \regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N4
dffeas \regs[13][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~139_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][18] .is_wysiwyg = "true";
defparam \regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N30
cyclonev_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = ( \regs[14][18]~q  & ( \regs[13][18]~q  & ( (!\imem~33_combout  & (((!\imem~32_combout )) # (\regs[15][18]~q ))) # (\imem~33_combout  & (((\imem~32_combout ) # (\regs[12][18]~q )))) ) ) ) # ( !\regs[14][18]~q  & ( \regs[13][18]~q  & ( 
// (!\imem~33_combout  & (((!\imem~32_combout )) # (\regs[15][18]~q ))) # (\imem~33_combout  & (((\regs[12][18]~q  & !\imem~32_combout )))) ) ) ) # ( \regs[14][18]~q  & ( !\regs[13][18]~q  & ( (!\imem~33_combout  & (\regs[15][18]~q  & ((\imem~32_combout )))) 
// # (\imem~33_combout  & (((\imem~32_combout ) # (\regs[12][18]~q )))) ) ) ) # ( !\regs[14][18]~q  & ( !\regs[13][18]~q  & ( (!\imem~33_combout  & (\regs[15][18]~q  & ((\imem~32_combout )))) # (\imem~33_combout  & (((\regs[12][18]~q  & !\imem~32_combout 
// )))) ) ) )

	.dataa(!\imem~33_combout ),
	.datab(!\regs[15][18]~q ),
	.datac(!\regs[12][18]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[14][18]~q ),
	.dataf(!\regs[13][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~3 .extended_lut = "off";
defparam \Mux45~3 .lut_mask = 64'h05220577AF22AF77;
defparam \Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y14_N26
dffeas \regs[2][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~139_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][18] .is_wysiwyg = "true";
defparam \regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N3
cyclonev_lcell_comb \regs[0][18]~feeder (
// Equation(s):
// \regs[0][18]~feeder_combout  = ( \mem_fwd[18]~139_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[18]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][18]~feeder .extended_lut = "off";
defparam \regs[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N5
dffeas \regs[0][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][18] .is_wysiwyg = "true";
defparam \regs[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N13
dffeas \regs[3][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[18]~139_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][18] .is_wysiwyg = "true";
defparam \regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N0
cyclonev_lcell_comb \regs[1][18]~feeder (
// Equation(s):
// \regs[1][18]~feeder_combout  = ( \mem_fwd[18]~139_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[18]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][18]~feeder .extended_lut = "off";
defparam \regs[1][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N2
dffeas \regs[1][18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][18] .is_wysiwyg = "true";
defparam \regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N57
cyclonev_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = ( \regs[3][18]~q  & ( \regs[1][18]~q  & ( (!\imem~33_combout ) # ((!\imem~32_combout  & ((\regs[0][18]~q ))) # (\imem~32_combout  & (\regs[2][18]~q ))) ) ) ) # ( !\regs[3][18]~q  & ( \regs[1][18]~q  & ( (!\imem~33_combout  & 
// (!\imem~32_combout )) # (\imem~33_combout  & ((!\imem~32_combout  & ((\regs[0][18]~q ))) # (\imem~32_combout  & (\regs[2][18]~q )))) ) ) ) # ( \regs[3][18]~q  & ( !\regs[1][18]~q  & ( (!\imem~33_combout  & (\imem~32_combout )) # (\imem~33_combout  & 
// ((!\imem~32_combout  & ((\regs[0][18]~q ))) # (\imem~32_combout  & (\regs[2][18]~q )))) ) ) ) # ( !\regs[3][18]~q  & ( !\regs[1][18]~q  & ( (\imem~33_combout  & ((!\imem~32_combout  & ((\regs[0][18]~q ))) # (\imem~32_combout  & (\regs[2][18]~q )))) ) ) )

	.dataa(!\imem~33_combout ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[2][18]~q ),
	.datad(!\regs[0][18]~q ),
	.datae(!\regs[3][18]~q ),
	.dataf(!\regs[1][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~0 .extended_lut = "off";
defparam \Mux45~0 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N3
cyclonev_lcell_comb \Mux45~4 (
// Equation(s):
// \Mux45~4_combout  = ( \Mux45~0_combout  & ( \imem~31_combout  & ( (\imem~30_combout ) # (\Mux45~2_combout ) ) ) ) # ( !\Mux45~0_combout  & ( \imem~31_combout  & ( (\Mux45~2_combout  & !\imem~30_combout ) ) ) ) # ( \Mux45~0_combout  & ( !\imem~31_combout  
// & ( (!\imem~30_combout  & ((\Mux45~3_combout ))) # (\imem~30_combout  & (\Mux45~1_combout )) ) ) ) # ( !\Mux45~0_combout  & ( !\imem~31_combout  & ( (!\imem~30_combout  & ((\Mux45~3_combout ))) # (\imem~30_combout  & (\Mux45~1_combout )) ) ) )

	.dataa(!\Mux45~1_combout ),
	.datab(!\Mux45~2_combout ),
	.datac(!\Mux45~3_combout ),
	.datad(!\imem~30_combout ),
	.datae(!\Mux45~0_combout ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~4 .extended_lut = "off";
defparam \Mux45~4 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N42
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( aluin1_A[14] ) + ( aluin2_A[14] ) + ( \Add3~14  ))
// \Add3~10  = CARRY(( aluin1_A[14] ) + ( aluin2_A[14] ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[14]),
	.datad(!aluin1_A[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N45
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( aluin2_A[15] ) + ( \aluin1_A[15]~DUPLICATE_q  ) + ( \Add3~10  ))
// \Add3~102  = CARRY(( aluin2_A[15] ) + ( \aluin1_A[15]~DUPLICATE_q  ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(!\aluin1_A[15]~DUPLICATE_q ),
	.datac(!aluin2_A[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N48
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( aluin1_A[16] ) + ( aluin2_A[16] ) + ( \Add3~102  ))
// \Add3~98  = CARRY(( aluin1_A[16] ) + ( aluin2_A[16] ) + ( \Add3~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[16]),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N51
cyclonev_lcell_comb \Add3~125 (
// Equation(s):
// \Add3~125_sumout  = SUM(( aluin2_A[17] ) + ( aluin1_A[17] ) + ( \Add3~98  ))
// \Add3~126  = CARRY(( aluin2_A[17] ) + ( aluin1_A[17] ) + ( \Add3~98  ))

	.dataa(!aluin1_A[17]),
	.datab(gnd),
	.datac(!aluin2_A[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~125_sumout ),
	.cout(\Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \Add3~125 .extended_lut = "off";
defparam \Add3~125 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N9
cyclonev_lcell_comb \aluin2_A~15 (
// Equation(s):
// \aluin2_A~15_combout  = ( \imem~26_combout  & ( \RTval_D[9]~14_combout  ) ) # ( !\imem~26_combout  & ( \RTval_D[9]~14_combout  & ( (!\WideOr2~0_combout ) # (!\comb~5_combout ) ) ) ) # ( \imem~26_combout  & ( !\RTval_D[9]~14_combout  & ( 
// (\WideOr2~0_combout  & \comb~5_combout ) ) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb~5_combout ),
	.datae(!\imem~26_combout ),
	.dataf(!\RTval_D[9]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~15 .extended_lut = "off";
defparam \aluin2_A~15 .lut_mask = 64'h00000055FFAAFFFF;
defparam \aluin2_A~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \aluin2_A[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[9] .is_wysiwyg = "true";
defparam \aluin2_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N39
cyclonev_lcell_comb \aluin2_A~8 (
// Equation(s):
// \aluin2_A~8_combout  = ( \RTval_D[7]~7_combout  & ( ((!\WideOr2~0_combout ) # (!\comb~5_combout )) # (\imem~29_combout ) ) ) # ( !\RTval_D[7]~7_combout  & ( (\imem~29_combout  & (\WideOr2~0_combout  & \comb~5_combout )) ) )

	.dataa(!\imem~29_combout ),
	.datab(gnd),
	.datac(!\WideOr2~0_combout ),
	.datad(!\comb~5_combout ),
	.datae(gnd),
	.dataf(!\RTval_D[7]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~8 .extended_lut = "off";
defparam \aluin2_A~8 .lut_mask = 64'h00050005FFF5FFF5;
defparam \aluin2_A~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N41
dffeas \aluin2_A[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[7] .is_wysiwyg = "true";
defparam \aluin2_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N8
dffeas \aluin1_A[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[4] .is_wysiwyg = "true";
defparam \aluin1_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N14
dffeas \aluin1_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[3] .is_wysiwyg = "true";
defparam \aluin1_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N32
dffeas \aluin1_A[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSreg_D[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[1] .is_wysiwyg = "true";
defparam \aluin1_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N48
cyclonev_lcell_comb \Selector56~10 (
// Equation(s):
// \Selector56~10_combout  = ((\Selector56~7_combout ) # (\Selector56~9_combout )) # (\Selector56~5_combout )

	.dataa(!\Selector56~5_combout ),
	.datab(!\Selector56~9_combout ),
	.datac(gnd),
	.datad(!\Selector56~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~10 .extended_lut = "off";
defparam \Selector56~10 .lut_mask = 64'h77FF77FF77FF77FF;
defparam \Selector56~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y13_N41
dffeas \regs[10][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][0] .is_wysiwyg = "true";
defparam \regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N18
cyclonev_lcell_comb \regs[0][0]~feeder (
// Equation(s):
// \regs[0][0]~feeder_combout  = ( \mem_fwd[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][0]~feeder .extended_lut = "off";
defparam \regs[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N19
dffeas \regs[0][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][0] .is_wysiwyg = "true";
defparam \regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N52
dffeas \regs[15][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][0] .is_wysiwyg = "true";
defparam \regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N24
cyclonev_lcell_comb \regs[5][0]~feeder (
// Equation(s):
// \regs[5][0]~feeder_combout  = ( \mem_fwd[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][0]~feeder .extended_lut = "off";
defparam \regs[5][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N26
dffeas \regs[5][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][0] .is_wysiwyg = "true";
defparam \regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N51
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \regs[15][0]~q  & ( \regs[5][0]~q  & ( ((!\imem~11_combout  & (\regs[10][0]~q )) # (\imem~11_combout  & ((\regs[0][0]~q )))) # (\imem~10_combout ) ) ) ) # ( !\regs[15][0]~q  & ( \regs[5][0]~q  & ( (!\imem~11_combout  & 
// (\regs[10][0]~q  & ((!\imem~10_combout )))) # (\imem~11_combout  & (((\imem~10_combout ) # (\regs[0][0]~q )))) ) ) ) # ( \regs[15][0]~q  & ( !\regs[5][0]~q  & ( (!\imem~11_combout  & (((\imem~10_combout )) # (\regs[10][0]~q ))) # (\imem~11_combout  & 
// (((\regs[0][0]~q  & !\imem~10_combout )))) ) ) ) # ( !\regs[15][0]~q  & ( !\regs[5][0]~q  & ( (!\imem~10_combout  & ((!\imem~11_combout  & (\regs[10][0]~q )) # (\imem~11_combout  & ((\regs[0][0]~q ))))) ) ) )

	.dataa(!\imem~11_combout ),
	.datab(!\regs[10][0]~q ),
	.datac(!\regs[0][0]~q ),
	.datad(!\imem~10_combout ),
	.datae(!\regs[15][0]~q ),
	.dataf(!\regs[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h270027AA275527FF;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N45
cyclonev_lcell_comb \RSreg_D[0]~0 (
// Equation(s):
// \RSreg_D[0]~0_combout  = ( \Mux31~0_combout  & ( (!\comb~3_combout  & (((!\rs_match_M~combout )) # (\mem_fwd[0]~2_combout ))) # (\comb~3_combout  & (((\Selector56~10_combout )))) ) ) # ( !\Mux31~0_combout  & ( (!\comb~3_combout  & (\mem_fwd[0]~2_combout  
// & ((\rs_match_M~combout )))) # (\comb~3_combout  & (((\Selector56~10_combout )))) ) )

	.dataa(!\mem_fwd[0]~2_combout ),
	.datab(!\Selector56~10_combout ),
	.datac(!\rs_match_M~combout ),
	.datad(!\comb~3_combout ),
	.datae(gnd),
	.dataf(!\Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[0]~0 .extended_lut = "off";
defparam \RSreg_D[0]~0 .lut_mask = 64'h05330533F533F533;
defparam \RSreg_D[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \aluin1_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSreg_D[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[0] .is_wysiwyg = "true";
defparam \aluin1_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N0
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( !aluin2_A[0] $ (!aluin1_A[0]) ) + ( !VCC ) + ( !VCC ))
// \Add4~2  = CARRY(( !aluin2_A[0] $ (!aluin1_A[0]) ) + ( !VCC ) + ( !VCC ))
// \Add4~3  = SHARE((!aluin2_A[0]) # (aluin1_A[0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[0]),
	.datad(!aluin1_A[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N3
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( !aluin1_A[1] $ (aluin2_A[1]) ) + ( \Add4~3  ) + ( \Add4~2  ))
// \Add4~6  = CARRY(( !aluin1_A[1] $ (aluin2_A[1]) ) + ( \Add4~3  ) + ( \Add4~2  ))
// \Add4~7  = SHARE((aluin1_A[1] & !aluin2_A[1]))

	.dataa(gnd),
	.datab(!aluin1_A[1]),
	.datac(!aluin2_A[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(\Add4~3 ),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h000030300000C3C3;
defparam \Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N6
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( !aluin1_A[2] $ (aluin2_A[2]) ) + ( \Add4~7  ) + ( \Add4~6  ))
// \Add4~22  = CARRY(( !aluin1_A[2] $ (aluin2_A[2]) ) + ( \Add4~7  ) + ( \Add4~6  ))
// \Add4~23  = SHARE((aluin1_A[2] & !aluin2_A[2]))

	.dataa(gnd),
	.datab(!aluin1_A[2]),
	.datac(!aluin2_A[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(\Add4~7 ),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout(\Add4~23 ));
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h000030300000C3C3;
defparam \Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N9
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( !aluin2_A[3] $ (aluin1_A[3]) ) + ( \Add4~23  ) + ( \Add4~22  ))
// \Add4~46  = CARRY(( !aluin2_A[3] $ (aluin1_A[3]) ) + ( \Add4~23  ) + ( \Add4~22  ))
// \Add4~47  = SHARE((!aluin2_A[3] & aluin1_A[3]))

	.dataa(!aluin2_A[3]),
	.datab(gnd),
	.datac(!aluin1_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(\Add4~23 ),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout(\Add4~47 ));
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add4~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N12
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( !aluin1_A[4] $ (aluin2_A[4]) ) + ( \Add4~47  ) + ( \Add4~46  ))
// \Add4~42  = CARRY(( !aluin1_A[4] $ (aluin2_A[4]) ) + ( \Add4~47  ) + ( \Add4~46  ))
// \Add4~43  = SHARE((aluin1_A[4] & !aluin2_A[4]))

	.dataa(gnd),
	.datab(!aluin1_A[4]),
	.datac(gnd),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(\Add4~47 ),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout(\Add4~43 ));
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h000033000000CC33;
defparam \Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N15
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( !aluin1_A[5] $ (aluin2_A[5]) ) + ( \Add4~43  ) + ( \Add4~42  ))
// \Add4~38  = CARRY(( !aluin1_A[5] $ (aluin2_A[5]) ) + ( \Add4~43  ) + ( \Add4~42  ))
// \Add4~39  = SHARE((aluin1_A[5] & !aluin2_A[5]))

	.dataa(!aluin1_A[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin2_A[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(\Add4~43 ),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout(\Add4~39 ));
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h000055000000AA55;
defparam \Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N18
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( !aluin1_A[6] $ (aluin2_A[6]) ) + ( \Add4~39  ) + ( \Add4~38  ))
// \Add4~34  = CARRY(( !aluin1_A[6] $ (aluin2_A[6]) ) + ( \Add4~39  ) + ( \Add4~38  ))
// \Add4~35  = SHARE((aluin1_A[6] & !aluin2_A[6]))

	.dataa(gnd),
	.datab(!aluin1_A[6]),
	.datac(!aluin2_A[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(\Add4~39 ),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout(\Add4~35 ));
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h000030300000C3C3;
defparam \Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N21
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( !aluin2_A[7] $ (aluin1_A[7]) ) + ( \Add4~35  ) + ( \Add4~34  ))
// \Add4~30  = CARRY(( !aluin2_A[7] $ (aluin1_A[7]) ) + ( \Add4~35  ) + ( \Add4~34  ))
// \Add4~31  = SHARE((!aluin2_A[7] & aluin1_A[7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[7]),
	.datad(!aluin1_A[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(\Add4~35 ),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout(\Add4~31 ));
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N24
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( !aluin1_A[8] $ (aluin2_A[8]) ) + ( \Add4~31  ) + ( \Add4~30  ))
// \Add4~26  = CARRY(( !aluin1_A[8] $ (aluin2_A[8]) ) + ( \Add4~31  ) + ( \Add4~30  ))
// \Add4~27  = SHARE((aluin1_A[8] & !aluin2_A[8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1_A[8]),
	.datad(!aluin2_A[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(\Add4~31 ),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout(\Add4~27 ));
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h00000F000000F00F;
defparam \Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N27
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( !aluin1_A[9] $ (aluin2_A[9]) ) + ( \Add4~27  ) + ( \Add4~26  ))
// \Add4~58  = CARRY(( !aluin1_A[9] $ (aluin2_A[9]) ) + ( \Add4~27  ) + ( \Add4~26  ))
// \Add4~59  = SHARE((aluin1_A[9] & !aluin2_A[9]))

	.dataa(!aluin1_A[9]),
	.datab(gnd),
	.datac(!aluin2_A[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(\Add4~27 ),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout(\Add4~59 ));
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h000050500000A5A5;
defparam \Add4~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N30
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( !aluin2_A[10] $ (aluin1_A[10]) ) + ( \Add4~59  ) + ( \Add4~58  ))
// \Add4~54  = CARRY(( !aluin2_A[10] $ (aluin1_A[10]) ) + ( \Add4~59  ) + ( \Add4~58  ))
// \Add4~55  = SHARE((!aluin2_A[10] & aluin1_A[10]))

	.dataa(gnd),
	.datab(!aluin2_A[10]),
	.datac(gnd),
	.datad(!aluin1_A[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(\Add4~59 ),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout(\Add4~55 ));
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h000000CC0000CC33;
defparam \Add4~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N33
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( !aluin2_A[11] $ (aluin1_A[11]) ) + ( \Add4~55  ) + ( \Add4~54  ))
// \Add4~50  = CARRY(( !aluin2_A[11] $ (aluin1_A[11]) ) + ( \Add4~55  ) + ( \Add4~54  ))
// \Add4~51  = SHARE((!aluin2_A[11] & aluin1_A[11]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[11]),
	.datad(!aluin1_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(\Add4~55 ),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout(\Add4~51 ));
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N36
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( !aluin1_A[12] $ (aluin2_A[12]) ) + ( \Add4~51  ) + ( \Add4~50  ))
// \Add4~18  = CARRY(( !aluin1_A[12] $ (aluin2_A[12]) ) + ( \Add4~51  ) + ( \Add4~50  ))
// \Add4~19  = SHARE((aluin1_A[12] & !aluin2_A[12]))

	.dataa(gnd),
	.datab(!aluin1_A[12]),
	.datac(!aluin2_A[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(\Add4~51 ),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h000030300000C3C3;
defparam \Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N39
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( !aluin2_A[13] $ (\aluin1_A[13]~DUPLICATE_q ) ) + ( \Add4~19  ) + ( \Add4~18  ))
// \Add4~14  = CARRY(( !aluin2_A[13] $ (\aluin1_A[13]~DUPLICATE_q ) ) + ( \Add4~19  ) + ( \Add4~18  ))
// \Add4~15  = SHARE((!aluin2_A[13] & \aluin1_A[13]~DUPLICATE_q ))

	.dataa(!aluin2_A[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluin1_A[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(\Add4~19 ),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h000000AA0000AA55;
defparam \Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N42
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( !aluin1_A[14] $ (aluin2_A[14]) ) + ( \Add4~15  ) + ( \Add4~14  ))
// \Add4~10  = CARRY(( !aluin1_A[14] $ (aluin2_A[14]) ) + ( \Add4~15  ) + ( \Add4~14  ))
// \Add4~11  = SHARE((aluin1_A[14] & !aluin2_A[14]))

	.dataa(gnd),
	.datab(!aluin1_A[14]),
	.datac(!aluin2_A[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(\Add4~15 ),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h000030300000C3C3;
defparam \Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N45
cyclonev_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( !aluin2_A[15] $ (\aluin1_A[15]~DUPLICATE_q ) ) + ( \Add4~11  ) + ( \Add4~10  ))
// \Add4~102  = CARRY(( !aluin2_A[15] $ (\aluin1_A[15]~DUPLICATE_q ) ) + ( \Add4~11  ) + ( \Add4~10  ))
// \Add4~103  = SHARE((!aluin2_A[15] & \aluin1_A[15]~DUPLICATE_q ))

	.dataa(!aluin2_A[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluin1_A[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(\Add4~11 ),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(\Add4~102 ),
	.shareout(\Add4~103 ));
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h000000AA0000AA55;
defparam \Add4~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N48
cyclonev_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( !aluin1_A[16] $ (aluin2_A[16]) ) + ( \Add4~103  ) + ( \Add4~102  ))
// \Add4~98  = CARRY(( !aluin1_A[16] $ (aluin2_A[16]) ) + ( \Add4~103  ) + ( \Add4~102  ))
// \Add4~99  = SHARE((aluin1_A[16] & !aluin2_A[16]))

	.dataa(gnd),
	.datab(!aluin1_A[16]),
	.datac(!aluin2_A[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~102 ),
	.sharein(\Add4~103 ),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout(\Add4~99 ));
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h000030300000C3C3;
defparam \Add4~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N51
cyclonev_lcell_comb \Add4~125 (
// Equation(s):
// \Add4~125_sumout  = SUM(( !aluin2_A[17] $ (aluin1_A[17]) ) + ( \Add4~99  ) + ( \Add4~98  ))
// \Add4~126  = CARRY(( !aluin2_A[17] $ (aluin1_A[17]) ) + ( \Add4~99  ) + ( \Add4~98  ))
// \Add4~127  = SHARE((!aluin2_A[17] & aluin1_A[17]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[17]),
	.datad(!aluin1_A[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(\Add4~99 ),
	.combout(),
	.sumout(\Add4~125_sumout ),
	.cout(\Add4~126 ),
	.shareout(\Add4~127 ));
// synopsys translate_off
defparam \Add4~125 .extended_lut = "off";
defparam \Add4~125 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~125 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N51
cyclonev_lcell_comb \Selector39~2 (
// Equation(s):
// \Selector39~2_combout  = ( \Add4~125_sumout  & ( ((!\Selector39~1_combout ) # ((\Selector49~0_combout  & \Add3~125_sumout ))) # (\Selector48~0_combout ) ) ) # ( !\Add4~125_sumout  & ( (!\Selector39~1_combout ) # ((\Selector49~0_combout  & \Add3~125_sumout 
// )) ) )

	.dataa(!\Selector49~0_combout ),
	.datab(!\Selector48~0_combout ),
	.datac(!\Selector39~1_combout ),
	.datad(!\Add3~125_sumout ),
	.datae(gnd),
	.dataf(!\Add4~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~2 .extended_lut = "off";
defparam \Selector39~2 .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \Selector39~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N53
dffeas \memaddr_M[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector39~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[17] .is_wysiwyg = "true";
defparam \memaddr_M[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N3
cyclonev_lcell_comb \mem_fwd[17]~124 (
// Equation(s):
// \mem_fwd[17]~124_combout  = ( memaddr_M[17] & ( !\ldmem_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ldmem_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[17]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[17]~124 .extended_lut = "off";
defparam \mem_fwd[17]~124 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mem_fwd[17]~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N8
dffeas \RTreg_A[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[17]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[17] .is_wysiwyg = "true";
defparam \RTreg_A[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N56
dffeas \wmemval_M[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[17] .is_wysiwyg = "true";
defparam \wmemval_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N43
dffeas \dmem_rtl_0_bypass[63] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[17]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N31
dffeas \dmem_rtl_0_bypass[64] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N54
cyclonev_lcell_comb \mem_fwd[17]~125 (
// Equation(s):
// \mem_fwd[17]~125_combout  = ( dmem_rtl_0_bypass[64] & ( \dmem~3_combout  & ( ((!\dmem~2_combout ) # ((!\dmem~4_combout ) # (!\dmem~1_combout ))) # (\dmem~0_combout ) ) ) ) # ( dmem_rtl_0_bypass[64] & ( !\dmem~3_combout  ) )

	.dataa(!\dmem~0_combout ),
	.datab(!\dmem~2_combout ),
	.datac(!\dmem~4_combout ),
	.datad(!\dmem~1_combout ),
	.datae(!dmem_rtl_0_bypass[64]),
	.dataf(!\dmem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[17]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[17]~125 .extended_lut = "off";
defparam \mem_fwd[17]~125 .lut_mask = 64'h0000FFFF0000FFFD;
defparam \mem_fwd[17]~125 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[17]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \mem_fwd[17]~127 (
// Equation(s):
// \mem_fwd[17]~127_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((\mem_fwd[4]~7_combout  & ((!\mem_fwd[17]~125_combout  & (dmem_rtl_0_bypass[63])) # (\mem_fwd[17]~125_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout 
// )))))) # (\mem_fwd[17]~124_combout ) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((\mem_fwd[4]~7_combout  & ((!\mem_fwd[17]~125_combout  & (dmem_rtl_0_bypass[63])) # (\mem_fwd[17]~125_combout  & 
// ((\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout )))))) # (\mem_fwd[17]~124_combout ) ) )

	.dataa(!\mem_fwd[17]~124_combout ),
	.datab(!dmem_rtl_0_bypass[63]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datad(!\mem_fwd[17]~125_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\mem_fwd[4]~7_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[17]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[17]~127 .extended_lut = "on";
defparam \mem_fwd[17]~127 .lut_mask = 64'h55555555775F775F;
defparam \mem_fwd[17]~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N56
dffeas \regs[10][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~127_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][17] .is_wysiwyg = "true";
defparam \regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N55
dffeas \regs[14][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~127_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][17] .is_wysiwyg = "true";
defparam \regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N5
dffeas \regs[2][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~127_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][17] .is_wysiwyg = "true";
defparam \regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N54
cyclonev_lcell_comb \regs[6][17]~feeder (
// Equation(s):
// \regs[6][17]~feeder_combout  = ( \mem_fwd[17]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[17]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][17]~feeder .extended_lut = "off";
defparam \regs[6][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N55
dffeas \regs[6][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][17] .is_wysiwyg = "true";
defparam \regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N3
cyclonev_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = ( \regs[2][17]~q  & ( \regs[6][17]~q  & ( ((!\imem~31_combout  & ((\regs[14][17]~q ))) # (\imem~31_combout  & (\regs[10][17]~q ))) # (\imem~30_combout ) ) ) ) # ( !\regs[2][17]~q  & ( \regs[6][17]~q  & ( (!\imem~30_combout  & 
// ((!\imem~31_combout  & ((\regs[14][17]~q ))) # (\imem~31_combout  & (\regs[10][17]~q )))) # (\imem~30_combout  & (!\imem~31_combout )) ) ) ) # ( \regs[2][17]~q  & ( !\regs[6][17]~q  & ( (!\imem~30_combout  & ((!\imem~31_combout  & ((\regs[14][17]~q ))) # 
// (\imem~31_combout  & (\regs[10][17]~q )))) # (\imem~30_combout  & (\imem~31_combout )) ) ) ) # ( !\regs[2][17]~q  & ( !\regs[6][17]~q  & ( (!\imem~30_combout  & ((!\imem~31_combout  & ((\regs[14][17]~q ))) # (\imem~31_combout  & (\regs[10][17]~q )))) ) ) 
// )

	.dataa(!\imem~30_combout ),
	.datab(!\imem~31_combout ),
	.datac(!\regs[10][17]~q ),
	.datad(!\regs[14][17]~q ),
	.datae(!\regs[2][17]~q ),
	.dataf(!\regs[6][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~2 .extended_lut = "off";
defparam \Mux46~2 .lut_mask = 64'h028A139B46CE57DF;
defparam \Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N18
cyclonev_lcell_comb \regs[5][17]~feeder (
// Equation(s):
// \regs[5][17]~feeder_combout  = ( \mem_fwd[17]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[17]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][17]~feeder .extended_lut = "off";
defparam \regs[5][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N19
dffeas \regs[5][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][17] .is_wysiwyg = "true";
defparam \regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N55
dffeas \regs[9][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~127_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][17] .is_wysiwyg = "true";
defparam \regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N0
cyclonev_lcell_comb \regs[1][17]~feeder (
// Equation(s):
// \regs[1][17]~feeder_combout  = ( \mem_fwd[17]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[17]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][17]~feeder .extended_lut = "off";
defparam \regs[1][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N2
dffeas \regs[1][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][17] .is_wysiwyg = "true";
defparam \regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N44
dffeas \regs[13][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~127_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][17] .is_wysiwyg = "true";
defparam \regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N42
cyclonev_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = ( \regs[13][17]~q  & ( \imem~30_combout  & ( (!\imem~31_combout  & (\regs[5][17]~q )) # (\imem~31_combout  & ((\regs[1][17]~q ))) ) ) ) # ( !\regs[13][17]~q  & ( \imem~30_combout  & ( (!\imem~31_combout  & (\regs[5][17]~q )) # 
// (\imem~31_combout  & ((\regs[1][17]~q ))) ) ) ) # ( \regs[13][17]~q  & ( !\imem~30_combout  & ( (!\imem~31_combout ) # (\regs[9][17]~q ) ) ) ) # ( !\regs[13][17]~q  & ( !\imem~30_combout  & ( (\regs[9][17]~q  & \imem~31_combout ) ) ) )

	.dataa(!\regs[5][17]~q ),
	.datab(!\regs[9][17]~q ),
	.datac(!\regs[1][17]~q ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[13][17]~q ),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~1 .extended_lut = "off";
defparam \Mux46~1 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N24
cyclonev_lcell_comb \regs[3][17]~feeder (
// Equation(s):
// \regs[3][17]~feeder_combout  = ( \mem_fwd[17]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[17]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][17]~feeder .extended_lut = "off";
defparam \regs[3][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N26
dffeas \regs[3][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[3][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][17] .is_wysiwyg = "true";
defparam \regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N43
dffeas \regs[15][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~127_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][17] .is_wysiwyg = "true";
defparam \regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N8
dffeas \regs[11][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~127_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][17] .is_wysiwyg = "true";
defparam \regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N53
dffeas \regs[7][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~127_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][17] .is_wysiwyg = "true";
defparam \regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N6
cyclonev_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = ( \regs[11][17]~q  & ( \regs[7][17]~q  & ( (!\imem~30_combout  & (((\regs[15][17]~q ) # (\imem~31_combout )))) # (\imem~30_combout  & (((!\imem~31_combout )) # (\regs[3][17]~q ))) ) ) ) # ( !\regs[11][17]~q  & ( \regs[7][17]~q  & ( 
// (!\imem~30_combout  & (((!\imem~31_combout  & \regs[15][17]~q )))) # (\imem~30_combout  & (((!\imem~31_combout )) # (\regs[3][17]~q ))) ) ) ) # ( \regs[11][17]~q  & ( !\regs[7][17]~q  & ( (!\imem~30_combout  & (((\regs[15][17]~q ) # (\imem~31_combout )))) 
// # (\imem~30_combout  & (\regs[3][17]~q  & (\imem~31_combout ))) ) ) ) # ( !\regs[11][17]~q  & ( !\regs[7][17]~q  & ( (!\imem~30_combout  & (((!\imem~31_combout  & \regs[15][17]~q )))) # (\imem~30_combout  & (\regs[3][17]~q  & (\imem~31_combout ))) ) ) )

	.dataa(!\regs[3][17]~q ),
	.datab(!\imem~30_combout ),
	.datac(!\imem~31_combout ),
	.datad(!\regs[15][17]~q ),
	.datae(!\regs[11][17]~q ),
	.dataf(!\regs[7][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~3 .extended_lut = "off";
defparam \Mux46~3 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N58
dffeas \regs[4][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~127_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][17] .is_wysiwyg = "true";
defparam \regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N42
cyclonev_lcell_comb \regs[8][17]~feeder (
// Equation(s):
// \regs[8][17]~feeder_combout  = ( \mem_fwd[17]~127_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[17]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][17]~feeder .extended_lut = "off";
defparam \regs[8][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N43
dffeas \regs[8][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][17] .is_wysiwyg = "true";
defparam \regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N52
dffeas \regs[0][17]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~127_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][17]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N44
dffeas \regs[12][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~127_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][17] .is_wysiwyg = "true";
defparam \regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = ( \regs[12][17]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & (\regs[8][17]~q )) # (\imem~30_combout  & ((\regs[0][17]~DUPLICATE_q ))) ) ) ) # ( !\regs[12][17]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & (\regs[8][17]~q )) 
// # (\imem~30_combout  & ((\regs[0][17]~DUPLICATE_q ))) ) ) ) # ( \regs[12][17]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout ) # (\regs[4][17]~q ) ) ) ) # ( !\regs[12][17]~q  & ( !\imem~31_combout  & ( (\regs[4][17]~q  & \imem~30_combout ) ) ) )

	.dataa(!\regs[4][17]~q ),
	.datab(!\regs[8][17]~q ),
	.datac(!\regs[0][17]~DUPLICATE_q ),
	.datad(!\imem~30_combout ),
	.datae(!\regs[12][17]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~0 .extended_lut = "off";
defparam \Mux46~0 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N6
cyclonev_lcell_comb \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = ( \Mux46~0_combout  & ( \imem~32_combout  & ( (!\imem~33_combout  & ((\Mux46~3_combout ))) # (\imem~33_combout  & (\Mux46~2_combout )) ) ) ) # ( !\Mux46~0_combout  & ( \imem~32_combout  & ( (!\imem~33_combout  & ((\Mux46~3_combout ))) 
// # (\imem~33_combout  & (\Mux46~2_combout )) ) ) ) # ( \Mux46~0_combout  & ( !\imem~32_combout  & ( (\imem~33_combout ) # (\Mux46~1_combout ) ) ) ) # ( !\Mux46~0_combout  & ( !\imem~32_combout  & ( (\Mux46~1_combout  & !\imem~33_combout ) ) ) )

	.dataa(!\Mux46~2_combout ),
	.datab(!\Mux46~1_combout ),
	.datac(!\imem~33_combout ),
	.datad(!\Mux46~3_combout ),
	.datae(!\Mux46~0_combout ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~4 .extended_lut = "off";
defparam \Mux46~4 .lut_mask = 64'h30303F3F05F505F5;
defparam \Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \RTval_D[17]~31 (
// Equation(s):
// \RTval_D[17]~31_combout  = ( \mem_fwd[17]~127_combout  & ( alufunc_A[0] & ( (!\rt_match_A~combout  & ((\rt_match_M~combout ) # (\Mux46~4_combout ))) ) ) ) # ( !\mem_fwd[17]~127_combout  & ( alufunc_A[0] & ( (!\rt_match_A~combout  & (\Mux46~4_combout  & 
// !\rt_match_M~combout )) ) ) ) # ( \mem_fwd[17]~127_combout  & ( !alufunc_A[0] & ( (!\rt_match_A~combout  & (((\rt_match_M~combout )) # (\Mux46~4_combout ))) # (\rt_match_A~combout  & (((\Selector39~2_combout )))) ) ) ) # ( !\mem_fwd[17]~127_combout  & ( 
// !alufunc_A[0] & ( (!\rt_match_A~combout  & (\Mux46~4_combout  & (!\rt_match_M~combout ))) # (\rt_match_A~combout  & (((\Selector39~2_combout )))) ) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\Mux46~4_combout ),
	.datac(!\rt_match_M~combout ),
	.datad(!\Selector39~2_combout ),
	.datae(!\mem_fwd[17]~127_combout ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[17]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[17]~31 .extended_lut = "off";
defparam \RTval_D[17]~31 .lut_mask = 64'h20752A7F20202A2A;
defparam \RTval_D[17]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \aluin2_A~32 (
// Equation(s):
// \aluin2_A~32_combout  = ( \RTval_D[17]~31_combout  & ( ((!\WideOr2~0_combout ) # (!\comb~5_combout )) # (\aluin2_A~0_combout ) ) ) # ( !\RTval_D[17]~31_combout  & ( \aluin2_A~0_combout  ) )

	.dataa(!\aluin2_A~0_combout ),
	.datab(!\WideOr2~0_combout ),
	.datac(!\comb~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RTval_D[17]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~32 .extended_lut = "off";
defparam \aluin2_A~32 .lut_mask = 64'h55555555FDFDFDFD;
defparam \aluin2_A~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N31
dffeas \aluin2_A[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[17] .is_wysiwyg = "true";
defparam \aluin2_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N54
cyclonev_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( !aluin1_A[18] $ (aluin2_A[18]) ) + ( \Add4~127  ) + ( \Add4~126  ))
// \Add4~86  = CARRY(( !aluin1_A[18] $ (aluin2_A[18]) ) + ( \Add4~127  ) + ( \Add4~126  ))
// \Add4~87  = SHARE((aluin1_A[18] & !aluin2_A[18]))

	.dataa(!aluin1_A[18]),
	.datab(gnd),
	.datac(!aluin2_A[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~126 ),
	.sharein(\Add4~127 ),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout(\Add4~87 ));
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h000050500000A5A5;
defparam \Add4~85 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N48
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( \Selector33~0_combout  & ( pcpred_A[18] ) ) # ( !\Selector33~0_combout  & ( pcpred_A[18] & ( (\Selector49~1_combout  & (!alufunc_A[3] $ (((!aluin1_A[18]) # (!aluin2_A[18]))))) ) ) ) # ( \Selector33~0_combout  & ( !pcpred_A[18] & 
// ( (\Selector49~1_combout  & (!alufunc_A[3] $ (((!aluin1_A[18]) # (!aluin2_A[18]))))) ) ) ) # ( !\Selector33~0_combout  & ( !pcpred_A[18] & ( (\Selector49~1_combout  & (!alufunc_A[3] $ (((!aluin1_A[18]) # (!aluin2_A[18]))))) ) ) )

	.dataa(!aluin1_A[18]),
	.datab(!\Selector49~1_combout ),
	.datac(!alufunc_A[3]),
	.datad(!aluin2_A[18]),
	.datae(!\Selector33~0_combout ),
	.dataf(!pcpred_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h031203120312FFFF;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N11
dffeas \dmem_rtl_0_bypass[72] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N30
cyclonev_lcell_comb \mem_fwd[21]~94 (
// Equation(s):
// \mem_fwd[21]~94_combout  = ( \dmem~2_combout  & ( dmem_rtl_0_bypass[72] & ( (!\dmem~4_combout ) # ((!\dmem~1_combout ) # ((!\dmem~3_combout ) # (\dmem~0_combout ))) ) ) ) # ( !\dmem~2_combout  & ( dmem_rtl_0_bypass[72] ) )

	.dataa(!\dmem~4_combout ),
	.datab(!\dmem~1_combout ),
	.datac(!\dmem~0_combout ),
	.datad(!\dmem~3_combout ),
	.datae(!\dmem~2_combout ),
	.dataf(!dmem_rtl_0_bypass[72]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[21]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[21]~94 .extended_lut = "off";
defparam \mem_fwd[21]~94 .lut_mask = 64'h00000000FFFFFFEF;
defparam \mem_fwd[21]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N57
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( aluin2_A[19] ) + ( aluin1_A[19] ) + ( \Add3~86  ))
// \Add3~82  = CARRY(( aluin2_A[19] ) + ( aluin1_A[19] ) + ( \Add3~86  ))

	.dataa(gnd),
	.datab(!aluin2_A[19]),
	.datac(!aluin1_A[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N0
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( aluin2_A[20] ) + ( aluin1_A[20] ) + ( \Add3~82  ))
// \Add3~78  = CARRY(( aluin2_A[20] ) + ( aluin1_A[20] ) + ( \Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[20]),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N3
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( aluin2_A[21] ) + ( aluin1_A[21] ) + ( \Add3~78  ))
// \Add3~94  = CARRY(( aluin2_A[21] ) + ( aluin1_A[21] ) + ( \Add3~78  ))

	.dataa(!aluin2_A[21]),
	.datab(gnd),
	.datac(!aluin1_A[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y14_N57
cyclonev_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( !aluin2_A[19] $ (aluin1_A[19]) ) + ( \Add4~87  ) + ( \Add4~86  ))
// \Add4~82  = CARRY(( !aluin2_A[19] $ (aluin1_A[19]) ) + ( \Add4~87  ) + ( \Add4~86  ))
// \Add4~83  = SHARE((!aluin2_A[19] & aluin1_A[19]))

	.dataa(gnd),
	.datab(!aluin2_A[19]),
	.datac(!aluin1_A[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(\Add4~87 ),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout(\Add4~83 ));
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add4~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N0
cyclonev_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( !aluin2_A[20] $ (aluin1_A[20]) ) + ( \Add4~83  ) + ( \Add4~82  ))
// \Add4~78  = CARRY(( !aluin2_A[20] $ (aluin1_A[20]) ) + ( \Add4~83  ) + ( \Add4~82  ))
// \Add4~79  = SHARE((!aluin2_A[20] & aluin1_A[20]))

	.dataa(!aluin2_A[20]),
	.datab(gnd),
	.datac(!aluin1_A[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(\Add4~83 ),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout(\Add4~79 ));
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add4~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N3
cyclonev_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( !aluin2_A[21] $ (aluin1_A[21]) ) + ( \Add4~79  ) + ( \Add4~78  ))
// \Add4~94  = CARRY(( !aluin2_A[21] $ (aluin1_A[21]) ) + ( \Add4~79  ) + ( \Add4~78  ))
// \Add4~95  = SHARE((!aluin2_A[21] & aluin1_A[21]))

	.dataa(gnd),
	.datab(!aluin2_A[21]),
	.datac(!aluin1_A[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(\Add4~79 ),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout(\Add4~95 ));
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add4~93 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X20_Y10_N43
dffeas \pcpred_A[21]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcpred_A[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[21]~DUPLICATE .is_wysiwyg = "true";
defparam \pcpred_A[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N0
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( alufunc_A[3] & ( aluin1_A[21] & ( (!\Selector49~1_combout  & (((\pcpred_A[21]~DUPLICATE_q  & \Selector33~0_combout )))) # (\Selector49~1_combout  & ((!aluin2_A[21]) # ((\pcpred_A[21]~DUPLICATE_q  & \Selector33~0_combout )))) ) ) 
// ) # ( !alufunc_A[3] & ( aluin1_A[21] & ( (!\Selector49~1_combout  & (((\pcpred_A[21]~DUPLICATE_q  & \Selector33~0_combout )))) # (\Selector49~1_combout  & (((\pcpred_A[21]~DUPLICATE_q  & \Selector33~0_combout )) # (aluin2_A[21]))) ) ) ) # ( alufunc_A[3] & 
// ( !aluin1_A[21] & ( ((\pcpred_A[21]~DUPLICATE_q  & \Selector33~0_combout )) # (\Selector49~1_combout ) ) ) ) # ( !alufunc_A[3] & ( !aluin1_A[21] & ( (\pcpred_A[21]~DUPLICATE_q  & \Selector33~0_combout ) ) ) )

	.dataa(!\Selector49~1_combout ),
	.datab(!aluin2_A[21]),
	.datac(!\pcpred_A[21]~DUPLICATE_q ),
	.datad(!\Selector33~0_combout ),
	.datae(!alufunc_A[3]),
	.dataf(!aluin1_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h000F555F111F444F;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N24
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( aluin1_A[24] & ( aluin2_A[1] & ( (aluin1_A[23]) # (aluin2_A[0]) ) ) ) # ( !aluin1_A[24] & ( aluin2_A[1] & ( (!aluin2_A[0] & aluin1_A[23]) ) ) ) # ( aluin1_A[24] & ( !aluin2_A[1] & ( (!aluin2_A[0] & ((aluin1_A[21]))) # 
// (aluin2_A[0] & (aluin1_A[22])) ) ) ) # ( !aluin1_A[24] & ( !aluin2_A[1] & ( (!aluin2_A[0] & ((aluin1_A[21]))) # (aluin2_A[0] & (aluin1_A[22])) ) ) )

	.dataa(!aluin1_A[22]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[23]),
	.datad(!aluin1_A[21]),
	.datae(!aluin1_A[24]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N42
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( aluin1_A[30] & ( aluin1_A[31] & ( ((aluin1_A[29]) # (aluin2_A[1])) # (aluin2_A[0]) ) ) ) # ( !aluin1_A[30] & ( aluin1_A[31] & ( ((!aluin2_A[0] & aluin1_A[29])) # (aluin2_A[1]) ) ) ) # ( aluin1_A[30] & ( !aluin1_A[31] & ( 
// (!aluin2_A[1] & ((aluin1_A[29]) # (aluin2_A[0]))) ) ) ) # ( !aluin1_A[30] & ( !aluin1_A[31] & ( (!aluin2_A[0] & (!aluin2_A[1] & aluin1_A[29])) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[29]),
	.datad(gnd),
	.datae(!aluin1_A[30]),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h08084C4C3B3B7F7F;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N24
cyclonev_lcell_comb \ShiftRight0~54 (
// Equation(s):
// \ShiftRight0~54_combout  = ( \ShiftRight0~17_combout  & ( \ShiftRight0~19_combout  & ( (!aluin2_A[2]) # ((!aluin2_A[3] & (\ShiftRight0~18_combout )) # (aluin2_A[3] & ((aluin1_A[31])))) ) ) ) # ( !\ShiftRight0~17_combout  & ( \ShiftRight0~19_combout  & ( 
// (!aluin2_A[2] & (((aluin2_A[3])))) # (aluin2_A[2] & ((!aluin2_A[3] & (\ShiftRight0~18_combout )) # (aluin2_A[3] & ((aluin1_A[31]))))) ) ) ) # ( \ShiftRight0~17_combout  & ( !\ShiftRight0~19_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3])))) # (aluin2_A[2] & 
// ((!aluin2_A[3] & (\ShiftRight0~18_combout )) # (aluin2_A[3] & ((aluin1_A[31]))))) ) ) ) # ( !\ShiftRight0~17_combout  & ( !\ShiftRight0~19_combout  & ( (aluin2_A[2] & ((!aluin2_A[3] & (\ShiftRight0~18_combout )) # (aluin2_A[3] & ((aluin1_A[31]))))) ) ) )

	.dataa(!\ShiftRight0~18_combout ),
	.datab(!aluin2_A[2]),
	.datac(!aluin2_A[3]),
	.datad(!aluin1_A[31]),
	.datae(!\ShiftRight0~17_combout ),
	.dataf(!\ShiftRight0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~54 .extended_lut = "off";
defparam \ShiftRight0~54 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \ShiftRight0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N54
cyclonev_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = ( \ShiftRight0~54_combout  & ( (!\Selector35~0_combout  & ((!\Selector56~11_combout ) # ((!\Selector54~6_combout  & !aluin1_A[31])))) ) ) # ( !\ShiftRight0~54_combout  & ( (!\Selector35~0_combout  & ((!\Selector56~11_combout ) # 
// ((!aluin1_A[31]) # (\Selector54~6_combout )))) ) )

	.dataa(!\Selector56~11_combout ),
	.datab(!\Selector54~6_combout ),
	.datac(!\Selector35~0_combout ),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~1 .extended_lut = "off";
defparam \Selector35~1 .lut_mask = 64'hF0B0F0B0E0A0E0A0;
defparam \Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N33
cyclonev_lcell_comb \Selector35~2 (
// Equation(s):
// \Selector35~2_combout  = ( \Selector35~1_combout  & ( (!\Selector48~0_combout  & (\Selector49~0_combout  & (\Add3~93_sumout ))) # (\Selector48~0_combout  & (((\Selector49~0_combout  & \Add3~93_sumout )) # (\Add4~93_sumout ))) ) ) # ( 
// !\Selector35~1_combout  )

	.dataa(!\Selector48~0_combout ),
	.datab(!\Selector49~0_combout ),
	.datac(!\Add3~93_sumout ),
	.datad(!\Add4~93_sumout ),
	.datae(gnd),
	.dataf(!\Selector35~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~2 .extended_lut = "off";
defparam \Selector35~2 .lut_mask = 64'hFFFFFFFF03570357;
defparam \Selector35~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N35
dffeas \memaddr_M[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector35~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[21] .is_wysiwyg = "true";
defparam \memaddr_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N51
cyclonev_lcell_comb \mem_fwd[21]~92 (
// Equation(s):
// \mem_fwd[21]~92_combout  = ( !\ldmem_M~DUPLICATE_q  & ( !memaddr_M[21] ) )

	.dataa(!memaddr_M[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ldmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[21]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[21]~92 .extended_lut = "off";
defparam \mem_fwd[21]~92 .lut_mask = 64'hAAAAAAAA00000000;
defparam \mem_fwd[21]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N55
dffeas \dmem_rtl_0_bypass[71] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N27
cyclonev_lcell_comb \mem_fwd[21]~95 (
// Equation(s):
// \mem_fwd[21]~95_combout  = ( \mem_fwd[21]~94_combout  & ( \mem_fwd[21]~93_combout  & ( (!\mem_fwd[21]~92_combout  & ((!\mem_fwd[31]~61_combout ) # (!\WideNor0~combout ))) ) ) ) # ( !\mem_fwd[21]~94_combout  & ( \mem_fwd[21]~93_combout  & ( 
// (!\mem_fwd[21]~92_combout  & ((!\mem_fwd[31]~61_combout ) # ((dmem_rtl_0_bypass[71] & !\WideNor0~combout )))) ) ) ) # ( \mem_fwd[21]~94_combout  & ( !\mem_fwd[21]~93_combout  & ( (!\mem_fwd[21]~92_combout  & !\mem_fwd[31]~61_combout ) ) ) ) # ( 
// !\mem_fwd[21]~94_combout  & ( !\mem_fwd[21]~93_combout  & ( (!\mem_fwd[21]~92_combout  & ((!\mem_fwd[31]~61_combout ) # ((dmem_rtl_0_bypass[71] & !\WideNor0~combout )))) ) ) )

	.dataa(!\mem_fwd[21]~92_combout ),
	.datab(!\mem_fwd[31]~61_combout ),
	.datac(!dmem_rtl_0_bypass[71]),
	.datad(!\WideNor0~combout ),
	.datae(!\mem_fwd[21]~94_combout ),
	.dataf(!\mem_fwd[21]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[21]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[21]~95 .extended_lut = "off";
defparam \mem_fwd[21]~95 .lut_mask = 64'h8A8888888A88AA88;
defparam \mem_fwd[21]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N24
cyclonev_lcell_comb \regs[7][21]~feeder (
// Equation(s):
// \regs[7][21]~feeder_combout  = ( \mem_fwd[21]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[21]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][21]~feeder .extended_lut = "off";
defparam \regs[7][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N25
dffeas \regs[7][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[7][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][21] .is_wysiwyg = "true";
defparam \regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \regs[3][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][21] .is_wysiwyg = "true";
defparam \regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N56
dffeas \regs[11][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][21] .is_wysiwyg = "true";
defparam \regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \regs[15][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][21] .is_wysiwyg = "true";
defparam \regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N54
cyclonev_lcell_comb \Mux42~3 (
// Equation(s):
// \Mux42~3_combout  = ( \regs[11][21]~q  & ( \regs[15][21]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & (\regs[7][21]~q )) # (\imem~31_combout  & ((\regs[3][21]~q )))) ) ) ) # ( !\regs[11][21]~q  & ( \regs[15][21]~q  & ( (!\imem~30_combout  & 
// (((!\imem~31_combout )))) # (\imem~30_combout  & ((!\imem~31_combout  & (\regs[7][21]~q )) # (\imem~31_combout  & ((\regs[3][21]~q ))))) ) ) ) # ( \regs[11][21]~q  & ( !\regs[15][21]~q  & ( (!\imem~30_combout  & (((\imem~31_combout )))) # 
// (\imem~30_combout  & ((!\imem~31_combout  & (\regs[7][21]~q )) # (\imem~31_combout  & ((\regs[3][21]~q ))))) ) ) ) # ( !\regs[11][21]~q  & ( !\regs[15][21]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & (\regs[7][21]~q )) # (\imem~31_combout  & 
// ((\regs[3][21]~q ))))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs[7][21]~q ),
	.datac(!\imem~31_combout ),
	.datad(!\regs[3][21]~q ),
	.datae(!\regs[11][21]~q ),
	.dataf(!\regs[15][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~3 .extended_lut = "off";
defparam \Mux42~3 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N21
cyclonev_lcell_comb \regs[2][21]~feeder (
// Equation(s):
// \regs[2][21]~feeder_combout  = ( \mem_fwd[21]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[21]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][21]~feeder .extended_lut = "off";
defparam \regs[2][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N23
dffeas \regs[2][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][21] .is_wysiwyg = "true";
defparam \regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N17
dffeas \regs[6][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][21] .is_wysiwyg = "true";
defparam \regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N25
dffeas \regs[10][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][21] .is_wysiwyg = "true";
defparam \regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N44
dffeas \regs[14][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][21] .is_wysiwyg = "true";
defparam \regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N42
cyclonev_lcell_comb \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = ( \regs[14][21]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & ((\regs[10][21]~q ))) # (\imem~30_combout  & (\regs[2][21]~q )) ) ) ) # ( !\regs[14][21]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & ((\regs[10][21]~q ))) # 
// (\imem~30_combout  & (\regs[2][21]~q )) ) ) ) # ( \regs[14][21]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout ) # (\regs[6][21]~q ) ) ) ) # ( !\regs[14][21]~q  & ( !\imem~31_combout  & ( (\regs[6][21]~q  & \imem~30_combout ) ) ) )

	.dataa(!\regs[2][21]~q ),
	.datab(!\regs[6][21]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[10][21]~q ),
	.datae(!\regs[14][21]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~2 .extended_lut = "off";
defparam \Mux42~2 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N38
dffeas \regs[9][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][21] .is_wysiwyg = "true";
defparam \regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N41
dffeas \regs[1][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][21] .is_wysiwyg = "true";
defparam \regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \regs[5][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][21] .is_wysiwyg = "true";
defparam \regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N14
dffeas \regs[13][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][21] .is_wysiwyg = "true";
defparam \regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N12
cyclonev_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = ( \regs[13][21]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & (\regs[9][21]~q )) # (\imem~30_combout  & ((\regs[1][21]~q ))) ) ) ) # ( !\regs[13][21]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & (\regs[9][21]~q )) # 
// (\imem~30_combout  & ((\regs[1][21]~q ))) ) ) ) # ( \regs[13][21]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout ) # (\regs[5][21]~q ) ) ) ) # ( !\regs[13][21]~q  & ( !\imem~31_combout  & ( (\imem~30_combout  & \regs[5][21]~q ) ) ) )

	.dataa(!\regs[9][21]~q ),
	.datab(!\regs[1][21]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[5][21]~q ),
	.datae(!\regs[13][21]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~1 .extended_lut = "off";
defparam \Mux42~1 .lut_mask = 64'h000FF0FF53535353;
defparam \Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N24
cyclonev_lcell_comb \regs[8][21]~feeder (
// Equation(s):
// \regs[8][21]~feeder_combout  = ( \mem_fwd[21]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[21]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][21]~feeder .extended_lut = "off";
defparam \regs[8][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N26
dffeas \regs[8][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][21] .is_wysiwyg = "true";
defparam \regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N19
dffeas \regs[4][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][21] .is_wysiwyg = "true";
defparam \regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N2
dffeas \regs[12][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[21]~95_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][21] .is_wysiwyg = "true";
defparam \regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N18
cyclonev_lcell_comb \regs[0][21]~feeder (
// Equation(s):
// \regs[0][21]~feeder_combout  = ( \mem_fwd[21]~95_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[21]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][21]~feeder .extended_lut = "off";
defparam \regs[0][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N19
dffeas \regs[0][21]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][21]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N0
cyclonev_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = ( \regs[12][21]~q  & ( \regs[0][21]~DUPLICATE_q  & ( (!\imem~31_combout  & (((!\imem~30_combout ) # (\regs[4][21]~q )))) # (\imem~31_combout  & (((\imem~30_combout )) # (\regs[8][21]~q ))) ) ) ) # ( !\regs[12][21]~q  & ( 
// \regs[0][21]~DUPLICATE_q  & ( (!\imem~31_combout  & (((\regs[4][21]~q  & \imem~30_combout )))) # (\imem~31_combout  & (((\imem~30_combout )) # (\regs[8][21]~q ))) ) ) ) # ( \regs[12][21]~q  & ( !\regs[0][21]~DUPLICATE_q  & ( (!\imem~31_combout  & 
// (((!\imem~30_combout ) # (\regs[4][21]~q )))) # (\imem~31_combout  & (\regs[8][21]~q  & ((!\imem~30_combout )))) ) ) ) # ( !\regs[12][21]~q  & ( !\regs[0][21]~DUPLICATE_q  & ( (!\imem~31_combout  & (((\regs[4][21]~q  & \imem~30_combout )))) # 
// (\imem~31_combout  & (\regs[8][21]~q  & ((!\imem~30_combout )))) ) ) )

	.dataa(!\regs[8][21]~q ),
	.datab(!\imem~31_combout ),
	.datac(!\regs[4][21]~q ),
	.datad(!\imem~30_combout ),
	.datae(!\regs[12][21]~q ),
	.dataf(!\regs[0][21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~0 .extended_lut = "off";
defparam \Mux42~0 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N36
cyclonev_lcell_comb \Mux42~4 (
// Equation(s):
// \Mux42~4_combout  = ( \Mux42~0_combout  & ( \imem~33_combout  & ( (!\imem~32_combout ) # (\Mux42~2_combout ) ) ) ) # ( !\Mux42~0_combout  & ( \imem~33_combout  & ( (\imem~32_combout  & \Mux42~2_combout ) ) ) ) # ( \Mux42~0_combout  & ( !\imem~33_combout  
// & ( (!\imem~32_combout  & ((\Mux42~1_combout ))) # (\imem~32_combout  & (\Mux42~3_combout )) ) ) ) # ( !\Mux42~0_combout  & ( !\imem~33_combout  & ( (!\imem~32_combout  & ((\Mux42~1_combout ))) # (\imem~32_combout  & (\Mux42~3_combout )) ) ) )

	.dataa(!\Mux42~3_combout ),
	.datab(!\imem~32_combout ),
	.datac(!\Mux42~2_combout ),
	.datad(!\Mux42~1_combout ),
	.datae(!\Mux42~0_combout ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~4 .extended_lut = "off";
defparam \Mux42~4 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N18
cyclonev_lcell_comb \RTval_D[21]~23 (
// Equation(s):
// \RTval_D[21]~23_combout  = ( \Selector35~2_combout  & ( \rt_match_M~combout  & ( (!\rt_match_A~combout  & (\mem_fwd[21]~95_combout )) # (\rt_match_A~combout  & ((!alufunc_A[0]))) ) ) ) # ( !\Selector35~2_combout  & ( \rt_match_M~combout  & ( 
// (!\rt_match_A~combout  & \mem_fwd[21]~95_combout ) ) ) ) # ( \Selector35~2_combout  & ( !\rt_match_M~combout  & ( (!\rt_match_A~combout  & (\Mux42~4_combout )) # (\rt_match_A~combout  & ((!alufunc_A[0]))) ) ) ) # ( !\Selector35~2_combout  & ( 
// !\rt_match_M~combout  & ( (!\rt_match_A~combout  & \Mux42~4_combout ) ) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\Mux42~4_combout ),
	.datac(!\mem_fwd[21]~95_combout ),
	.datad(!alufunc_A[0]),
	.datae(!\Selector35~2_combout ),
	.dataf(!\rt_match_M~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[21]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[21]~23 .extended_lut = "off";
defparam \RTval_D[21]~23 .lut_mask = 64'h222277220A0A5F0A;
defparam \RTval_D[21]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \RTreg_A[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[21]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[21] .is_wysiwyg = "true";
defparam \RTreg_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \wmemval_M[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[21] .is_wysiwyg = "true";
defparam \wmemval_M[21] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[21]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[21]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003600000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N48
cyclonev_lcell_comb \mem_fwd[21]~93 (
// Equation(s):
// \mem_fwd[21]~93_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[21]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[21]~93 .extended_lut = "off";
defparam \mem_fwd[21]~93 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \mem_fwd[21]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N54
cyclonev_lcell_comb \mem_fwd[21]~96 (
// Equation(s):
// \mem_fwd[21]~96_combout  = ( dmem_rtl_0_bypass[71] & ( \ldmem_M~DUPLICATE_q  & ( (!\WideNor0~combout  & (((\mem_fwd[21]~94_combout  & !\mem_fwd[21]~93_combout )))) # (\WideNor0~combout  & (\Equal5~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( 
// \ldmem_M~DUPLICATE_q  & ( (!\WideNor0~combout  & (((!\mem_fwd[21]~94_combout ) # (!\mem_fwd[21]~93_combout )))) # (\WideNor0~combout  & (\Equal5~6_combout )) ) ) )

	.dataa(!\Equal5~6_combout ),
	.datab(!\mem_fwd[21]~94_combout ),
	.datac(!\mem_fwd[21]~93_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!dmem_rtl_0_bypass[71]),
	.dataf(!\ldmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[21]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[21]~96 .extended_lut = "off";
defparam \mem_fwd[21]~96 .lut_mask = 64'h00000000FC553055;
defparam \mem_fwd[21]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N6
cyclonev_lcell_comb \RSreg_D[21]~30 (
// Equation(s):
// \RSreg_D[21]~30_combout  = ( \Selector48~0_combout  & ( \Add3~93_sumout  & ( (\RSreg_D[1]~15_combout  & ((!\Selector35~1_combout ) # ((\Add4~93_sumout ) # (\Selector49~0_combout )))) ) ) ) # ( !\Selector48~0_combout  & ( \Add3~93_sumout  & ( 
// (\RSreg_D[1]~15_combout  & ((!\Selector35~1_combout ) # (\Selector49~0_combout ))) ) ) ) # ( \Selector48~0_combout  & ( !\Add3~93_sumout  & ( (\RSreg_D[1]~15_combout  & ((!\Selector35~1_combout ) # (\Add4~93_sumout ))) ) ) ) # ( !\Selector48~0_combout  & 
// ( !\Add3~93_sumout  & ( (!\Selector35~1_combout  & \RSreg_D[1]~15_combout ) ) ) )

	.dataa(!\Selector35~1_combout ),
	.datab(!\Selector49~0_combout ),
	.datac(!\RSreg_D[1]~15_combout ),
	.datad(!\Add4~93_sumout ),
	.datae(!\Selector48~0_combout ),
	.dataf(!\Add3~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[21]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[21]~30 .extended_lut = "off";
defparam \RSreg_D[21]~30 .lut_mask = 64'h0A0A0A0F0B0B0B0F;
defparam \RSreg_D[21]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N20
dffeas \regs[0][21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][21] .is_wysiwyg = "true";
defparam \regs[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N24
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \regs[10][21]~q  & ( \imem~11_combout  & ( (!\imem~10_combout  & (\regs[0][21]~q )) # (\imem~10_combout  & ((\regs[5][21]~q ))) ) ) ) # ( !\regs[10][21]~q  & ( \imem~11_combout  & ( (!\imem~10_combout  & (\regs[0][21]~q )) # 
// (\imem~10_combout  & ((\regs[5][21]~q ))) ) ) ) # ( \regs[10][21]~q  & ( !\imem~11_combout  & ( (!\imem~10_combout ) # (\regs[15][21]~q ) ) ) ) # ( !\regs[10][21]~q  & ( !\imem~11_combout  & ( (\regs[15][21]~q  & \imem~10_combout ) ) ) )

	.dataa(!\regs[15][21]~q ),
	.datab(!\imem~10_combout ),
	.datac(!\regs[0][21]~q ),
	.datad(!\regs[5][21]~q ),
	.datae(!\regs[10][21]~q ),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N6
cyclonev_lcell_comb \RSreg_D[21]~31 (
// Equation(s):
// \RSreg_D[21]~31_combout  = ( \rs_match_M~combout  & ( \Mux10~0_combout  & ( ((!\mem_fwd[21]~96_combout  & (!\comb~3_combout  & !\mem_fwd[21]~92_combout ))) # (\RSreg_D[21]~30_combout ) ) ) ) # ( !\rs_match_M~combout  & ( \Mux10~0_combout  & ( 
// (!\comb~3_combout ) # (\RSreg_D[21]~30_combout ) ) ) ) # ( \rs_match_M~combout  & ( !\Mux10~0_combout  & ( ((!\mem_fwd[21]~96_combout  & (!\comb~3_combout  & !\mem_fwd[21]~92_combout ))) # (\RSreg_D[21]~30_combout ) ) ) ) # ( !\rs_match_M~combout  & ( 
// !\Mux10~0_combout  & ( \RSreg_D[21]~30_combout  ) ) )

	.dataa(!\mem_fwd[21]~96_combout ),
	.datab(!\comb~3_combout ),
	.datac(!\mem_fwd[21]~92_combout ),
	.datad(!\RSreg_D[21]~30_combout ),
	.datae(!\rs_match_M~combout ),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[21]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[21]~31 .extended_lut = "off";
defparam \RSreg_D[21]~31 .lut_mask = 64'h00FF80FFCCFF80FF;
defparam \RSreg_D[21]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N8
dffeas \aluin1_A[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[21]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[21] .is_wysiwyg = "true";
defparam \aluin1_A[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N42
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( aluin1_A[21] & ( aluin1_A[20] & ( ((!aluin2_A[0] & (aluin1_A[18])) # (aluin2_A[0] & ((aluin1_A[19])))) # (aluin2_A[1]) ) ) ) # ( !aluin1_A[21] & ( aluin1_A[20] & ( (!aluin2_A[0] & (((aluin2_A[1])) # (aluin1_A[18]))) # 
// (aluin2_A[0] & (((!aluin2_A[1] & aluin1_A[19])))) ) ) ) # ( aluin1_A[21] & ( !aluin1_A[20] & ( (!aluin2_A[0] & (aluin1_A[18] & (!aluin2_A[1]))) # (aluin2_A[0] & (((aluin1_A[19]) # (aluin2_A[1])))) ) ) ) # ( !aluin1_A[21] & ( !aluin1_A[20] & ( 
// (!aluin2_A[1] & ((!aluin2_A[0] & (aluin1_A[18])) # (aluin2_A[0] & ((aluin1_A[19]))))) ) ) )

	.dataa(!aluin1_A[18]),
	.datab(!aluin2_A[0]),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[19]),
	.datae(!aluin1_A[21]),
	.dataf(!aluin1_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h407043734C7C4F7F;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N24
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( \ShiftRight0~39_combout  & ( aluin2_A[3] & ( (\ShiftRight0~29_combout ) # (aluin2_A[2]) ) ) ) # ( !\ShiftRight0~39_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & \ShiftRight0~29_combout ) ) ) ) # ( \ShiftRight0~39_combout  & ( 
// !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftRight0~27_combout ))) # (aluin2_A[2] & (\ShiftRight0~28_combout )) ) ) ) # ( !\ShiftRight0~39_combout  & ( !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftRight0~27_combout ))) # (aluin2_A[2] & (\ShiftRight0~28_combout )) 
// ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~29_combout ),
	.datac(!\ShiftRight0~28_combout ),
	.datad(!\ShiftRight0~27_combout ),
	.datae(!\ShiftRight0~39_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h05AF05AF22227777;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N54
cyclonev_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ( \Selector56~11_combout  & ( (!\Selector38~0_combout  & ((!\Selector54~6_combout  & (!aluin1_A[31])) # (\Selector54~6_combout  & ((!\ShiftRight0~40_combout ))))) ) ) # ( !\Selector56~11_combout  & ( !\Selector38~0_combout  ) )

	.dataa(!\Selector38~0_combout ),
	.datab(!aluin1_A[31]),
	.datac(!\Selector54~6_combout ),
	.datad(!\ShiftRight0~40_combout ),
	.datae(!\Selector56~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~1 .extended_lut = "off";
defparam \Selector38~1 .lut_mask = 64'hAAAA8A80AAAA8A80;
defparam \Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N54
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( aluin2_A[18] ) + ( aluin1_A[18] ) + ( \Add3~126  ))
// \Add3~86  = CARRY(( aluin2_A[18] ) + ( aluin1_A[18] ) + ( \Add3~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[18]),
	.datag(gnd),
	.cin(\Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N57
cyclonev_lcell_comb \Selector38~2 (
// Equation(s):
// \Selector38~2_combout  = ( \Add3~85_sumout  & ( \Selector49~0_combout  ) ) # ( !\Add3~85_sumout  & ( \Selector49~0_combout  & ( (!\Selector38~1_combout ) # ((\Add4~85_sumout  & \Selector48~0_combout )) ) ) ) # ( \Add3~85_sumout  & ( !\Selector49~0_combout 
//  & ( (!\Selector38~1_combout ) # ((\Add4~85_sumout  & \Selector48~0_combout )) ) ) ) # ( !\Add3~85_sumout  & ( !\Selector49~0_combout  & ( (!\Selector38~1_combout ) # ((\Add4~85_sumout  & \Selector48~0_combout )) ) ) )

	.dataa(!\Add4~85_sumout ),
	.datab(gnd),
	.datac(!\Selector38~1_combout ),
	.datad(!\Selector48~0_combout ),
	.datae(!\Add3~85_sumout ),
	.dataf(!\Selector49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~2 .extended_lut = "off";
defparam \Selector38~2 .lut_mask = 64'hF0F5F0F5F0F5FFFF;
defparam \Selector38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N54
cyclonev_lcell_comb \RTval_D[18]~21 (
// Equation(s):
// \RTval_D[18]~21_combout  = ( \mem_fwd[18]~139_combout  & ( alufunc_A[0] & ( (!\rt_match_A~combout  & ((\Mux45~4_combout ) # (\rt_match_M~combout ))) ) ) ) # ( !\mem_fwd[18]~139_combout  & ( alufunc_A[0] & ( (!\rt_match_A~combout  & (!\rt_match_M~combout  
// & \Mux45~4_combout )) ) ) ) # ( \mem_fwd[18]~139_combout  & ( !alufunc_A[0] & ( (!\rt_match_A~combout  & (((\Mux45~4_combout )) # (\rt_match_M~combout ))) # (\rt_match_A~combout  & (((\Selector38~2_combout )))) ) ) ) # ( !\mem_fwd[18]~139_combout  & ( 
// !alufunc_A[0] & ( (!\rt_match_A~combout  & (!\rt_match_M~combout  & (\Mux45~4_combout ))) # (\rt_match_A~combout  & (((\Selector38~2_combout )))) ) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\rt_match_M~combout ),
	.datac(!\Mux45~4_combout ),
	.datad(!\Selector38~2_combout ),
	.datae(!\mem_fwd[18]~139_combout ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[18]~21 .extended_lut = "off";
defparam \RTval_D[18]~21 .lut_mask = 64'h085D2A7F08082A2A;
defparam \RTval_D[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N33
cyclonev_lcell_comb \aluin2_A~22 (
// Equation(s):
// \aluin2_A~22_combout  = ((\RTval_D[18]~21_combout  & ((!\WideOr2~0_combout ) # (!\comb~5_combout )))) # (\aluin2_A~0_combout )

	.dataa(!\aluin2_A~0_combout ),
	.datab(!\WideOr2~0_combout ),
	.datac(!\RTval_D[18]~21_combout ),
	.datad(!\comb~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~22 .extended_lut = "off";
defparam \aluin2_A~22 .lut_mask = 64'h5F5D5F5D5F5D5F5D;
defparam \aluin2_A~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N34
dffeas \aluin2_A[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluin2_A~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[18] .is_wysiwyg = "true";
defparam \aluin2_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N18
cyclonev_lcell_comb \RSreg_D[19]~26 (
// Equation(s):
// \RSreg_D[19]~26_combout  = ( \Add4~81_sumout  & ( \Add3~81_sumout  & ( (\RSreg_D[1]~15_combout  & ((!\Selector37~1_combout ) # ((\Selector48~0_combout ) # (\Selector49~0_combout )))) ) ) ) # ( !\Add4~81_sumout  & ( \Add3~81_sumout  & ( 
// (\RSreg_D[1]~15_combout  & ((!\Selector37~1_combout ) # (\Selector49~0_combout ))) ) ) ) # ( \Add4~81_sumout  & ( !\Add3~81_sumout  & ( (\RSreg_D[1]~15_combout  & ((!\Selector37~1_combout ) # (\Selector48~0_combout ))) ) ) ) # ( !\Add4~81_sumout  & ( 
// !\Add3~81_sumout  & ( (\RSreg_D[1]~15_combout  & !\Selector37~1_combout ) ) ) )

	.dataa(!\RSreg_D[1]~15_combout ),
	.datab(!\Selector37~1_combout ),
	.datac(!\Selector49~0_combout ),
	.datad(!\Selector48~0_combout ),
	.datae(!\Add4~81_sumout ),
	.dataf(!\Add3~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[19]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[19]~26 .extended_lut = "off";
defparam \RSreg_D[19]~26 .lut_mask = 64'h4444445545454555;
defparam \RSreg_D[19]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N8
dffeas \dmem_rtl_0_bypass[68] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N0
cyclonev_lcell_comb \mem_fwd[19]~83 (
// Equation(s):
// \mem_fwd[19]~83_combout  = ( \dmem~2_combout  & ( dmem_rtl_0_bypass[68] & ( (!\dmem~4_combout ) # ((!\dmem~1_combout ) # ((!\dmem~3_combout ) # (\dmem~0_combout ))) ) ) ) # ( !\dmem~2_combout  & ( dmem_rtl_0_bypass[68] ) )

	.dataa(!\dmem~4_combout ),
	.datab(!\dmem~1_combout ),
	.datac(!\dmem~0_combout ),
	.datad(!\dmem~3_combout ),
	.datae(!\dmem~2_combout ),
	.dataf(!dmem_rtl_0_bypass[68]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[19]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[19]~83 .extended_lut = "off";
defparam \mem_fwd[19]~83 .lut_mask = 64'h00000000FFFFFFEF;
defparam \mem_fwd[19]~83 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[19]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[19]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N30
cyclonev_lcell_comb \mem_fwd[19]~82 (
// Equation(s):
// \mem_fwd[19]~82_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[19]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[19]~82 .extended_lut = "off";
defparam \mem_fwd[19]~82 .lut_mask = 64'h333333330F0F0F0F;
defparam \mem_fwd[19]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N48
cyclonev_lcell_comb \mem_fwd[19]~87 (
// Equation(s):
// \mem_fwd[19]~87_combout  = ( dmem_rtl_0_bypass[67] & ( \ldmem_M~q  & ( (!\WideNor0~combout  & (((\mem_fwd[19]~83_combout  & !\mem_fwd[19]~82_combout )))) # (\WideNor0~combout  & (\Equal5~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[67] & ( \ldmem_M~q  & ( 
// (!\WideNor0~combout  & (((!\mem_fwd[19]~83_combout ) # (!\mem_fwd[19]~82_combout )))) # (\WideNor0~combout  & (\Equal5~6_combout )) ) ) )

	.dataa(!\Equal5~6_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!\mem_fwd[19]~83_combout ),
	.datad(!\mem_fwd[19]~82_combout ),
	.datae(!dmem_rtl_0_bypass[67]),
	.dataf(!\ldmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[19]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[19]~87 .extended_lut = "off";
defparam \mem_fwd[19]~87 .lut_mask = 64'h00000000DDD11D11;
defparam \mem_fwd[19]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N39
cyclonev_lcell_comb \mem_fwd[19]~81 (
// Equation(s):
// \mem_fwd[19]~81_combout  = ( !\ldmem_M~DUPLICATE_q  & ( !memaddr_M[19] ) )

	.dataa(!memaddr_M[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ldmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[19]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[19]~81 .extended_lut = "off";
defparam \mem_fwd[19]~81 .lut_mask = 64'hAAAAAAAA00000000;
defparam \mem_fwd[19]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N13
dffeas \regs[15][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][19] .is_wysiwyg = "true";
defparam \regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N3
cyclonev_lcell_comb \regs[5][19]~feeder (
// Equation(s):
// \regs[5][19]~feeder_combout  = ( \mem_fwd[19]~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[19]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][19]~feeder .extended_lut = "off";
defparam \regs[5][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N4
dffeas \regs[5][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][19] .is_wysiwyg = "true";
defparam \regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N13
dffeas \regs[10][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][19] .is_wysiwyg = "true";
defparam \regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N40
dffeas \regs[0][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][19] .is_wysiwyg = "true";
defparam \regs[0][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N12
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \regs[10][19]~q  & ( \regs[0][19]~q  & ( (!\imem~10_combout ) # ((!\imem~11_combout  & (\regs[15][19]~q )) # (\imem~11_combout  & ((\regs[5][19]~q )))) ) ) ) # ( !\regs[10][19]~q  & ( \regs[0][19]~q  & ( (!\imem~11_combout  & 
// (\regs[15][19]~q  & ((\imem~10_combout )))) # (\imem~11_combout  & (((!\imem~10_combout ) # (\regs[5][19]~q )))) ) ) ) # ( \regs[10][19]~q  & ( !\regs[0][19]~q  & ( (!\imem~11_combout  & (((!\imem~10_combout )) # (\regs[15][19]~q ))) # (\imem~11_combout  
// & (((\regs[5][19]~q  & \imem~10_combout )))) ) ) ) # ( !\regs[10][19]~q  & ( !\regs[0][19]~q  & ( (\imem~10_combout  & ((!\imem~11_combout  & (\regs[15][19]~q )) # (\imem~11_combout  & ((\regs[5][19]~q ))))) ) ) )

	.dataa(!\imem~11_combout ),
	.datab(!\regs[15][19]~q ),
	.datac(!\regs[5][19]~q ),
	.datad(!\imem~10_combout ),
	.datae(!\regs[10][19]~q ),
	.dataf(!\regs[0][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h0027AA275527FF27;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \RSreg_D[19]~27 (
// Equation(s):
// \RSreg_D[19]~27_combout  = ( \comb~3_combout  & ( \Mux12~0_combout  & ( \RSreg_D[19]~26_combout  ) ) ) # ( !\comb~3_combout  & ( \Mux12~0_combout  & ( ((!\rs_match_M~combout ) # ((!\mem_fwd[19]~87_combout  & !\mem_fwd[19]~81_combout ))) # 
// (\RSreg_D[19]~26_combout ) ) ) ) # ( \comb~3_combout  & ( !\Mux12~0_combout  & ( \RSreg_D[19]~26_combout  ) ) ) # ( !\comb~3_combout  & ( !\Mux12~0_combout  & ( ((\rs_match_M~combout  & (!\mem_fwd[19]~87_combout  & !\mem_fwd[19]~81_combout ))) # 
// (\RSreg_D[19]~26_combout ) ) ) )

	.dataa(!\RSreg_D[19]~26_combout ),
	.datab(!\rs_match_M~combout ),
	.datac(!\mem_fwd[19]~87_combout ),
	.datad(!\mem_fwd[19]~81_combout ),
	.datae(!\comb~3_combout ),
	.dataf(!\Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[19]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[19]~27 .extended_lut = "off";
defparam \RSreg_D[19]~27 .lut_mask = 64'h75555555FDDD5555;
defparam \RSreg_D[19]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N51
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( (!PC[15] & (!PC[14] & (!PC[13] & \imem~17_combout ))) ) + ( \RSreg_D[19]~27_combout  ) + ( \Add1~66  ))
// \Add1~70  = CARRY(( (!PC[15] & (!PC[14] & (!PC[13] & \imem~17_combout ))) ) + ( \RSreg_D[19]~27_combout  ) + ( \Add1~66  ))

	.dataa(!PC[15]),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\RSreg_D[19]~27_combout ),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FF0000000080;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N36
cyclonev_lcell_comb \HEXout[0]~0 (
// Equation(s):
// \HEXout[0]~0_combout  = ( \isbranch_D~1_combout  & ( \imem~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\isbranch_D~1_combout ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[0]~0 .extended_lut = "off";
defparam \HEXout[0]~0 .lut_mask = 64'h000000000000FFFF;
defparam \HEXout[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N42
cyclonev_lcell_comb \PC~35 (
// Equation(s):
// \PC~35_combout  = ( pcpred_A[19] & ( ((!\comb~4_combout  & ((\Add2~69_sumout ))) # (\comb~4_combout  & (PC[19]))) # (\mispred~combout ) ) ) # ( !pcpred_A[19] & ( (!\mispred~combout  & ((!\comb~4_combout  & ((\Add2~69_sumout ))) # (\comb~4_combout  & 
// (PC[19])))) ) )

	.dataa(!\comb~4_combout ),
	.datab(!\mispred~combout ),
	.datac(!PC[19]),
	.datad(!\Add2~69_sumout ),
	.datae(gnd),
	.dataf(!pcpred_A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~35 .extended_lut = "off";
defparam \PC~35 .lut_mask = 64'h048C048C37BF37BF;
defparam \PC~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N3
cyclonev_lcell_comb \PC~36 (
// Equation(s):
// \PC~36_combout  = ( \PC~35_combout  & ( (!\isbranch_D~1_combout ) # (((\Add1~69_sumout  & \HEXout[0]~0_combout )) # (\HEXout[19]~20_combout )) ) ) # ( !\PC~35_combout  & ( (\isbranch_D~1_combout  & (((\Add1~69_sumout  & \HEXout[0]~0_combout )) # 
// (\HEXout[19]~20_combout ))) ) )

	.dataa(!\isbranch_D~1_combout ),
	.datab(!\HEXout[19]~20_combout ),
	.datac(!\Add1~69_sumout ),
	.datad(!\HEXout[0]~0_combout ),
	.datae(gnd),
	.dataf(!\PC~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~36 .extended_lut = "off";
defparam \PC~36 .lut_mask = 64'h11151115BBBFBBBF;
defparam \PC~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \PC[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N51
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( PC[19] ) + ( GND ) + ( \Add2~66  ))
// \Add2~70  = CARRY(( PC[19] ) + ( GND ) + ( \Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N54
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~73_sumout  ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~73_sumout  ) + ( \Add0~70  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\Add2~73_sumout ),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N56
dffeas \pcpred_A[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Add2~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[20] .is_wysiwyg = "true";
defparam \pcpred_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N36
cyclonev_lcell_comb \PC~37 (
// Equation(s):
// \PC~37_combout  = ( \Add2~73_sumout  & ( (!\mispred~combout  & ((!\comb~4_combout ) # ((PC[20])))) # (\mispred~combout  & (((pcpred_A[20])))) ) ) # ( !\Add2~73_sumout  & ( (!\mispred~combout  & (\comb~4_combout  & (PC[20]))) # (\mispred~combout  & 
// (((pcpred_A[20])))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\comb~4_combout ),
	.datac(!PC[20]),
	.datad(!pcpred_A[20]),
	.datae(gnd),
	.dataf(!\Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~37 .extended_lut = "off";
defparam \PC~37 .lut_mask = 64'h025702578ADF8ADF;
defparam \PC~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N54
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( (!PC[15] & (!PC[14] & (!PC[13] & \imem~17_combout ))) ) + ( \RSreg_D[20]~29_combout  ) + ( \Add1~70  ))
// \Add1~74  = CARRY(( (!PC[15] & (!PC[14] & (!PC[13] & \imem~17_combout ))) ) + ( \RSreg_D[20]~29_combout  ) + ( \Add1~70  ))

	.dataa(!PC[15]),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\RSreg_D[20]~29_combout ),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FF0000000080;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N33
cyclonev_lcell_comb \PC~38 (
// Equation(s):
// \PC~38_combout  = ( \Add1~73_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~37_combout )))) # (\isbranch_D~1_combout  & (((\Add0~73_sumout )) # (\imem~4_combout ))) ) ) # ( !\Add1~73_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~37_combout )))) # 
// (\isbranch_D~1_combout  & (!\imem~4_combout  & (\Add0~73_sumout ))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add0~73_sumout ),
	.datad(!\PC~37_combout ),
	.datae(gnd),
	.dataf(!\Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~38 .extended_lut = "off";
defparam \PC~38 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \PC~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N20
dffeas \PC[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N54
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( PC[20] ) + ( GND ) + ( \Add2~70  ))
// \Add2~74  = CARRY(( PC[20] ) + ( GND ) + ( \Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N57
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~77_sumout  ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( (!PC[14] & (!PC[13] & (!PC[15] & \imem~17_combout ))) ) + ( \Add2~77_sumout  ) + ( \Add0~74  ))

	.dataa(!PC[14]),
	.datab(!PC[13]),
	.datac(!PC[15]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\Add2~77_sumout ),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N57
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( (!PC[15] & (!PC[14] & (!PC[13] & \imem~17_combout ))) ) + ( \RSreg_D[21]~31_combout  ) + ( \Add1~74  ))
// \Add1~78  = CARRY(( (!PC[15] & (!PC[14] & (!PC[13] & \imem~17_combout ))) ) + ( \RSreg_D[21]~31_combout  ) + ( \Add1~74  ))

	.dataa(!PC[15]),
	.datab(!PC[14]),
	.datac(!PC[13]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\RSreg_D[21]~31_combout ),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000FF0000000080;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N44
dffeas \pcpred_A[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[21] .is_wysiwyg = "true";
defparam \pcpred_A[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N39
cyclonev_lcell_comb \PC~39 (
// Equation(s):
// \PC~39_combout  = ( PC[21] & ( (!\mispred~combout  & (((\Add2~77_sumout )) # (\comb~4_combout ))) # (\mispred~combout  & (((pcpred_A[21])))) ) ) # ( !PC[21] & ( (!\mispred~combout  & (!\comb~4_combout  & ((\Add2~77_sumout )))) # (\mispred~combout  & 
// (((pcpred_A[21])))) ) )

	.dataa(!\comb~4_combout ),
	.datab(!\mispred~combout ),
	.datac(!pcpred_A[21]),
	.datad(!\Add2~77_sumout ),
	.datae(!PC[21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~39 .extended_lut = "off";
defparam \PC~39 .lut_mask = 64'h038B47CF038B47CF;
defparam \PC~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N57
cyclonev_lcell_comb \PC~40 (
// Equation(s):
// \PC~40_combout  = ( \PC~39_combout  & ( (!\isbranch_D~1_combout ) # ((!\imem~4_combout  & (\Add0~77_sumout )) # (\imem~4_combout  & ((\Add1~77_sumout )))) ) ) # ( !\PC~39_combout  & ( (\isbranch_D~1_combout  & ((!\imem~4_combout  & (\Add0~77_sumout )) # 
// (\imem~4_combout  & ((\Add1~77_sumout ))))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add0~77_sumout ),
	.datad(!\Add1~77_sumout ),
	.datae(gnd),
	.dataf(!\PC~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~40 .extended_lut = "off";
defparam \PC~40 .lut_mask = 64'h02130213CEDFCEDF;
defparam \PC~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N59
dffeas \PC[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N57
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( PC[21] ) + ( GND ) + ( \Add2~74  ))
// \Add2~78  = CARRY(( PC[21] ) + ( GND ) + ( \Add2~74  ))

	.dataa(!PC[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N30
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( \Add2~81_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( \Add2~81_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~78  ))

	.dataa(!PC[14]),
	.datab(!PC[15]),
	.datac(!PC[13]),
	.datad(!\Add2~81_sumout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N0
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \RSreg_D[22]~32_combout  ) + ( \Add1~78  ))
// \Add1~82  = CARRY(( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \RSreg_D[22]~32_combout  ) + ( \Add1~78  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\RSreg_D[22]~32_combout ),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000FF0000000080;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N45
cyclonev_lcell_comb \PC~41 (
// Equation(s):
// \PC~41_combout  = ( PC[22] & ( (!\mispred~combout  & (((\Add2~81_sumout )) # (\comb~4_combout ))) # (\mispred~combout  & (((pcpred_A[22])))) ) ) # ( !PC[22] & ( (!\mispred~combout  & (!\comb~4_combout  & ((\Add2~81_sumout )))) # (\mispred~combout  & 
// (((pcpred_A[22])))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\comb~4_combout ),
	.datac(!pcpred_A[22]),
	.datad(!\Add2~81_sumout ),
	.datae(gnd),
	.dataf(!PC[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~41 .extended_lut = "off";
defparam \PC~41 .lut_mask = 64'h058D058D27AF27AF;
defparam \PC~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N51
cyclonev_lcell_comb \PC~42 (
// Equation(s):
// \PC~42_combout  = ( \PC~41_combout  & ( (!\isbranch_D~1_combout ) # ((!\imem~4_combout  & (\Add0~81_sumout )) # (\imem~4_combout  & ((\Add1~81_sumout )))) ) ) # ( !\PC~41_combout  & ( (\isbranch_D~1_combout  & ((!\imem~4_combout  & (\Add0~81_sumout )) # 
// (\imem~4_combout  & ((\Add1~81_sumout ))))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add0~81_sumout ),
	.datad(!\Add1~81_sumout ),
	.datae(gnd),
	.dataf(!\PC~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~42 .extended_lut = "off";
defparam \PC~42 .lut_mask = 64'h02130213CEDFCEDF;
defparam \PC~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N53
dffeas \PC[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~42_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N0
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( PC[22] ) + ( GND ) + ( \Add2~78  ))
// \Add2~82  = CARRY(( PC[22] ) + ( GND ) + ( \Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N47
dffeas \pcpred_A[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[22] .is_wysiwyg = "true";
defparam \pcpred_A[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N36
cyclonev_lcell_comb \aluin2_A~23 (
// Equation(s):
// \aluin2_A~23_combout  = ((\RTval_D[22]~22_combout  & ((!\comb~5_combout ) # (!\WideOr2~0_combout )))) # (\aluin2_A~0_combout )

	.dataa(!\comb~5_combout ),
	.datab(!\aluin2_A~0_combout ),
	.datac(!\WideOr2~0_combout ),
	.datad(!\RTval_D[22]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~23 .extended_lut = "off";
defparam \aluin2_A~23 .lut_mask = 64'h33FB33FB33FB33FB;
defparam \aluin2_A~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N38
dffeas \aluin2_A[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[22] .is_wysiwyg = "true";
defparam \aluin2_A[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N24
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( aluin1_A[22] & ( \Selector49~1_combout  & ( (!pcpred_A[22] & (!alufunc_A[3] $ ((!aluin2_A[22])))) # (pcpred_A[22] & ((!alufunc_A[3] $ (!aluin2_A[22])) # (\Selector33~0_combout ))) ) ) ) # ( !aluin1_A[22] & ( 
// \Selector49~1_combout  & ( ((pcpred_A[22] & \Selector33~0_combout )) # (alufunc_A[3]) ) ) ) # ( aluin1_A[22] & ( !\Selector49~1_combout  & ( (pcpred_A[22] & \Selector33~0_combout ) ) ) ) # ( !aluin1_A[22] & ( !\Selector49~1_combout  & ( (pcpred_A[22] & 
// \Selector33~0_combout ) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!pcpred_A[22]),
	.datac(!aluin2_A[22]),
	.datad(!\Selector33~0_combout ),
	.datae(!aluin1_A[22]),
	.dataf(!\Selector49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'h0033003355775A7B;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N42
cyclonev_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = ( \ShiftRight0~52_combout  & ( !\Selector34~0_combout  & ( (!\Selector56~11_combout ) # ((!\Selector54~6_combout  & !aluin1_A[31])) ) ) ) # ( !\ShiftRight0~52_combout  & ( !\Selector34~0_combout  & ( (!\Selector56~11_combout ) # 
// ((!aluin1_A[31]) # (\Selector54~6_combout )) ) ) )

	.dataa(!\Selector56~11_combout ),
	.datab(gnd),
	.datac(!\Selector54~6_combout ),
	.datad(!aluin1_A[31]),
	.datae(!\ShiftRight0~52_combout ),
	.dataf(!\Selector34~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~1 .extended_lut = "off";
defparam \Selector34~1 .lut_mask = 64'hFFAFFAAA00000000;
defparam \Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N6
cyclonev_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( !aluin2_A[22] $ (aluin1_A[22]) ) + ( \Add4~95  ) + ( \Add4~94  ))
// \Add4~90  = CARRY(( !aluin2_A[22] $ (aluin1_A[22]) ) + ( \Add4~95  ) + ( \Add4~94  ))
// \Add4~91  = SHARE((!aluin2_A[22] & aluin1_A[22]))

	.dataa(gnd),
	.datab(!aluin2_A[22]),
	.datac(gnd),
	.datad(!aluin1_A[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(\Add4~95 ),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout(\Add4~91 ));
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h000000CC0000CC33;
defparam \Add4~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N6
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( aluin2_A[22] ) + ( aluin1_A[22] ) + ( \Add3~94  ))
// \Add3~90  = CARRY(( aluin2_A[22] ) + ( aluin1_A[22] ) + ( \Add3~94  ))

	.dataa(gnd),
	.datab(!aluin2_A[22]),
	.datac(!aluin1_A[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N30
cyclonev_lcell_comb \Selector34~2 (
// Equation(s):
// \Selector34~2_combout  = ( \Add3~89_sumout  & ( ((!\Selector34~1_combout ) # ((\Selector48~0_combout  & \Add4~89_sumout ))) # (\Selector49~0_combout ) ) ) # ( !\Add3~89_sumout  & ( (!\Selector34~1_combout ) # ((\Selector48~0_combout  & \Add4~89_sumout )) 
// ) )

	.dataa(!\Selector48~0_combout ),
	.datab(!\Selector49~0_combout ),
	.datac(!\Selector34~1_combout ),
	.datad(!\Add4~89_sumout ),
	.datae(gnd),
	.dataf(!\Add3~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~2 .extended_lut = "off";
defparam \Selector34~2 .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N42
cyclonev_lcell_comb \RTval_D[22]~22 (
// Equation(s):
// \RTval_D[22]~22_combout  = ( \rt_match_A~combout  & ( \Selector34~2_combout  & ( !alufunc_A[0] ) ) ) # ( !\rt_match_A~combout  & ( \Selector34~2_combout  & ( (!\rt_match_M~combout  & ((\Mux41~4_combout ))) # (\rt_match_M~combout  & 
// (\mem_fwd[22]~91_combout )) ) ) ) # ( !\rt_match_A~combout  & ( !\Selector34~2_combout  & ( (!\rt_match_M~combout  & ((\Mux41~4_combout ))) # (\rt_match_M~combout  & (\mem_fwd[22]~91_combout )) ) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!alufunc_A[0]),
	.datac(!\mem_fwd[22]~91_combout ),
	.datad(!\Mux41~4_combout ),
	.datae(!\rt_match_A~combout ),
	.dataf(!\Selector34~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[22]~22 .extended_lut = "off";
defparam \RTval_D[22]~22 .lut_mask = 64'h05AF000005AFCCCC;
defparam \RTval_D[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N43
dffeas \RTreg_A[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[22] .is_wysiwyg = "true";
defparam \RTreg_A[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N35
dffeas \wmemval_M[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[22] .is_wysiwyg = "true";
defparam \wmemval_M[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[22]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[22]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003600000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N18
cyclonev_lcell_comb \mem_fwd[22]~90 (
// Equation(s):
// \mem_fwd[22]~90_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[22]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[22]~90 .extended_lut = "off";
defparam \mem_fwd[22]~90 .lut_mask = 64'h00005555FFFF5555;
defparam \mem_fwd[22]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N12
cyclonev_lcell_comb \memaddr_M[22]~feeder (
// Equation(s):
// \memaddr_M[22]~feeder_combout  = ( \Selector34~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector34~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[22]~feeder .extended_lut = "off";
defparam \memaddr_M[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N14
dffeas \memaddr_M[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[22] .is_wysiwyg = "true";
defparam \memaddr_M[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N12
cyclonev_lcell_comb \mem_fwd[22]~89 (
// Equation(s):
// \mem_fwd[22]~89_combout  = ( !\ldmem_M~DUPLICATE_q  & ( memaddr_M[22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ldmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[22]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[22]~89 .extended_lut = "off";
defparam \mem_fwd[22]~89 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mem_fwd[22]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N17
dffeas \dmem_rtl_0_bypass[74] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N28
dffeas \dmem_rtl_0_bypass[73] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N27
cyclonev_lcell_comb \mem_fwd[22]~91 (
// Equation(s):
// \mem_fwd[22]~91_combout  = ( dmem_rtl_0_bypass[73] & ( \dmem~5_combout  & ( (\mem_fwd[4]~7_combout ) # (\mem_fwd[22]~89_combout ) ) ) ) # ( !dmem_rtl_0_bypass[73] & ( \dmem~5_combout  & ( \mem_fwd[22]~89_combout  ) ) ) # ( dmem_rtl_0_bypass[73] & ( 
// !\dmem~5_combout  & ( ((\mem_fwd[4]~7_combout  & ((!dmem_rtl_0_bypass[74]) # (\mem_fwd[22]~90_combout )))) # (\mem_fwd[22]~89_combout ) ) ) ) # ( !dmem_rtl_0_bypass[73] & ( !\dmem~5_combout  & ( ((\mem_fwd[22]~90_combout  & (dmem_rtl_0_bypass[74] & 
// \mem_fwd[4]~7_combout ))) # (\mem_fwd[22]~89_combout ) ) ) )

	.dataa(!\mem_fwd[22]~90_combout ),
	.datab(!\mem_fwd[22]~89_combout ),
	.datac(!dmem_rtl_0_bypass[74]),
	.datad(!\mem_fwd[4]~7_combout ),
	.datae(!dmem_rtl_0_bypass[73]),
	.dataf(!\dmem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[22]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[22]~91 .extended_lut = "off";
defparam \mem_fwd[22]~91 .lut_mask = 64'h333733F7333333FF;
defparam \mem_fwd[22]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N12
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \regs[10][22]~q  & ( \regs[5][22]~q  & ( (!\imem~10_combout  & (((!\imem~11_combout ) # (\regs[0][22]~q )))) # (\imem~10_combout  & (((\imem~11_combout )) # (\regs[15][22]~q ))) ) ) ) # ( !\regs[10][22]~q  & ( \regs[5][22]~q  & ( 
// (!\imem~10_combout  & (((\regs[0][22]~q  & \imem~11_combout )))) # (\imem~10_combout  & (((\imem~11_combout )) # (\regs[15][22]~q ))) ) ) ) # ( \regs[10][22]~q  & ( !\regs[5][22]~q  & ( (!\imem~10_combout  & (((!\imem~11_combout ) # (\regs[0][22]~q )))) # 
// (\imem~10_combout  & (\regs[15][22]~q  & ((!\imem~11_combout )))) ) ) ) # ( !\regs[10][22]~q  & ( !\regs[5][22]~q  & ( (!\imem~10_combout  & (((\regs[0][22]~q  & \imem~11_combout )))) # (\imem~10_combout  & (\regs[15][22]~q  & ((!\imem~11_combout )))) ) ) 
// )

	.dataa(!\imem~10_combout ),
	.datab(!\regs[15][22]~q ),
	.datac(!\regs[0][22]~q ),
	.datad(!\imem~11_combout ),
	.datae(!\regs[10][22]~q ),
	.dataf(!\regs[5][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N36
cyclonev_lcell_comb \RSreg_D[22]~32 (
// Equation(s):
// \RSreg_D[22]~32_combout  = ( \rs_match_M~combout  & ( \Selector34~2_combout  & ( (!\comb~3_combout  & (\mem_fwd[22]~91_combout )) # (\comb~3_combout  & ((!alufunc_A[0]))) ) ) ) # ( !\rs_match_M~combout  & ( \Selector34~2_combout  & ( (!\comb~3_combout  & 
// ((\Mux9~0_combout ))) # (\comb~3_combout  & (!alufunc_A[0])) ) ) ) # ( \rs_match_M~combout  & ( !\Selector34~2_combout  & ( (\mem_fwd[22]~91_combout  & !\comb~3_combout ) ) ) ) # ( !\rs_match_M~combout  & ( !\Selector34~2_combout  & ( (\Mux9~0_combout  & 
// !\comb~3_combout ) ) ) )

	.dataa(!\mem_fwd[22]~91_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\Mux9~0_combout ),
	.datad(!\comb~3_combout ),
	.datae(!\rs_match_M~combout ),
	.dataf(!\Selector34~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[22]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[22]~32 .extended_lut = "off";
defparam \RSreg_D[22]~32 .lut_mask = 64'h0F0055000FCC55CC;
defparam \RSreg_D[22]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N38
dffeas \aluin1_A[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[22]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[22] .is_wysiwyg = "true";
defparam \aluin1_A[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N30
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[25] ) ) ) # ( !aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[24] ) ) ) # ( aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[23] ) ) ) # ( !aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[22] ) ) )

	.dataa(!aluin1_A[25]),
	.datab(!aluin1_A[24]),
	.datac(!aluin1_A[23]),
	.datad(!aluin1_A[22]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h00FF0F0F33335555;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N0
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( \aluin1_A[15]~DUPLICATE_q  & ( aluin1_A[14] & ( (!aluin2_A[1]) # ((!aluin2_A[0] & (aluin1_A[16])) # (aluin2_A[0] & ((aluin1_A[17])))) ) ) ) # ( !\aluin1_A[15]~DUPLICATE_q  & ( aluin1_A[14] & ( (!aluin2_A[0] & (((!aluin2_A[1])) 
// # (aluin1_A[16]))) # (aluin2_A[0] & (((aluin2_A[1] & aluin1_A[17])))) ) ) ) # ( \aluin1_A[15]~DUPLICATE_q  & ( !aluin1_A[14] & ( (!aluin2_A[0] & (aluin1_A[16] & (aluin2_A[1]))) # (aluin2_A[0] & (((!aluin2_A[1]) # (aluin1_A[17])))) ) ) ) # ( 
// !\aluin1_A[15]~DUPLICATE_q  & ( !aluin1_A[14] & ( (aluin2_A[1] & ((!aluin2_A[0] & (aluin1_A[16])) # (aluin2_A[0] & ((aluin1_A[17]))))) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin1_A[16]),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[17]),
	.datae(!\aluin1_A[15]~DUPLICATE_q ),
	.dataf(!aluin1_A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h02075257A2A7F2F7;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N0
cyclonev_lcell_comb \ShiftRight0~62 (
// Equation(s):
// \ShiftRight0~62_combout  = ( \ShiftRight0~26_combout  & ( aluin2_A[2] & ( (!aluin2_A[3]) # (\ShiftRight0~28_combout ) ) ) ) # ( !\ShiftRight0~26_combout  & ( aluin2_A[2] & ( (aluin2_A[3] & \ShiftRight0~28_combout ) ) ) ) # ( \ShiftRight0~26_combout  & ( 
// !aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftRight0~37_combout )) # (aluin2_A[3] & ((\ShiftRight0~27_combout ))) ) ) ) # ( !\ShiftRight0~26_combout  & ( !aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftRight0~37_combout )) # (aluin2_A[3] & ((\ShiftRight0~27_combout ))) 
// ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~37_combout ),
	.datac(!\ShiftRight0~28_combout ),
	.datad(!\ShiftRight0~27_combout ),
	.datae(!\ShiftRight0~26_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~62 .extended_lut = "off";
defparam \ShiftRight0~62 .lut_mask = 64'h227722770505AFAF;
defparam \ShiftRight0~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N18
cyclonev_lcell_comb \ShiftRight0~63 (
// Equation(s):
// \ShiftRight0~63_combout  = ( \ShiftRight0~29_combout  & ( (!aluin2_A[3] & (((!aluin2_A[2]) # (\ShiftRight0~39_combout )))) # (aluin2_A[3] & (aluin1_A[31])) ) ) # ( !\ShiftRight0~29_combout  & ( (!aluin2_A[3] & (((aluin2_A[2] & \ShiftRight0~39_combout )))) 
// # (aluin2_A[3] & (aluin1_A[31])) ) )

	.dataa(!aluin2_A[3]),
	.datab(!aluin1_A[31]),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~39_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~63 .extended_lut = "off";
defparam \ShiftRight0~63 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \ShiftRight0~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N30
cyclonev_lcell_comb \ShiftRight0~64 (
// Equation(s):
// \ShiftRight0~64_combout  = ( \ShiftRight0~63_combout  & ( (!\ShiftRight0~5_combout  & (aluin1_A[31])) # (\ShiftRight0~5_combout  & (((\ShiftRight0~62_combout ) # (aluin2_A[4])))) ) ) # ( !\ShiftRight0~63_combout  & ( (!\ShiftRight0~5_combout  & 
// (aluin1_A[31])) # (\ShiftRight0~5_combout  & (((!aluin2_A[4] & \ShiftRight0~62_combout )))) ) )

	.dataa(!aluin1_A[31]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftRight0~62_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~64 .extended_lut = "off";
defparam \ShiftRight0~64 .lut_mask = 64'h4474447447774777;
defparam \ShiftRight0~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N39
cyclonev_lcell_comb \Selector46~3 (
// Equation(s):
// \Selector46~3_combout  = ( !alufunc_A[0] & ( (!\Selector46~2_combout  & ((!alufunc_A[4]) # ((\ShiftRight0~64_combout  & \Selector56~11_combout )))) # (\Selector46~2_combout  & (\ShiftRight0~64_combout  & (\Selector56~11_combout ))) ) )

	.dataa(!\Selector46~2_combout ),
	.datab(!\ShiftRight0~64_combout ),
	.datac(!\Selector56~11_combout ),
	.datad(!alufunc_A[4]),
	.datae(gnd),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~3 .extended_lut = "off";
defparam \Selector46~3 .lut_mask = 64'hAB03AB0300000000;
defparam \Selector46~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[9]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[9]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE10FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N0
cyclonev_lcell_comb \mem_fwd[9]~56 (
// Equation(s):
// \mem_fwd[9]~56_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~5_combout  & (dmem_rtl_0_bypass[48] & (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & 
// \mem_fwd[4]~7_combout ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~5_combout  & (dmem_rtl_0_bypass[48] & (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & 
// \mem_fwd[4]~7_combout ))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~5_combout  & (dmem_rtl_0_bypass[48] & \mem_fwd[4]~7_combout )) ) ) )

	.dataa(!\dmem~5_combout ),
	.datab(!dmem_rtl_0_bypass[48]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(!\mem_fwd[4]~7_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[9]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[9]~56 .extended_lut = "off";
defparam \mem_fwd[9]~56 .lut_mask = 64'h0000002200020002;
defparam \mem_fwd[9]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N39
cyclonev_lcell_comb \mem_fwd[9]~57 (
// Equation(s):
// \mem_fwd[9]~57_combout  = ( \Equal5~6_combout  & ( \mem_fwd[2]~4_combout  & ( (((memaddr_M[4] & \SW[9]~input_o )) # (\mem_fwd[9]~56_combout )) # (\mem_fwd[9]~55_combout ) ) ) ) # ( !\Equal5~6_combout  & ( \mem_fwd[2]~4_combout  ) ) # ( \Equal5~6_combout  
// & ( !\mem_fwd[2]~4_combout  & ( (\mem_fwd[9]~56_combout ) # (\mem_fwd[9]~55_combout ) ) ) ) # ( !\Equal5~6_combout  & ( !\mem_fwd[2]~4_combout  & ( (\mem_fwd[9]~56_combout ) # (\mem_fwd[9]~55_combout ) ) ) )

	.dataa(!\mem_fwd[9]~55_combout ),
	.datab(!memaddr_M[4]),
	.datac(!\SW[9]~input_o ),
	.datad(!\mem_fwd[9]~56_combout ),
	.datae(!\Equal5~6_combout ),
	.dataf(!\mem_fwd[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[9]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[9]~57 .extended_lut = "off";
defparam \mem_fwd[9]~57 .lut_mask = 64'h55FF55FFFFFF57FF;
defparam \mem_fwd[9]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N40
dffeas \regs[3][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][9] .is_wysiwyg = "true";
defparam \regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N4
dffeas \regs[11][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][9] .is_wysiwyg = "true";
defparam \regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N46
dffeas \regs[7][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][9] .is_wysiwyg = "true";
defparam \regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N35
dffeas \regs[15][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][9] .is_wysiwyg = "true";
defparam \regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N18
cyclonev_lcell_comb \Mux54~3 (
// Equation(s):
// \Mux54~3_combout  = ( \imem~30_combout  & ( \imem~31_combout  & ( \regs[3][9]~q  ) ) ) # ( !\imem~30_combout  & ( \imem~31_combout  & ( \regs[11][9]~q  ) ) ) # ( \imem~30_combout  & ( !\imem~31_combout  & ( \regs[7][9]~q  ) ) ) # ( !\imem~30_combout  & ( 
// !\imem~31_combout  & ( \regs[15][9]~q  ) ) )

	.dataa(!\regs[3][9]~q ),
	.datab(!\regs[11][9]~q ),
	.datac(!\regs[7][9]~q ),
	.datad(!\regs[15][9]~q ),
	.datae(!\imem~30_combout ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~3 .extended_lut = "off";
defparam \Mux54~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N47
dffeas \regs[0][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][9] .is_wysiwyg = "true";
defparam \regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N0
cyclonev_lcell_comb \regs[4][9]~feeder (
// Equation(s):
// \regs[4][9]~feeder_combout  = ( \mem_fwd[9]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[9]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][9]~feeder .extended_lut = "off";
defparam \regs[4][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N2
dffeas \regs[4][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][9] .is_wysiwyg = "true";
defparam \regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N56
dffeas \regs[12][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][9] .is_wysiwyg = "true";
defparam \regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N27
cyclonev_lcell_comb \regs[8][9]~feeder (
// Equation(s):
// \regs[8][9]~feeder_combout  = ( \mem_fwd[9]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[9]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][9]~feeder .extended_lut = "off";
defparam \regs[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N28
dffeas \regs[8][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][9] .is_wysiwyg = "true";
defparam \regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N54
cyclonev_lcell_comb \Mux54~0 (
// Equation(s):
// \Mux54~0_combout  = ( \regs[12][9]~q  & ( \regs[8][9]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & ((\regs[4][9]~q ))) # (\imem~31_combout  & (\regs[0][9]~q ))) ) ) ) # ( !\regs[12][9]~q  & ( \regs[8][9]~q  & ( (!\imem~30_combout  & 
// (((\imem~31_combout )))) # (\imem~30_combout  & ((!\imem~31_combout  & ((\regs[4][9]~q ))) # (\imem~31_combout  & (\regs[0][9]~q )))) ) ) ) # ( \regs[12][9]~q  & ( !\regs[8][9]~q  & ( (!\imem~30_combout  & (((!\imem~31_combout )))) # (\imem~30_combout  & 
// ((!\imem~31_combout  & ((\regs[4][9]~q ))) # (\imem~31_combout  & (\regs[0][9]~q )))) ) ) ) # ( !\regs[12][9]~q  & ( !\regs[8][9]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & ((\regs[4][9]~q ))) # (\imem~31_combout  & (\regs[0][9]~q )))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs[0][9]~q ),
	.datac(!\regs[4][9]~q ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[12][9]~q ),
	.dataf(!\regs[8][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~0 .extended_lut = "off";
defparam \Mux54~0 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N3
cyclonev_lcell_comb \regs[1][9]~feeder (
// Equation(s):
// \regs[1][9]~feeder_combout  = ( \mem_fwd[9]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[9]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][9]~feeder .extended_lut = "off";
defparam \regs[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N5
dffeas \regs[1][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][9] .is_wysiwyg = "true";
defparam \regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N44
dffeas \regs[5][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][9] .is_wysiwyg = "true";
defparam \regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N56
dffeas \regs[13][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][9] .is_wysiwyg = "true";
defparam \regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N18
cyclonev_lcell_comb \regs[9][9]~feeder (
// Equation(s):
// \regs[9][9]~feeder_combout  = ( \mem_fwd[9]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[9]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][9]~feeder .extended_lut = "off";
defparam \regs[9][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N19
dffeas \regs[9][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][9] .is_wysiwyg = "true";
defparam \regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N54
cyclonev_lcell_comb \Mux54~1 (
// Equation(s):
// \Mux54~1_combout  = ( \regs[13][9]~q  & ( \regs[9][9]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & ((\regs[5][9]~q ))) # (\imem~31_combout  & (\regs[1][9]~q ))) ) ) ) # ( !\regs[13][9]~q  & ( \regs[9][9]~q  & ( (!\imem~30_combout  & 
// (\imem~31_combout )) # (\imem~30_combout  & ((!\imem~31_combout  & ((\regs[5][9]~q ))) # (\imem~31_combout  & (\regs[1][9]~q )))) ) ) ) # ( \regs[13][9]~q  & ( !\regs[9][9]~q  & ( (!\imem~30_combout  & (!\imem~31_combout )) # (\imem~30_combout  & 
// ((!\imem~31_combout  & ((\regs[5][9]~q ))) # (\imem~31_combout  & (\regs[1][9]~q )))) ) ) ) # ( !\regs[13][9]~q  & ( !\regs[9][9]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & ((\regs[5][9]~q ))) # (\imem~31_combout  & (\regs[1][9]~q )))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\imem~31_combout ),
	.datac(!\regs[1][9]~q ),
	.datad(!\regs[5][9]~q ),
	.datae(!\regs[13][9]~q ),
	.dataf(!\regs[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~1 .extended_lut = "off";
defparam \Mux54~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N19
dffeas \regs[10][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][9] .is_wysiwyg = "true";
defparam \regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N43
dffeas \regs[6][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][9] .is_wysiwyg = "true";
defparam \regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N36
cyclonev_lcell_comb \regs[2][9]~feeder (
// Equation(s):
// \regs[2][9]~feeder_combout  = ( \mem_fwd[9]~57_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[9]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][9]~feeder .extended_lut = "off";
defparam \regs[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \regs[2][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][9] .is_wysiwyg = "true";
defparam \regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N44
dffeas \regs[14][9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[9]~57_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][9] .is_wysiwyg = "true";
defparam \regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N42
cyclonev_lcell_comb \Mux54~2 (
// Equation(s):
// \Mux54~2_combout  = ( \regs[14][9]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & (\regs[10][9]~q )) # (\imem~30_combout  & ((\regs[2][9]~q ))) ) ) ) # ( !\regs[14][9]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & (\regs[10][9]~q )) # 
// (\imem~30_combout  & ((\regs[2][9]~q ))) ) ) ) # ( \regs[14][9]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout ) # (\regs[6][9]~q ) ) ) ) # ( !\regs[14][9]~q  & ( !\imem~31_combout  & ( (\regs[6][9]~q  & \imem~30_combout ) ) ) )

	.dataa(!\regs[10][9]~q ),
	.datab(!\regs[6][9]~q ),
	.datac(!\regs[2][9]~q ),
	.datad(!\imem~30_combout ),
	.datae(!\regs[14][9]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~2 .extended_lut = "off";
defparam \Mux54~2 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N48
cyclonev_lcell_comb \Mux54~4 (
// Equation(s):
// \Mux54~4_combout  = ( \Mux54~1_combout  & ( \Mux54~2_combout  & ( (!\imem~33_combout  & (((!\imem~32_combout )) # (\Mux54~3_combout ))) # (\imem~33_combout  & (((\imem~32_combout ) # (\Mux54~0_combout )))) ) ) ) # ( !\Mux54~1_combout  & ( \Mux54~2_combout 
//  & ( (!\imem~33_combout  & (\Mux54~3_combout  & ((\imem~32_combout )))) # (\imem~33_combout  & (((\imem~32_combout ) # (\Mux54~0_combout )))) ) ) ) # ( \Mux54~1_combout  & ( !\Mux54~2_combout  & ( (!\imem~33_combout  & (((!\imem~32_combout )) # 
// (\Mux54~3_combout ))) # (\imem~33_combout  & (((\Mux54~0_combout  & !\imem~32_combout )))) ) ) ) # ( !\Mux54~1_combout  & ( !\Mux54~2_combout  & ( (!\imem~33_combout  & (\Mux54~3_combout  & ((\imem~32_combout )))) # (\imem~33_combout  & 
// (((\Mux54~0_combout  & !\imem~32_combout )))) ) ) )

	.dataa(!\Mux54~3_combout ),
	.datab(!\Mux54~0_combout ),
	.datac(!\imem~33_combout ),
	.datad(!\imem~32_combout ),
	.datae(!\Mux54~1_combout ),
	.dataf(!\Mux54~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux54~4 .extended_lut = "off";
defparam \Mux54~4 .lut_mask = 64'h0350F350035FF35F;
defparam \Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N48
cyclonev_lcell_comb \RTval_D[9]~14 (
// Equation(s):
// \RTval_D[9]~14_combout  = ( \mem_fwd[9]~57_combout  & ( (!\rt_match_A~combout  & (((\rt_match_M~combout )) # (\Mux54~4_combout ))) # (\rt_match_A~combout  & (((\Selector47~2_combout )))) ) ) # ( !\mem_fwd[9]~57_combout  & ( (!\rt_match_A~combout  & 
// (\Mux54~4_combout  & ((!\rt_match_M~combout )))) # (\rt_match_A~combout  & (((\Selector47~2_combout )))) ) )

	.dataa(!\Mux54~4_combout ),
	.datab(!\rt_match_A~combout ),
	.datac(!\Selector47~2_combout ),
	.datad(!\rt_match_M~combout ),
	.datae(!\mem_fwd[9]~57_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[9]~14 .extended_lut = "off";
defparam \RTval_D[9]~14 .lut_mask = 64'h470347CF470347CF;
defparam \RTval_D[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N50
dffeas \RTreg_A[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[9]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[9] .is_wysiwyg = "true";
defparam \RTreg_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y9_N53
dffeas \wmemval_M[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[9] .is_wysiwyg = "true";
defparam \wmemval_M[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~9 (
// Equation(s):
// \dmem_rtl_0_bypass[47]~9_combout  = !wmemval_M[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~9 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~9 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[47]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N55
dffeas \dmem_rtl_0_bypass[47] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N6
cyclonev_lcell_comb \mem_fwd[9]~55 (
// Equation(s):
// \mem_fwd[9]~55_combout  = ( \ldmem_M~DUPLICATE_q  & ( \dmem~5_combout  & ( (!\WideNor0~combout  & !dmem_rtl_0_bypass[47]) ) ) ) # ( !\ldmem_M~DUPLICATE_q  & ( \dmem~5_combout  & ( memaddr_M[9] ) ) ) # ( \ldmem_M~DUPLICATE_q  & ( !\dmem~5_combout  & ( 
// (!dmem_rtl_0_bypass[48] & (!\WideNor0~combout  & !dmem_rtl_0_bypass[47])) ) ) ) # ( !\ldmem_M~DUPLICATE_q  & ( !\dmem~5_combout  & ( memaddr_M[9] ) ) )

	.dataa(!memaddr_M[9]),
	.datab(!dmem_rtl_0_bypass[48]),
	.datac(!\WideNor0~combout ),
	.datad(!dmem_rtl_0_bypass[47]),
	.datae(!\ldmem_M~DUPLICATE_q ),
	.dataf(!\dmem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[9]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[9]~55 .extended_lut = "off";
defparam \mem_fwd[9]~55 .lut_mask = 64'h5555C0005555F000;
defparam \mem_fwd[9]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N18
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \regs[10][9]~q  & ( \imem~11_combout  & ( (!\imem~10_combout  & (\regs[0][9]~q )) # (\imem~10_combout  & ((\regs[5][9]~q ))) ) ) ) # ( !\regs[10][9]~q  & ( \imem~11_combout  & ( (!\imem~10_combout  & (\regs[0][9]~q )) # 
// (\imem~10_combout  & ((\regs[5][9]~q ))) ) ) ) # ( \regs[10][9]~q  & ( !\imem~11_combout  & ( (!\imem~10_combout ) # (\regs[15][9]~q ) ) ) ) # ( !\regs[10][9]~q  & ( !\imem~11_combout  & ( (\imem~10_combout  & \regs[15][9]~q ) ) ) )

	.dataa(!\regs[0][9]~q ),
	.datab(!\imem~10_combout ),
	.datac(!\regs[15][9]~q ),
	.datad(!\regs[5][9]~q ),
	.datae(!\regs[10][9]~q ),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h0303CFCF44774477;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N12
cyclonev_lcell_comb \mem_fwd[9]~58 (
// Equation(s):
// \mem_fwd[9]~58_combout  = ( dmem_rtl_0_bypass[48] & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout )) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[9]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[9]~58 .extended_lut = "off";
defparam \mem_fwd[9]~58 .lut_mask = 64'h000000001D1D1D1D;
defparam \mem_fwd[9]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \mem_fwd[9]~152 (
// Equation(s):
// \mem_fwd[9]~152_combout  = ( !\WideNor0~combout  & ( (((!\dmem~5_combout  & (\ldmem_M~DUPLICATE_q  & \mem_fwd[9]~58_combout )))) ) ) # ( \WideNor0~combout  & ( (\ldmem_M~DUPLICATE_q  & ((!\Equal5~6_combout ) # ((memaddr_M[4] & (\SW[9]~input_o ))))) ) )

	.dataa(!memaddr_M[4]),
	.datab(!\SW[9]~input_o ),
	.datac(!\Equal5~6_combout ),
	.datad(!\ldmem_M~DUPLICATE_q ),
	.datae(!\WideNor0~combout ),
	.dataf(!\mem_fwd[9]~58_combout ),
	.datag(!\dmem~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[9]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[9]~152 .extended_lut = "on";
defparam \mem_fwd[9]~152 .lut_mask = 64'h000000F100F000F1;
defparam \mem_fwd[9]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N36
cyclonev_lcell_comb \RSreg_D[9]~12 (
// Equation(s):
// \RSreg_D[9]~12_combout  = ( \comb~3_combout  & ( \Selector47~2_combout  ) ) # ( !\comb~3_combout  & ( \Selector47~2_combout  & ( (!\rs_match_M~combout  & (((\Mux22~0_combout )))) # (\rs_match_M~combout  & (((\mem_fwd[9]~152_combout )) # 
// (\mem_fwd[9]~55_combout ))) ) ) ) # ( !\comb~3_combout  & ( !\Selector47~2_combout  & ( (!\rs_match_M~combout  & (((\Mux22~0_combout )))) # (\rs_match_M~combout  & (((\mem_fwd[9]~152_combout )) # (\mem_fwd[9]~55_combout ))) ) ) )

	.dataa(!\mem_fwd[9]~55_combout ),
	.datab(!\rs_match_M~combout ),
	.datac(!\Mux22~0_combout ),
	.datad(!\mem_fwd[9]~152_combout ),
	.datae(!\comb~3_combout ),
	.dataf(!\Selector47~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[9]~12 .extended_lut = "off";
defparam \RSreg_D[9]~12 .lut_mask = 64'h1D3F00001D3FFFFF;
defparam \RSreg_D[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N38
dffeas \aluin1_A[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[9]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[9] .is_wysiwyg = "true";
defparam \aluin1_A[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N27
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = ( aluin2_A[9] & ( !alufunc_A[3] $ (!aluin1_A[9]) ) ) # ( !aluin2_A[9] & ( alufunc_A[3] ) )

	.dataa(!alufunc_A[3]),
	.datab(gnd),
	.datac(!aluin1_A[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'h555555555A5A5A5A;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N8
dffeas \pcpred_A[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[9] .is_wysiwyg = "true";
defparam \pcpred_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N24
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( aluin1_A[8] ) + ( aluin2_A[8] ) + ( \Add3~30  ))
// \Add3~26  = CARRY(( aluin1_A[8] ) + ( aluin2_A[8] ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(!aluin1_A[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[8]),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000FF0000003333;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N27
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( aluin1_A[9] ) + ( aluin2_A[9] ) + ( \Add3~26  ))
// \Add3~58  = CARRY(( aluin1_A[9] ) + ( aluin2_A[9] ) + ( \Add3~26  ))

	.dataa(!aluin1_A[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[9]),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N36
cyclonev_lcell_comb \Selector47~1 (
// Equation(s):
// \Selector47~1_combout  = ( \Add3~57_sumout  & ( \Selector33~0_combout  & ( (!\Selector49~0_combout  & (!pcpred_A[9] & ((!\Selector47~0_combout ) # (!\Selector49~1_combout )))) ) ) ) # ( !\Add3~57_sumout  & ( \Selector33~0_combout  & ( (!pcpred_A[9] & 
// ((!\Selector47~0_combout ) # (!\Selector49~1_combout ))) ) ) ) # ( \Add3~57_sumout  & ( !\Selector33~0_combout  & ( (!\Selector49~0_combout  & ((!\Selector47~0_combout ) # (!\Selector49~1_combout ))) ) ) ) # ( !\Add3~57_sumout  & ( !\Selector33~0_combout  
// & ( (!\Selector47~0_combout ) # (!\Selector49~1_combout ) ) ) )

	.dataa(!\Selector47~0_combout ),
	.datab(!\Selector49~0_combout ),
	.datac(!pcpred_A[9]),
	.datad(!\Selector49~1_combout ),
	.datae(!\Add3~57_sumout ),
	.dataf(!\Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~1 .extended_lut = "off";
defparam \Selector47~1 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \Selector47~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N12
cyclonev_lcell_comb \Selector47~2 (
// Equation(s):
// \Selector47~2_combout  = ( \Selector48~0_combout  & ( \ShiftRight0~67_combout  & ( (!alufunc_A[0] & (((!\Selector47~1_combout ) # (\Selector56~11_combout )) # (\Add4~57_sumout ))) ) ) ) # ( !\Selector48~0_combout  & ( \ShiftRight0~67_combout  & ( 
// (!alufunc_A[0] & ((!\Selector47~1_combout ) # (\Selector56~11_combout ))) ) ) ) # ( \Selector48~0_combout  & ( !\ShiftRight0~67_combout  & ( (!alufunc_A[0] & ((!\Selector47~1_combout ) # (\Add4~57_sumout ))) ) ) ) # ( !\Selector48~0_combout  & ( 
// !\ShiftRight0~67_combout  & ( (!alufunc_A[0] & !\Selector47~1_combout ) ) ) )

	.dataa(!\Add4~57_sumout ),
	.datab(!alufunc_A[0]),
	.datac(!\Selector47~1_combout ),
	.datad(!\Selector56~11_combout ),
	.datae(!\Selector48~0_combout ),
	.dataf(!\ShiftRight0~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~2 .extended_lut = "off";
defparam \Selector47~2 .lut_mask = 64'hC0C0C4C4C0CCC4CC;
defparam \Selector47~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X46_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[6]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[6]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \mem_fwd[6]~33 (
// Equation(s):
// \mem_fwd[6]~33_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (dmem_rtl_0_bypass[42] & \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (dmem_rtl_0_bypass[42] & 
// \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ) ) )

	.dataa(!dmem_rtl_0_bypass[42]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[6]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[6]~33 .extended_lut = "off";
defparam \mem_fwd[6]~33 .lut_mask = 64'h0505050511111111;
defparam \mem_fwd[6]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N42
cyclonev_lcell_comb \mem_fwd[6]~32 (
// Equation(s):
// \mem_fwd[6]~32_combout  = ( \Equal5~9_combout  & ( memaddr_M[4] & ( (\SW[6]~input_o  & (\Equal5~8_combout  & (\Equal5~0_combout  & \mem_fwd[2]~4_combout ))) ) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\Equal5~8_combout ),
	.datac(!\Equal5~0_combout ),
	.datad(!\mem_fwd[2]~4_combout ),
	.datae(!\Equal5~9_combout ),
	.dataf(!memaddr_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[6]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[6]~32 .extended_lut = "off";
defparam \mem_fwd[6]~32 .lut_mask = 64'h0000000000000001;
defparam \mem_fwd[6]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \mem_fwd[6]~36 (
// Equation(s):
// \mem_fwd[6]~36_combout  = ( \mem_fwd[6]~35_combout  & ( \mem_fwd[6]~31_combout  ) ) # ( !\mem_fwd[6]~35_combout  & ( \mem_fwd[6]~31_combout  ) ) # ( \mem_fwd[6]~35_combout  & ( !\mem_fwd[6]~31_combout  & ( (((\mem_fwd[2]~30_combout  & 
// \mem_fwd[6]~33_combout )) # (\mem_fwd[6]~32_combout )) # (\mem_fwd[6]~34_combout ) ) ) ) # ( !\mem_fwd[6]~35_combout  & ( !\mem_fwd[6]~31_combout  & ( ((\mem_fwd[2]~30_combout  & \mem_fwd[6]~33_combout )) # (\mem_fwd[6]~32_combout ) ) ) )

	.dataa(!\mem_fwd[6]~34_combout ),
	.datab(!\mem_fwd[2]~30_combout ),
	.datac(!\mem_fwd[6]~32_combout ),
	.datad(!\mem_fwd[6]~33_combout ),
	.datae(!\mem_fwd[6]~35_combout ),
	.dataf(!\mem_fwd[6]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[6]~36 .extended_lut = "off";
defparam \mem_fwd[6]~36 .lut_mask = 64'h0F3F5F7FFFFFFFFF;
defparam \mem_fwd[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N2
dffeas \regs[15][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\mem_fwd[6]~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][6] .is_wysiwyg = "true";
defparam \regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N7
dffeas \regs[5][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][6] .is_wysiwyg = "true";
defparam \regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N27
cyclonev_lcell_comb \regs[0][6]~feeder (
// Equation(s):
// \regs[0][6]~feeder_combout  = ( \mem_fwd[6]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[6]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][6]~feeder .extended_lut = "off";
defparam \regs[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N29
dffeas \regs[0][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][6] .is_wysiwyg = "true";
defparam \regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N55
dffeas \regs[10][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][6] .is_wysiwyg = "true";
defparam \regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \regs[10][6]~q  & ( \imem~11_combout  & ( (!\imem~10_combout  & ((\regs[0][6]~q ))) # (\imem~10_combout  & (\regs[5][6]~q )) ) ) ) # ( !\regs[10][6]~q  & ( \imem~11_combout  & ( (!\imem~10_combout  & ((\regs[0][6]~q ))) # 
// (\imem~10_combout  & (\regs[5][6]~q )) ) ) ) # ( \regs[10][6]~q  & ( !\imem~11_combout  & ( (!\imem~10_combout ) # (\regs[15][6]~q ) ) ) ) # ( !\regs[10][6]~q  & ( !\imem~11_combout  & ( (\regs[15][6]~q  & \imem~10_combout ) ) ) )

	.dataa(!\regs[15][6]~q ),
	.datab(!\regs[5][6]~q ),
	.datac(!\regs[0][6]~q ),
	.datad(!\imem~10_combout ),
	.datae(!\regs[10][6]~q ),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \comb~11 (
// Equation(s):
// \comb~11_combout  = ( !\rs_match_M~combout  & ( (((\Mux25~0_combout ))) ) ) # ( \rs_match_M~combout  & ( ((!\mem_fwd[6]~34_combout  & (\mem_fwd[2]~30_combout  & ((\mem_fwd[6]~33_combout )))) # (\mem_fwd[6]~34_combout  & (((\mem_fwd[2]~30_combout  & 
// \mem_fwd[6]~33_combout )) # (\mem_fwd[6]~35_combout )))) # (\mem_fwd[6]~37_combout ) ) )

	.dataa(!\mem_fwd[6]~34_combout ),
	.datab(!\mem_fwd[2]~30_combout ),
	.datac(!\mem_fwd[6]~35_combout ),
	.datad(!\mem_fwd[6]~37_combout ),
	.datae(!\rs_match_M~combout ),
	.dataf(!\mem_fwd[6]~33_combout ),
	.datag(!\Mux25~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~11 .extended_lut = "on";
defparam \comb~11 .lut_mask = 64'h0F0F05FF0F0F37FF;
defparam \comb~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N39
cyclonev_lcell_comb \RSreg_D[6]~6 (
// Equation(s):
// \RSreg_D[6]~6_combout  = ( \Selector50~3_combout  & ( \comb~11_combout  ) ) # ( !\Selector50~3_combout  & ( \comb~11_combout  & ( !\comb~3_combout  ) ) ) # ( \Selector50~3_combout  & ( !\comb~11_combout  & ( \comb~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb~3_combout ),
	.datad(gnd),
	.datae(!\Selector50~3_combout ),
	.dataf(!\comb~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[6]~6 .extended_lut = "off";
defparam \RSreg_D[6]~6 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \RSreg_D[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N41
dffeas \aluin1_A[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[6] .is_wysiwyg = "true";
defparam \aluin1_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N6
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( aluin1_A[6] & ( aluin1_A[4] & ( (!aluin2_A[0]) # ((!aluin2_A[1] & (aluin1_A[5])) # (aluin2_A[1] & ((aluin1_A[7])))) ) ) ) # ( !aluin1_A[6] & ( aluin1_A[4] & ( (!aluin2_A[0] & (!aluin2_A[1])) # (aluin2_A[0] & ((!aluin2_A[1] & 
// (aluin1_A[5])) # (aluin2_A[1] & ((aluin1_A[7]))))) ) ) ) # ( aluin1_A[6] & ( !aluin1_A[4] & ( (!aluin2_A[0] & (aluin2_A[1])) # (aluin2_A[0] & ((!aluin2_A[1] & (aluin1_A[5])) # (aluin2_A[1] & ((aluin1_A[7]))))) ) ) ) # ( !aluin1_A[6] & ( !aluin1_A[4] & ( 
// (aluin2_A[0] & ((!aluin2_A[1] & (aluin1_A[5])) # (aluin2_A[1] & ((aluin1_A[7]))))) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[5]),
	.datad(!aluin1_A[7]),
	.datae(!aluin1_A[6]),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h041526378C9DAEBF;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N30
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( aluin1_A[9] & ( aluin2_A[0] & ( (!aluin2_A[1]) # (aluin1_A[11]) ) ) ) # ( !aluin1_A[9] & ( aluin2_A[0] & ( (aluin2_A[1] & aluin1_A[11]) ) ) ) # ( aluin1_A[9] & ( !aluin2_A[0] & ( (!aluin2_A[1] & (aluin1_A[8])) # (aluin2_A[1] & 
// ((aluin1_A[10]))) ) ) ) # ( !aluin1_A[9] & ( !aluin2_A[0] & ( (!aluin2_A[1] & (aluin1_A[8])) # (aluin2_A[1] & ((aluin1_A[10]))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin1_A[8]),
	.datac(!aluin1_A[11]),
	.datad(!aluin1_A[10]),
	.datae(!aluin1_A[9]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h227722770505AFAF;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \aluin1_A[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSreg_D[15]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[15] .is_wysiwyg = "true";
defparam \aluin1_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N54
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( aluin2_A[1] & ( aluin1_A[14] & ( (!aluin2_A[0]) # (aluin1_A[15]) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[14] & ( (!aluin2_A[0] & ((aluin1_A[12]))) # (aluin2_A[0] & (aluin1_A[13])) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[14] & ( 
// (aluin2_A[0] & aluin1_A[15]) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[14] & ( (!aluin2_A[0] & ((aluin1_A[12]))) # (aluin2_A[0] & (aluin1_A[13])) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin1_A[15]),
	.datac(!aluin1_A[13]),
	.datad(!aluin1_A[12]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h05AF111105AFBBBB;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N6
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( aluin1_A[17] & ( aluin1_A[19] & ( ((!aluin2_A[1] & (aluin1_A[16])) # (aluin2_A[1] & ((aluin1_A[18])))) # (aluin2_A[0]) ) ) ) # ( !aluin1_A[17] & ( aluin1_A[19] & ( (!aluin2_A[1] & (aluin1_A[16] & ((!aluin2_A[0])))) # 
// (aluin2_A[1] & (((aluin2_A[0]) # (aluin1_A[18])))) ) ) ) # ( aluin1_A[17] & ( !aluin1_A[19] & ( (!aluin2_A[1] & (((aluin2_A[0])) # (aluin1_A[16]))) # (aluin2_A[1] & (((aluin1_A[18] & !aluin2_A[0])))) ) ) ) # ( !aluin1_A[17] & ( !aluin1_A[19] & ( 
// (!aluin2_A[0] & ((!aluin2_A[1] & (aluin1_A[16])) # (aluin2_A[1] & ((aluin1_A[18]))))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin1_A[16]),
	.datac(!aluin1_A[18]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[17]),
	.dataf(!aluin1_A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'h270027AA275527FF;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N12
cyclonev_lcell_comb \ShiftRight0~56 (
// Equation(s):
// \ShiftRight0~56_combout  = ( aluin2_A[2] & ( \ShiftRight0~6_combout  & ( (\ShiftRight0~13_combout ) # (aluin2_A[3]) ) ) ) # ( !aluin2_A[2] & ( \ShiftRight0~6_combout  & ( (!aluin2_A[3] & (\ShiftRight0~12_combout )) # (aluin2_A[3] & 
// ((\ShiftRight0~14_combout ))) ) ) ) # ( aluin2_A[2] & ( !\ShiftRight0~6_combout  & ( (!aluin2_A[3] & \ShiftRight0~13_combout ) ) ) ) # ( !aluin2_A[2] & ( !\ShiftRight0~6_combout  & ( (!aluin2_A[3] & (\ShiftRight0~12_combout )) # (aluin2_A[3] & 
// ((\ShiftRight0~14_combout ))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~12_combout ),
	.datac(!\ShiftRight0~13_combout ),
	.datad(!\ShiftRight0~14_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~56 .extended_lut = "off";
defparam \ShiftRight0~56 .lut_mask = 64'h22770A0A22775F5F;
defparam \ShiftRight0~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N12
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( aluin2_A[0] & ( aluin1_A[28] & ( (!aluin2_A[1] & (aluin1_A[29])) # (aluin2_A[1] & ((aluin1_A[31]))) ) ) ) # ( !aluin2_A[0] & ( aluin1_A[28] & ( (!aluin2_A[1]) # (aluin1_A[30]) ) ) ) # ( aluin2_A[0] & ( !aluin1_A[28] & ( 
// (!aluin2_A[1] & (aluin1_A[29])) # (aluin2_A[1] & ((aluin1_A[31]))) ) ) ) # ( !aluin2_A[0] & ( !aluin1_A[28] & ( (aluin1_A[30] & aluin2_A[1]) ) ) )

	.dataa(!aluin1_A[29]),
	.datab(!aluin1_A[30]),
	.datac(!aluin1_A[31]),
	.datad(!aluin2_A[1]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h0033550FFF33550F;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N36
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( aluin1_A[26] & ( aluin2_A[1] & ( (!aluin2_A[0]) # (aluin1_A[27]) ) ) ) # ( !aluin1_A[26] & ( aluin2_A[1] & ( (aluin1_A[27] & aluin2_A[0]) ) ) ) # ( aluin1_A[26] & ( !aluin2_A[1] & ( (!aluin2_A[0] & (aluin1_A[24])) # 
// (aluin2_A[0] & ((aluin1_A[25]))) ) ) ) # ( !aluin1_A[26] & ( !aluin2_A[1] & ( (!aluin2_A[0] & (aluin1_A[24])) # (aluin2_A[0] & ((aluin1_A[25]))) ) ) )

	.dataa(!aluin1_A[24]),
	.datab(!aluin1_A[25]),
	.datac(!aluin1_A[27]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[26]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h55335533000FFF0F;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N42
cyclonev_lcell_comb \ShiftRight0~57 (
// Equation(s):
// \ShiftRight0~57_combout  = ( \ShiftRight0~9_combout  & ( \ShiftRight0~8_combout  & ( (!aluin2_A[3] & (((\ShiftRight0~7_combout )) # (aluin2_A[2]))) # (aluin2_A[3] & ((!aluin2_A[2]) # ((aluin1_A[31])))) ) ) ) # ( !\ShiftRight0~9_combout  & ( 
// \ShiftRight0~8_combout  & ( (!aluin2_A[3] & (((\ShiftRight0~7_combout )) # (aluin2_A[2]))) # (aluin2_A[3] & (aluin2_A[2] & ((aluin1_A[31])))) ) ) ) # ( \ShiftRight0~9_combout  & ( !\ShiftRight0~8_combout  & ( (!aluin2_A[3] & (!aluin2_A[2] & 
// (\ShiftRight0~7_combout ))) # (aluin2_A[3] & ((!aluin2_A[2]) # ((aluin1_A[31])))) ) ) ) # ( !\ShiftRight0~9_combout  & ( !\ShiftRight0~8_combout  & ( (!aluin2_A[3] & (!aluin2_A[2] & (\ShiftRight0~7_combout ))) # (aluin2_A[3] & (aluin2_A[2] & 
// ((aluin1_A[31])))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftRight0~7_combout ),
	.datad(!aluin1_A[31]),
	.datae(!\ShiftRight0~9_combout ),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~57 .extended_lut = "off";
defparam \ShiftRight0~57 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \ShiftRight0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N41
dffeas \pcpred_A[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[4] .is_wysiwyg = "true";
defparam \pcpred_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N0
cyclonev_lcell_comb \Selector52~1 (
// Equation(s):
// \Selector52~1_combout  = ( aluin2_A[4] & ( pcpred_A[4] & ( ((\Selector49~1_combout  & (!aluin1_A[4] $ (!alufunc_A[3])))) # (\Selector33~0_combout ) ) ) ) # ( !aluin2_A[4] & ( pcpred_A[4] & ( ((alufunc_A[3] & \Selector49~1_combout )) # 
// (\Selector33~0_combout ) ) ) ) # ( aluin2_A[4] & ( !pcpred_A[4] & ( (\Selector49~1_combout  & (!aluin1_A[4] $ (!alufunc_A[3]))) ) ) ) # ( !aluin2_A[4] & ( !pcpred_A[4] & ( (alufunc_A[3] & \Selector49~1_combout ) ) ) )

	.dataa(!aluin1_A[4]),
	.datab(!alufunc_A[3]),
	.datac(!\Selector49~1_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(!aluin2_A[4]),
	.dataf(!pcpred_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~1 .extended_lut = "off";
defparam \Selector52~1 .lut_mask = 64'h0303060603FF06FF;
defparam \Selector52~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N6
cyclonev_lcell_comb \Selector52~2 (
// Equation(s):
// \Selector52~2_combout  = ( aluin2_A[4] & ( \Selector56~11_combout  & ( (!\Selector52~1_combout  & ((!\ShiftRight0~5_combout  & ((!aluin1_A[31]))) # (\ShiftRight0~5_combout  & (!\ShiftRight0~57_combout )))) ) ) ) # ( !aluin2_A[4] & ( \Selector56~11_combout 
//  & ( (!\Selector52~1_combout  & ((!aluin1_A[31]) # (\ShiftRight0~5_combout ))) ) ) ) # ( aluin2_A[4] & ( !\Selector56~11_combout  & ( !\Selector52~1_combout  ) ) ) # ( !aluin2_A[4] & ( !\Selector56~11_combout  & ( !\Selector52~1_combout  ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!\ShiftRight0~57_combout ),
	.datac(!\Selector52~1_combout ),
	.datad(!aluin1_A[31]),
	.datae(!aluin2_A[4]),
	.dataf(!\Selector56~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~2 .extended_lut = "off";
defparam \Selector52~2 .lut_mask = 64'hF0F0F0F0F050E040;
defparam \Selector52~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N0
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( aluin2_A[0] ) + ( aluin1_A[0] ) + ( !VCC ))
// \Add3~2  = CARRY(( aluin2_A[0] ) + ( aluin1_A[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!aluin1_A[0]),
	.datac(!aluin2_A[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N3
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( aluin2_A[1] ) + ( aluin1_A[1] ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( aluin2_A[1] ) + ( aluin1_A[1] ) + ( \Add3~2  ))

	.dataa(!aluin2_A[1]),
	.datab(gnd),
	.datac(!aluin1_A[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N6
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( aluin2_A[2] ) + ( aluin1_A[2] ) + ( \Add3~6  ))
// \Add3~22  = CARRY(( aluin2_A[2] ) + ( aluin1_A[2] ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(!aluin1_A[2]),
	.datac(gnd),
	.datad(!aluin2_A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N9
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( aluin2_A[3] ) + ( aluin1_A[3] ) + ( \Add3~22  ))
// \Add3~46  = CARRY(( aluin2_A[3] ) + ( aluin1_A[3] ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N12
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( aluin2_A[4] ) + ( aluin1_A[4] ) + ( \Add3~46  ))
// \Add3~42  = CARRY(( aluin2_A[4] ) + ( aluin1_A[4] ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(!aluin1_A[4]),
	.datac(!aluin2_A[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N15
cyclonev_lcell_comb \Selector49~6 (
// Equation(s):
// \Selector49~6_combout  = ( !alufunc_A[4] & ( (!alufunc_A[2] & alufunc_A[5]) ) )

	.dataa(!alufunc_A[2]),
	.datab(gnd),
	.datac(!alufunc_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~6 .extended_lut = "off";
defparam \Selector49~6 .lut_mask = 64'h0A0A0A0A00000000;
defparam \Selector49~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N24
cyclonev_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = (\Selector49~6_combout  & ((!alufunc_A[3] & (\Add3~41_sumout )) # (alufunc_A[3] & ((\Add4~41_sumout )))))

	.dataa(!\Add3~41_sumout ),
	.datab(!alufunc_A[3]),
	.datac(!\Add4~41_sumout ),
	.datad(!\Selector49~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~0 .extended_lut = "off";
defparam \Selector52~0 .lut_mask = 64'h0047004700470047;
defparam \Selector52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N0
cyclonev_lcell_comb \Selector52~3 (
// Equation(s):
// \Selector52~3_combout  = ( \Selector52~0_combout  & ( !alufunc_A[0] ) ) # ( !\Selector52~0_combout  & ( (!alufunc_A[0] & ((!\Selector52~2_combout ) # ((\Selector54~7_combout  & \ShiftRight0~56_combout )))) ) )

	.dataa(!\Selector54~7_combout ),
	.datab(!\ShiftRight0~56_combout ),
	.datac(!alufunc_A[0]),
	.datad(!\Selector52~2_combout ),
	.datae(gnd),
	.dataf(!\Selector52~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~3 .extended_lut = "off";
defparam \Selector52~3 .lut_mask = 64'hF010F010F0F0F0F0;
defparam \Selector52~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X51_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[23]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[23]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003600000000000000000";
// synopsys translate_on

// Location: MLABCELL_X45_Y11_N48
cyclonev_lcell_comb \mem_fwd[23]~63 (
// Equation(s):
// \mem_fwd[23]~63_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[23]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[23]~63 .extended_lut = "off";
defparam \mem_fwd[23]~63 .lut_mask = 64'h0000FFFF55555555;
defparam \mem_fwd[23]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N24
cyclonev_lcell_comb \mem_fwd[23]~66 (
// Equation(s):
// \mem_fwd[23]~66_combout  = ( dmem_rtl_0_bypass[75] & ( \ldmem_M~q  & ( (!\WideNor0~combout  & (((\mem_fwd[23]~64_combout  & !\mem_fwd[23]~63_combout )))) # (\WideNor0~combout  & (\Equal5~6_combout )) ) ) ) # ( !dmem_rtl_0_bypass[75] & ( \ldmem_M~q  & ( 
// (!\WideNor0~combout  & (((!\mem_fwd[23]~64_combout ) # (!\mem_fwd[23]~63_combout )))) # (\WideNor0~combout  & (\Equal5~6_combout )) ) ) )

	.dataa(!\Equal5~6_combout ),
	.datab(!\mem_fwd[23]~64_combout ),
	.datac(!\mem_fwd[23]~63_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!dmem_rtl_0_bypass[75]),
	.dataf(!\ldmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[23]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[23]~66 .extended_lut = "off";
defparam \mem_fwd[23]~66 .lut_mask = 64'h00000000FC553055;
defparam \mem_fwd[23]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N9
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( !aluin2_A[23] $ (aluin1_A[23]) ) + ( \Add4~91  ) + ( \Add4~90  ))
// \Add4~62  = CARRY(( !aluin2_A[23] $ (aluin1_A[23]) ) + ( \Add4~91  ) + ( \Add4~90  ))
// \Add4~63  = SHARE((!aluin2_A[23] & aluin1_A[23]))

	.dataa(!aluin2_A[23]),
	.datab(gnd),
	.datac(!aluin1_A[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(\Add4~91 ),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout(\Add4~63 ));
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add4~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N27
cyclonev_lcell_comb \PC~43 (
// Equation(s):
// \PC~43_combout  = ( \Add2~85_sumout  & ( \mispred~combout  & ( pcpred_A[23] ) ) ) # ( !\Add2~85_sumout  & ( \mispred~combout  & ( pcpred_A[23] ) ) ) # ( \Add2~85_sumout  & ( !\mispred~combout  & ( (!\comb~4_combout ) # (PC[23]) ) ) ) # ( !\Add2~85_sumout  
// & ( !\mispred~combout  & ( (\comb~4_combout  & PC[23]) ) ) )

	.dataa(!\comb~4_combout ),
	.datab(!PC[23]),
	.datac(!pcpred_A[23]),
	.datad(gnd),
	.datae(!\Add2~85_sumout ),
	.dataf(!\mispred~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~43 .extended_lut = "off";
defparam \PC~43 .lut_mask = 64'h1111BBBB0F0F0F0F;
defparam \PC~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N33
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add2~85_sumout  ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add2~85_sumout  ) + ( \Add0~82  ))

	.dataa(!PC[14]),
	.datab(!PC[15]),
	.datac(!PC[13]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\Add2~85_sumout ),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N3
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( \RSreg_D[23]~17_combout  ) + ( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( \RSreg_D[23]~17_combout  ) + ( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \Add1~82  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\RSreg_D[23]~17_combout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N42
cyclonev_lcell_comb \PC~44 (
// Equation(s):
// \PC~44_combout  = ( \Add1~85_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~43_combout )))) # (\isbranch_D~1_combout  & (((\Add0~85_sumout )) # (\imem~4_combout ))) ) ) # ( !\Add1~85_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~43_combout )))) # 
// (\isbranch_D~1_combout  & (!\imem~4_combout  & ((\Add0~85_sumout )))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\PC~43_combout ),
	.datad(!\Add0~85_sumout ),
	.datae(gnd),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~44 .extended_lut = "off";
defparam \PC~44 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \PC~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N44
dffeas \PC[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N3
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( PC[23] ) + ( GND ) + ( \Add2~82  ))
// \Add2~86  = CARRY(( PC[23] ) + ( GND ) + ( \Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \pcpred_A[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[23] .is_wysiwyg = "true";
defparam \pcpred_A[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N36
cyclonev_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = ( pcpred_A[23] & ( aluin2_A[23] & ( ((\Selector49~1_combout  & (!alufunc_A[3] $ (!aluin1_A[23])))) # (\Selector33~0_combout ) ) ) ) # ( !pcpred_A[23] & ( aluin2_A[23] & ( (\Selector49~1_combout  & (!alufunc_A[3] $ 
// (!aluin1_A[23]))) ) ) ) # ( pcpred_A[23] & ( !aluin2_A[23] & ( ((alufunc_A[3] & \Selector49~1_combout )) # (\Selector33~0_combout ) ) ) ) # ( !pcpred_A[23] & ( !aluin2_A[23] & ( (alufunc_A[3] & \Selector49~1_combout ) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Selector49~1_combout ),
	.datac(!aluin1_A[23]),
	.datad(!\Selector33~0_combout ),
	.datae(!pcpred_A[23]),
	.dataf(!aluin2_A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~1 .extended_lut = "off";
defparam \Selector33~1 .lut_mask = 64'h111111FF121212FF;
defparam \Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N42
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( aluin1_A[26] & ( aluin1_A[23] & ( (!aluin2_A[1] & (((!aluin2_A[0])) # (aluin1_A[24]))) # (aluin2_A[1] & (((aluin2_A[0]) # (aluin1_A[25])))) ) ) ) # ( !aluin1_A[26] & ( aluin1_A[23] & ( (!aluin2_A[1] & (((!aluin2_A[0])) # 
// (aluin1_A[24]))) # (aluin2_A[1] & (((aluin1_A[25] & !aluin2_A[0])))) ) ) ) # ( aluin1_A[26] & ( !aluin1_A[23] & ( (!aluin2_A[1] & (aluin1_A[24] & ((aluin2_A[0])))) # (aluin2_A[1] & (((aluin2_A[0]) # (aluin1_A[25])))) ) ) ) # ( !aluin1_A[26] & ( 
// !aluin1_A[23] & ( (!aluin2_A[1] & (aluin1_A[24] & ((aluin2_A[0])))) # (aluin2_A[1] & (((aluin1_A[25] & !aluin2_A[0])))) ) ) )

	.dataa(!aluin1_A[24]),
	.datab(!aluin1_A[25]),
	.datac(!aluin2_A[1]),
	.datad(!aluin2_A[0]),
	.datae(!aluin1_A[26]),
	.dataf(!aluin1_A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h0350035FF350F35F;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N57
cyclonev_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = ( aluin2_A[3] & ( (\ShiftRight0~50_combout  & \Selector56~11_combout ) ) ) # ( !aluin2_A[3] & ( (\Selector56~11_combout  & ((!aluin2_A[2] & ((\ShiftRight0~49_combout ))) # (aluin2_A[2] & (\ShiftRight0~50_combout )))) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~50_combout ),
	.datac(!\Selector56~11_combout ),
	.datad(!\ShiftRight0~49_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~2 .extended_lut = "off";
defparam \Selector33~2 .lut_mask = 64'h010B010B03030303;
defparam \Selector33~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N0
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( aluin1_A[31] & ( (alufunc_A[4] & (alufunc_A[5] & (!alufunc_A[3] & !alufunc_A[2]))) ) )

	.dataa(!alufunc_A[4]),
	.datab(!alufunc_A[5]),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h0000000010001000;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N54
cyclonev_lcell_comb \Selector33~3 (
// Equation(s):
// \Selector33~3_combout  = ( \Selector25~0_combout  & ( (\Selector54~6_combout  & (!aluin2_A[3] & (!\Selector33~1_combout  & !\Selector33~2_combout ))) ) ) # ( !\Selector25~0_combout  & ( (!\Selector33~1_combout  & ((!\Selector54~6_combout ) # 
// ((!\Selector33~2_combout ) # (aluin2_A[3])))) ) )

	.dataa(!\Selector54~6_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\Selector33~1_combout ),
	.datad(!\Selector33~2_combout ),
	.datae(gnd),
	.dataf(!\Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~3 .extended_lut = "off";
defparam \Selector33~3 .lut_mask = 64'hF0B0F0B040004000;
defparam \Selector33~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N0
cyclonev_lcell_comb \RSreg_D[23]~16 (
// Equation(s):
// \RSreg_D[23]~16_combout  = ( \Selector48~0_combout  & ( \Selector33~3_combout  & ( (\RSreg_D[1]~15_combout  & (((\Selector49~0_combout  & \Add3~61_sumout )) # (\Add4~61_sumout ))) ) ) ) # ( !\Selector48~0_combout  & ( \Selector33~3_combout  & ( 
// (\RSreg_D[1]~15_combout  & (\Selector49~0_combout  & \Add3~61_sumout )) ) ) ) # ( \Selector48~0_combout  & ( !\Selector33~3_combout  & ( \RSreg_D[1]~15_combout  ) ) ) # ( !\Selector48~0_combout  & ( !\Selector33~3_combout  & ( \RSreg_D[1]~15_combout  ) ) 
// )

	.dataa(!\RSreg_D[1]~15_combout ),
	.datab(!\Selector49~0_combout ),
	.datac(!\Add3~61_sumout ),
	.datad(!\Add4~61_sumout ),
	.datae(!\Selector48~0_combout ),
	.dataf(!\Selector33~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[23]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[23]~16 .extended_lut = "off";
defparam \RSreg_D[23]~16 .lut_mask = 64'h5555555501010155;
defparam \RSreg_D[23]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N55
dffeas \regs[5][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][23] .is_wysiwyg = "true";
defparam \regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N55
dffeas \regs[15][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][23] .is_wysiwyg = "true";
defparam \regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N49
dffeas \regs[0][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][23] .is_wysiwyg = "true";
defparam \regs[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N31
dffeas \regs[10][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][23] .is_wysiwyg = "true";
defparam \regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \regs[10][23]~q  & ( \imem~11_combout  & ( (!\imem~10_combout  & ((\regs[0][23]~q ))) # (\imem~10_combout  & (\regs[5][23]~q )) ) ) ) # ( !\regs[10][23]~q  & ( \imem~11_combout  & ( (!\imem~10_combout  & ((\regs[0][23]~q ))) # 
// (\imem~10_combout  & (\regs[5][23]~q )) ) ) ) # ( \regs[10][23]~q  & ( !\imem~11_combout  & ( (!\imem~10_combout ) # (\regs[15][23]~q ) ) ) ) # ( !\regs[10][23]~q  & ( !\imem~11_combout  & ( (\imem~10_combout  & \regs[15][23]~q ) ) ) )

	.dataa(!\regs[5][23]~q ),
	.datab(!\imem~10_combout ),
	.datac(!\regs[15][23]~q ),
	.datad(!\regs[0][23]~q ),
	.datae(!\regs[10][23]~q ),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N0
cyclonev_lcell_comb \RSreg_D[23]~17 (
// Equation(s):
// \RSreg_D[23]~17_combout  = ( \Mux8~0_combout  & ( \comb~3_combout  & ( \RSreg_D[23]~16_combout  ) ) ) # ( !\Mux8~0_combout  & ( \comb~3_combout  & ( \RSreg_D[23]~16_combout  ) ) ) # ( \Mux8~0_combout  & ( !\comb~3_combout  & ( (!\rs_match_M~combout ) # 
// (((!\mem_fwd[23]~62_combout  & !\mem_fwd[23]~66_combout )) # (\RSreg_D[23]~16_combout )) ) ) ) # ( !\Mux8~0_combout  & ( !\comb~3_combout  & ( ((\rs_match_M~combout  & (!\mem_fwd[23]~62_combout  & !\mem_fwd[23]~66_combout ))) # (\RSreg_D[23]~16_combout ) 
// ) ) )

	.dataa(!\rs_match_M~combout ),
	.datab(!\mem_fwd[23]~62_combout ),
	.datac(!\mem_fwd[23]~66_combout ),
	.datad(!\RSreg_D[23]~16_combout ),
	.datae(!\Mux8~0_combout ),
	.dataf(!\comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[23]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[23]~17 .extended_lut = "off";
defparam \RSreg_D[23]~17 .lut_mask = 64'h40FFEAFF00FF00FF;
defparam \RSreg_D[23]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N2
dffeas \aluin1_A[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[23]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[23] .is_wysiwyg = "true";
defparam \aluin1_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N9
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( aluin2_A[23] ) + ( aluin1_A[23] ) + ( \Add3~90  ))
// \Add3~62  = CARRY(( aluin2_A[23] ) + ( aluin1_A[23] ) + ( \Add3~90  ))

	.dataa(!aluin2_A[23]),
	.datab(gnd),
	.datac(!aluin1_A[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N48
cyclonev_lcell_comb \Selector33~4 (
// Equation(s):
// \Selector33~4_combout  = ( \Selector49~0_combout  & ( ((!\Selector33~3_combout ) # ((\Selector48~0_combout  & \Add4~61_sumout ))) # (\Add3~61_sumout ) ) ) # ( !\Selector49~0_combout  & ( (!\Selector33~3_combout ) # ((\Selector48~0_combout  & 
// \Add4~61_sumout )) ) )

	.dataa(!\Add3~61_sumout ),
	.datab(!\Selector48~0_combout ),
	.datac(!\Selector33~3_combout ),
	.datad(!\Add4~61_sumout ),
	.datae(!\Selector49~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~4 .extended_lut = "off";
defparam \Selector33~4 .lut_mask = 64'hF0F3F5F7F0F3F5F7;
defparam \Selector33~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N50
dffeas \memaddr_M[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector33~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[23] .is_wysiwyg = "true";
defparam \memaddr_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N6
cyclonev_lcell_comb \mem_fwd[23]~62 (
// Equation(s):
// \mem_fwd[23]~62_combout  = (!\ldmem_M~q  & !memaddr_M[23])

	.dataa(gnd),
	.datab(!\ldmem_M~q ),
	.datac(!memaddr_M[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[23]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[23]~62 .extended_lut = "off";
defparam \mem_fwd[23]~62 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \mem_fwd[23]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N36
cyclonev_lcell_comb \mem_fwd[23]~65 (
// Equation(s):
// \mem_fwd[23]~65_combout  = ( \mem_fwd[31]~61_combout  & ( \mem_fwd[23]~64_combout  & ( (!\mem_fwd[23]~62_combout  & (\mem_fwd[23]~63_combout  & !\WideNor0~combout )) ) ) ) # ( !\mem_fwd[31]~61_combout  & ( \mem_fwd[23]~64_combout  & ( 
// !\mem_fwd[23]~62_combout  ) ) ) # ( \mem_fwd[31]~61_combout  & ( !\mem_fwd[23]~64_combout  & ( (dmem_rtl_0_bypass[75] & (!\mem_fwd[23]~62_combout  & !\WideNor0~combout )) ) ) ) # ( !\mem_fwd[31]~61_combout  & ( !\mem_fwd[23]~64_combout  & ( 
// !\mem_fwd[23]~62_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[75]),
	.datab(!\mem_fwd[23]~62_combout ),
	.datac(!\mem_fwd[23]~63_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!\mem_fwd[31]~61_combout ),
	.dataf(!\mem_fwd[23]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[23]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[23]~65 .extended_lut = "off";
defparam \mem_fwd[23]~65 .lut_mask = 64'hCCCC4400CCCC0C00;
defparam \mem_fwd[23]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N50
dffeas \regs[1][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][23] .is_wysiwyg = "true";
defparam \regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N27
cyclonev_lcell_comb \regs[9][23]~feeder (
// Equation(s):
// \regs[9][23]~feeder_combout  = ( \mem_fwd[23]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[23]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][23]~feeder .extended_lut = "off";
defparam \regs[9][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N29
dffeas \regs[9][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][23] .is_wysiwyg = "true";
defparam \regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N20
dffeas \regs[13][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][23] .is_wysiwyg = "true";
defparam \regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N18
cyclonev_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = ( \regs[13][23]~q  & ( \imem~30_combout  & ( (!\imem~31_combout  & ((\regs[5][23]~q ))) # (\imem~31_combout  & (\regs[1][23]~q )) ) ) ) # ( !\regs[13][23]~q  & ( \imem~30_combout  & ( (!\imem~31_combout  & ((\regs[5][23]~q ))) # 
// (\imem~31_combout  & (\regs[1][23]~q )) ) ) ) # ( \regs[13][23]~q  & ( !\imem~30_combout  & ( (!\imem~31_combout ) # (\regs[9][23]~q ) ) ) ) # ( !\regs[13][23]~q  & ( !\imem~30_combout  & ( (\imem~31_combout  & \regs[9][23]~q ) ) ) )

	.dataa(!\regs[1][23]~q ),
	.datab(!\imem~31_combout ),
	.datac(!\regs[9][23]~q ),
	.datad(!\regs[5][23]~q ),
	.datae(!\regs[13][23]~q ),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~1 .extended_lut = "off";
defparam \Mux40~1 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N40
dffeas \regs[7][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][23] .is_wysiwyg = "true";
defparam \regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \regs[3][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][23] .is_wysiwyg = "true";
defparam \regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N38
dffeas \regs[11][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][23] .is_wysiwyg = "true";
defparam \regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N36
cyclonev_lcell_comb \Mux40~3 (
// Equation(s):
// \Mux40~3_combout  = ( \regs[11][23]~q  & ( \regs[15][23]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & (\regs[7][23]~q )) # (\imem~31_combout  & ((\regs[3][23]~q )))) ) ) ) # ( !\regs[11][23]~q  & ( \regs[15][23]~q  & ( (!\imem~30_combout  & 
// (((!\imem~31_combout )))) # (\imem~30_combout  & ((!\imem~31_combout  & (\regs[7][23]~q )) # (\imem~31_combout  & ((\regs[3][23]~q ))))) ) ) ) # ( \regs[11][23]~q  & ( !\regs[15][23]~q  & ( (!\imem~30_combout  & (((\imem~31_combout )))) # 
// (\imem~30_combout  & ((!\imem~31_combout  & (\regs[7][23]~q )) # (\imem~31_combout  & ((\regs[3][23]~q ))))) ) ) ) # ( !\regs[11][23]~q  & ( !\regs[15][23]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & (\regs[7][23]~q )) # (\imem~31_combout  & 
// ((\regs[3][23]~q ))))) ) ) )

	.dataa(!\regs[7][23]~q ),
	.datab(!\imem~30_combout ),
	.datac(!\regs[3][23]~q ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[11][23]~q ),
	.dataf(!\regs[15][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~3 .extended_lut = "off";
defparam \Mux40~3 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N10
dffeas \regs[2][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][23] .is_wysiwyg = "true";
defparam \regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N11
dffeas \regs[6][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][23] .is_wysiwyg = "true";
defparam \regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N2
dffeas \regs[14][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][23] .is_wysiwyg = "true";
defparam \regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N0
cyclonev_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = ( \regs[14][23]~q  & ( \regs[10][23]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & ((\regs[6][23]~q ))) # (\imem~31_combout  & (\regs[2][23]~q ))) ) ) ) # ( !\regs[14][23]~q  & ( \regs[10][23]~q  & ( (!\imem~31_combout  & 
// (((\imem~30_combout  & \regs[6][23]~q )))) # (\imem~31_combout  & (((!\imem~30_combout )) # (\regs[2][23]~q ))) ) ) ) # ( \regs[14][23]~q  & ( !\regs[10][23]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout ) # (\regs[6][23]~q )))) # (\imem~31_combout  & 
// (\regs[2][23]~q  & (\imem~30_combout ))) ) ) ) # ( !\regs[14][23]~q  & ( !\regs[10][23]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & ((\regs[6][23]~q ))) # (\imem~31_combout  & (\regs[2][23]~q )))) ) ) )

	.dataa(!\imem~31_combout ),
	.datab(!\regs[2][23]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[6][23]~q ),
	.datae(!\regs[14][23]~q ),
	.dataf(!\regs[10][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~2 .extended_lut = "off";
defparam \Mux40~2 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N22
dffeas \regs[4][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][23] .is_wysiwyg = "true";
defparam \regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N12
cyclonev_lcell_comb \regs[8][23]~feeder (
// Equation(s):
// \regs[8][23]~feeder_combout  = ( \mem_fwd[23]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[23]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][23]~feeder .extended_lut = "off";
defparam \regs[8][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N14
dffeas \regs[8][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][23] .is_wysiwyg = "true";
defparam \regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N20
dffeas \regs[12][23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[23]~65_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][23] .is_wysiwyg = "true";
defparam \regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N18
cyclonev_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = ( \regs[12][23]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & ((\regs[8][23]~q ))) # (\imem~30_combout  & (\regs[0][23]~q )) ) ) ) # ( !\regs[12][23]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & ((\regs[8][23]~q ))) # 
// (\imem~30_combout  & (\regs[0][23]~q )) ) ) ) # ( \regs[12][23]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout ) # (\regs[4][23]~q ) ) ) ) # ( !\regs[12][23]~q  & ( !\imem~31_combout  & ( (\regs[4][23]~q  & \imem~30_combout ) ) ) )

	.dataa(!\regs[4][23]~q ),
	.datab(!\imem~30_combout ),
	.datac(!\regs[0][23]~q ),
	.datad(!\regs[8][23]~q ),
	.datae(!\regs[12][23]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~0 .extended_lut = "off";
defparam \Mux40~0 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N6
cyclonev_lcell_comb \Mux40~4 (
// Equation(s):
// \Mux40~4_combout  = ( \Mux40~2_combout  & ( \Mux40~0_combout  & ( ((!\imem~32_combout  & (\Mux40~1_combout )) # (\imem~32_combout  & ((\Mux40~3_combout )))) # (\imem~33_combout ) ) ) ) # ( !\Mux40~2_combout  & ( \Mux40~0_combout  & ( (!\imem~32_combout  & 
// (((\Mux40~1_combout )) # (\imem~33_combout ))) # (\imem~32_combout  & (!\imem~33_combout  & ((\Mux40~3_combout )))) ) ) ) # ( \Mux40~2_combout  & ( !\Mux40~0_combout  & ( (!\imem~32_combout  & (!\imem~33_combout  & (\Mux40~1_combout ))) # 
// (\imem~32_combout  & (((\Mux40~3_combout )) # (\imem~33_combout ))) ) ) ) # ( !\Mux40~2_combout  & ( !\Mux40~0_combout  & ( (!\imem~33_combout  & ((!\imem~32_combout  & (\Mux40~1_combout )) # (\imem~32_combout  & ((\Mux40~3_combout ))))) ) ) )

	.dataa(!\imem~32_combout ),
	.datab(!\imem~33_combout ),
	.datac(!\Mux40~1_combout ),
	.datad(!\Mux40~3_combout ),
	.datae(!\Mux40~2_combout ),
	.dataf(!\Mux40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~4 .extended_lut = "off";
defparam \Mux40~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N54
cyclonev_lcell_comb \RTval_D[23]~15 (
// Equation(s):
// \RTval_D[23]~15_combout  = ( \rt_match_M~combout  & ( \Selector33~4_combout  & ( (!\rt_match_A~combout  & ((\mem_fwd[23]~65_combout ))) # (\rt_match_A~combout  & (!alufunc_A[0])) ) ) ) # ( !\rt_match_M~combout  & ( \Selector33~4_combout  & ( 
// (!\rt_match_A~combout  & (\Mux40~4_combout )) # (\rt_match_A~combout  & ((!alufunc_A[0]))) ) ) ) # ( \rt_match_M~combout  & ( !\Selector33~4_combout  & ( (!\rt_match_A~combout  & \mem_fwd[23]~65_combout ) ) ) ) # ( !\rt_match_M~combout  & ( 
// !\Selector33~4_combout  & ( (\Mux40~4_combout  & !\rt_match_A~combout ) ) ) )

	.dataa(!\Mux40~4_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\rt_match_A~combout ),
	.datad(!\mem_fwd[23]~65_combout ),
	.datae(!\rt_match_M~combout ),
	.dataf(!\Selector33~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[23]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[23]~15 .extended_lut = "off";
defparam \RTval_D[23]~15 .lut_mask = 64'h505000F05C5C0CFC;
defparam \RTval_D[23]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N27
cyclonev_lcell_comb \aluin2_A~16 (
// Equation(s):
// \aluin2_A~16_combout  = ( \comb~5_combout  & ( \WideOr2~0_combout  & ( \aluin2_A~0_combout  ) ) ) # ( !\comb~5_combout  & ( \WideOr2~0_combout  & ( (\aluin2_A~0_combout ) # (\RTval_D[23]~15_combout ) ) ) ) # ( \comb~5_combout  & ( !\WideOr2~0_combout  & ( 
// (\aluin2_A~0_combout ) # (\RTval_D[23]~15_combout ) ) ) ) # ( !\comb~5_combout  & ( !\WideOr2~0_combout  & ( (\aluin2_A~0_combout ) # (\RTval_D[23]~15_combout ) ) ) )

	.dataa(!\RTval_D[23]~15_combout ),
	.datab(gnd),
	.datac(!\aluin2_A~0_combout ),
	.datad(gnd),
	.datae(!\comb~5_combout ),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~16 .extended_lut = "off";
defparam \aluin2_A~16 .lut_mask = 64'h5F5F5F5F5F5F0F0F;
defparam \aluin2_A~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N28
dffeas \aluin2_A[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[23] .is_wysiwyg = "true";
defparam \aluin2_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N12
cyclonev_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( !aluin2_A[24] $ (aluin1_A[24]) ) + ( \Add4~63  ) + ( \Add4~62  ))
// \Add4~74  = CARRY(( !aluin2_A[24] $ (aluin1_A[24]) ) + ( \Add4~63  ) + ( \Add4~62  ))
// \Add4~75  = SHARE((!aluin2_A[24] & aluin1_A[24]))

	.dataa(gnd),
	.datab(!aluin2_A[24]),
	.datac(!aluin1_A[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(\Add4~63 ),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(\Add4~74 ),
	.shareout(\Add4~75 ));
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add4~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N15
cyclonev_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( !aluin1_A[25] $ (aluin2_A[25]) ) + ( \Add4~75  ) + ( \Add4~74  ))
// \Add4~70  = CARRY(( !aluin1_A[25] $ (aluin2_A[25]) ) + ( \Add4~75  ) + ( \Add4~74  ))
// \Add4~71  = SHARE((aluin1_A[25] & !aluin2_A[25]))

	.dataa(!aluin1_A[25]),
	.datab(gnd),
	.datac(!aluin2_A[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~74 ),
	.sharein(\Add4~75 ),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(\Add4~70 ),
	.shareout(\Add4~71 ));
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h000050500000A5A5;
defparam \Add4~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N18
cyclonev_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~65_sumout  = SUM(( !aluin1_A[26] $ (aluin2_A[26]) ) + ( \Add4~71  ) + ( \Add4~70  ))
// \Add4~66  = CARRY(( !aluin1_A[26] $ (aluin2_A[26]) ) + ( \Add4~71  ) + ( \Add4~70  ))
// \Add4~67  = SHARE((aluin1_A[26] & !aluin2_A[26]))

	.dataa(gnd),
	.datab(!aluin1_A[26]),
	.datac(gnd),
	.datad(!aluin2_A[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~70 ),
	.sharein(\Add4~71 ),
	.combout(),
	.sumout(\Add4~65_sumout ),
	.cout(\Add4~66 ),
	.shareout(\Add4~67 ));
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h000033000000CC33;
defparam \Add4~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N21
cyclonev_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( !aluin2_A[27] $ (aluin1_A[27]) ) + ( \Add4~67  ) + ( \Add4~66  ))
// \Add4~110  = CARRY(( !aluin2_A[27] $ (aluin1_A[27]) ) + ( \Add4~67  ) + ( \Add4~66  ))
// \Add4~111  = SHARE((!aluin2_A[27] & aluin1_A[27]))

	.dataa(!aluin2_A[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1_A[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(\Add4~67 ),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(\Add4~110 ),
	.shareout(\Add4~111 ));
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h000000AA0000AA55;
defparam \Add4~109 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N24
cyclonev_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( !aluin2_A[28] $ (aluin1_A[28]) ) + ( \Add4~111  ) + ( \Add4~110  ))
// \Add4~106  = CARRY(( !aluin2_A[28] $ (aluin1_A[28]) ) + ( \Add4~111  ) + ( \Add4~110  ))
// \Add4~107  = SHARE((!aluin2_A[28] & aluin1_A[28]))

	.dataa(!aluin2_A[28]),
	.datab(gnd),
	.datac(!aluin1_A[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~110 ),
	.sharein(\Add4~111 ),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout(\Add4~107 ));
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add4~105 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N27
cyclonev_lcell_comb \Add4~117 (
// Equation(s):
// \Add4~117_sumout  = SUM(( !\aluin2_A[29]~DUPLICATE_q  $ (aluin1_A[29]) ) + ( \Add4~107  ) + ( \Add4~106  ))
// \Add4~118  = CARRY(( !\aluin2_A[29]~DUPLICATE_q  $ (aluin1_A[29]) ) + ( \Add4~107  ) + ( \Add4~106  ))
// \Add4~119  = SHARE((!\aluin2_A[29]~DUPLICATE_q  & aluin1_A[29]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluin2_A[29]~DUPLICATE_q ),
	.datad(!aluin1_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(\Add4~107 ),
	.combout(),
	.sumout(\Add4~117_sumout ),
	.cout(\Add4~118 ),
	.shareout(\Add4~119 ));
// synopsys translate_off
defparam \Add4~117 .extended_lut = "off";
defparam \Add4~117 .lut_mask = 64'h000000F00000F00F;
defparam \Add4~117 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N15
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( aluin2_A[25] ) + ( aluin1_A[25] ) + ( \Add3~74  ))
// \Add3~70  = CARRY(( aluin2_A[25] ) + ( aluin1_A[25] ) + ( \Add3~74  ))

	.dataa(gnd),
	.datab(!aluin2_A[25]),
	.datac(!aluin1_A[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N18
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( aluin2_A[26] ) + ( aluin1_A[26] ) + ( \Add3~70  ))
// \Add3~66  = CARRY(( aluin2_A[26] ) + ( aluin1_A[26] ) + ( \Add3~70  ))

	.dataa(gnd),
	.datab(!aluin1_A[26]),
	.datac(gnd),
	.datad(!aluin2_A[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N21
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( aluin2_A[27] ) + ( aluin1_A[27] ) + ( \Add3~66  ))
// \Add3~110  = CARRY(( aluin2_A[27] ) + ( aluin1_A[27] ) + ( \Add3~66  ))

	.dataa(!aluin1_A[27]),
	.datab(gnd),
	.datac(!aluin2_A[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N24
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( aluin2_A[28] ) + ( aluin1_A[28] ) + ( \Add3~110  ))
// \Add3~106  = CARRY(( aluin2_A[28] ) + ( aluin1_A[28] ) + ( \Add3~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N27
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( \aluin2_A[29]~DUPLICATE_q  ) + ( aluin1_A[29] ) + ( \Add3~106  ))
// \Add3~118  = CARRY(( \aluin2_A[29]~DUPLICATE_q  ) + ( aluin1_A[29] ) + ( \Add3~106  ))

	.dataa(!\aluin2_A[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[29]),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N26
dffeas \pcpred_A[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[28] .is_wysiwyg = "true";
defparam \pcpred_A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N24
cyclonev_lcell_comb \PC~50 (
// Equation(s):
// \PC~50_combout  = ( pcpred_A[28] & ( ((!\comb~4_combout  & ((\Add2~101_sumout ))) # (\comb~4_combout  & (PC[28]))) # (\mispred~combout ) ) ) # ( !pcpred_A[28] & ( (!\mispred~combout  & ((!\comb~4_combout  & ((\Add2~101_sumout ))) # (\comb~4_combout  & 
// (PC[28])))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\comb~4_combout ),
	.datac(!PC[28]),
	.datad(!\Add2~101_sumout ),
	.datae(gnd),
	.dataf(!pcpred_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~50 .extended_lut = "off";
defparam \PC~50 .lut_mask = 64'h028A028A57DF57DF;
defparam \PC~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N6
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( \RSreg_D[24]~19_combout  ) + ( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \Add1~86  ))
// \Add1~98  = CARRY(( \RSreg_D[24]~19_combout  ) + ( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \Add1~86  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\RSreg_D[24]~19_combout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N9
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( \RSreg_D[25]~21_combout  ) + ( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \Add1~98  ))
// \Add1~94  = CARRY(( \RSreg_D[25]~21_combout  ) + ( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \Add1~98  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\RSreg_D[25]~21_combout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N12
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( \RSreg_D[26]~23_combout  ) + ( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \Add1~94  ))
// \Add1~90  = CARRY(( \RSreg_D[26]~23_combout  ) + ( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \Add1~94  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\RSreg_D[26]~23_combout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N15
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \RSreg_D[27]~37_combout  ) + ( \Add1~90  ))
// \Add1~106  = CARRY(( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \RSreg_D[27]~37_combout  ) + ( \Add1~90  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\RSreg_D[27]~37_combout ),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000FF0000000080;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N18
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( \RSreg_D[28]~39_combout  ) + ( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \Add1~106  ))
// \Add1~102  = CARRY(( \RSreg_D[28]~39_combout  ) + ( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \Add1~106  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\RSreg_D[28]~39_combout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N20
dffeas \pcpred_A[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[27] .is_wysiwyg = "true";
defparam \pcpred_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N18
cyclonev_lcell_comb \PC~52 (
// Equation(s):
// \PC~52_combout  = ( PC[27] & ( (!\mispred~combout  & (((\Add2~105_sumout )) # (\comb~4_combout ))) # (\mispred~combout  & (((pcpred_A[27])))) ) ) # ( !PC[27] & ( (!\mispred~combout  & (!\comb~4_combout  & ((\Add2~105_sumout )))) # (\mispred~combout  & 
// (((pcpred_A[27])))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\comb~4_combout ),
	.datac(!pcpred_A[27]),
	.datad(!\Add2~105_sumout ),
	.datae(gnd),
	.dataf(!PC[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~52 .extended_lut = "off";
defparam \PC~52 .lut_mask = 64'h058D058D27AF27AF;
defparam \PC~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \pcpred_A[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~93_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[25] .is_wysiwyg = "true";
defparam \pcpred_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N27
cyclonev_lcell_comb \PC~47 (
// Equation(s):
// \PC~47_combout  = ( PC[25] & ( (!\mispred~combout  & (((\Add2~93_sumout )) # (\comb~4_combout ))) # (\mispred~combout  & (((pcpred_A[25])))) ) ) # ( !PC[25] & ( (!\mispred~combout  & (!\comb~4_combout  & ((\Add2~93_sumout )))) # (\mispred~combout  & 
// (((pcpred_A[25])))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\comb~4_combout ),
	.datac(!pcpred_A[25]),
	.datad(!\Add2~93_sumout ),
	.datae(gnd),
	.dataf(!PC[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~47 .extended_lut = "off";
defparam \PC~47 .lut_mask = 64'h058D058D27AF27AF;
defparam \PC~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N36
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( \Add2~97_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~86  ))
// \Add0~98  = CARRY(( \Add2~97_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~86  ))

	.dataa(!PC[14]),
	.datab(!PC[15]),
	.datac(!PC[13]),
	.datad(!\Add2~97_sumout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \pcpred_A[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[24] .is_wysiwyg = "true";
defparam \pcpred_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N21
cyclonev_lcell_comb \PC~49 (
// Equation(s):
// \PC~49_combout  = ( pcpred_A[24] & ( ((!\comb~4_combout  & ((\Add2~97_sumout ))) # (\comb~4_combout  & (PC[24]))) # (\mispred~combout ) ) ) # ( !pcpred_A[24] & ( (!\mispred~combout  & ((!\comb~4_combout  & ((\Add2~97_sumout ))) # (\comb~4_combout  & 
// (PC[24])))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\comb~4_combout ),
	.datac(!PC[24]),
	.datad(!\Add2~97_sumout ),
	.datae(gnd),
	.dataf(!pcpred_A[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~49 .extended_lut = "off";
defparam \PC~49 .lut_mask = 64'h028A028A57DF57DF;
defparam \PC~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N9
cyclonev_lcell_comb \PC~60 (
// Equation(s):
// \PC~60_combout  = ( \Add1~97_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~49_combout )))) # (\isbranch_D~1_combout  & (((\Add0~97_sumout )) # (\imem~4_combout ))) ) ) # ( !\Add1~97_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~49_combout )))) # 
// (\isbranch_D~1_combout  & (!\imem~4_combout  & (\Add0~97_sumout ))) ) )

	.dataa(!\isbranch_D~1_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\Add0~97_sumout ),
	.datad(!\PC~49_combout ),
	.datae(gnd),
	.dataf(!\Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~60 .extended_lut = "off";
defparam \PC~60 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \PC~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \PC[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~60_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N6
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( PC[24] ) + ( GND ) + ( \Add2~86  ))
// \Add2~98  = CARRY(( PC[24] ) + ( GND ) + ( \Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N39
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( \Add2~93_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~98  ))
// \Add0~94  = CARRY(( \Add2~93_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~98  ))

	.dataa(!PC[14]),
	.datab(!PC[15]),
	.datac(!PC[13]),
	.datad(!\Add2~93_sumout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N6
cyclonev_lcell_comb \PC~48 (
// Equation(s):
// \PC~48_combout  = ( \Add0~93_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~47_combout )))) # (\isbranch_D~1_combout  & ((!\imem~4_combout ) # ((\Add1~93_sumout )))) ) ) # ( !\Add0~93_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~47_combout )))) # 
// (\isbranch_D~1_combout  & (\imem~4_combout  & (\Add1~93_sumout ))) ) )

	.dataa(!\isbranch_D~1_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\Add1~93_sumout ),
	.datad(!\PC~47_combout ),
	.datae(gnd),
	.dataf(!\Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~48 .extended_lut = "off";
defparam \PC~48 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \PC~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N8
dffeas \PC[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~48_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N9
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( PC[25] ) + ( GND ) + ( \Add2~98  ))
// \Add2~94  = CARRY(( PC[25] ) + ( GND ) + ( \Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N42
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( \Add2~89_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~94  ))
// \Add0~90  = CARRY(( \Add2~89_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~94  ))

	.dataa(!PC[14]),
	.datab(!PC[15]),
	.datac(!PC[13]),
	.datad(!\Add2~89_sumout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N44
dffeas \pcpred_A[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~89_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[26] .is_wysiwyg = "true";
defparam \pcpred_A[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N42
cyclonev_lcell_comb \PC~45 (
// Equation(s):
// \PC~45_combout  = ( pcpred_A[26] & ( ((!\comb~4_combout  & ((\Add2~89_sumout ))) # (\comb~4_combout  & (PC[26]))) # (\mispred~combout ) ) ) # ( !pcpred_A[26] & ( (!\mispred~combout  & ((!\comb~4_combout  & ((\Add2~89_sumout ))) # (\comb~4_combout  & 
// (PC[26])))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\comb~4_combout ),
	.datac(!PC[26]),
	.datad(!\Add2~89_sumout ),
	.datae(gnd),
	.dataf(!pcpred_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~45 .extended_lut = "off";
defparam \PC~45 .lut_mask = 64'h028A028A57DF57DF;
defparam \PC~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N57
cyclonev_lcell_comb \PC~46 (
// Equation(s):
// \PC~46_combout  = ( \PC~45_combout  & ( (!\isbranch_D~1_combout ) # ((!\imem~4_combout  & (\Add0~89_sumout )) # (\imem~4_combout  & ((\Add1~89_sumout )))) ) ) # ( !\PC~45_combout  & ( (\isbranch_D~1_combout  & ((!\imem~4_combout  & (\Add0~89_sumout )) # 
// (\imem~4_combout  & ((\Add1~89_sumout ))))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add0~89_sumout ),
	.datad(!\Add1~89_sumout ),
	.datae(gnd),
	.dataf(!\PC~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~46 .extended_lut = "off";
defparam \PC~46 .lut_mask = 64'h02130213CEDFCEDF;
defparam \PC~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N59
dffeas \PC[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N12
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( PC[26] ) + ( GND ) + ( \Add2~94  ))
// \Add2~90  = CARRY(( PC[26] ) + ( GND ) + ( \Add2~94  ))

	.dataa(gnd),
	.datab(!PC[26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N45
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( \Add2~105_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~90  ))
// \Add0~106  = CARRY(( \Add2~105_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~90  ))

	.dataa(!PC[14]),
	.datab(!PC[15]),
	.datac(!PC[13]),
	.datad(!\Add2~105_sumout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N51
cyclonev_lcell_comb \PC~53 (
// Equation(s):
// \PC~53_combout  = ( \Add0~105_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~52_combout )))) # (\isbranch_D~1_combout  & ((!\imem~4_combout ) # ((\Add1~105_sumout )))) ) ) # ( !\Add0~105_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~52_combout )))) # 
// (\isbranch_D~1_combout  & (\imem~4_combout  & ((\Add1~105_sumout )))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\PC~52_combout ),
	.datad(!\Add1~105_sumout ),
	.datae(gnd),
	.dataf(!\Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~53 .extended_lut = "off";
defparam \PC~53 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \PC~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N53
dffeas \PC[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N15
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( PC[27] ) + ( GND ) + ( \Add2~90  ))
// \Add2~106  = CARRY(( PC[27] ) + ( GND ) + ( \Add2~90  ))

	.dataa(!PC[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N48
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( \Add2~101_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~106  ))
// \Add0~102  = CARRY(( \Add2~101_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~106  ))

	.dataa(!PC[14]),
	.datab(!PC[15]),
	.datac(!PC[13]),
	.datad(!\Add2~101_sumout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N0
cyclonev_lcell_comb \PC~51 (
// Equation(s):
// \PC~51_combout  = ( \Add0~101_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~50_combout )))) # (\isbranch_D~1_combout  & ((!\imem~4_combout ) # ((\Add1~101_sumout )))) ) ) # ( !\Add0~101_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~50_combout )))) # 
// (\isbranch_D~1_combout  & (\imem~4_combout  & ((\Add1~101_sumout )))) ) )

	.dataa(!\isbranch_D~1_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\PC~50_combout ),
	.datad(!\Add1~101_sumout ),
	.datae(gnd),
	.dataf(!\Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~51 .extended_lut = "off";
defparam \PC~51 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \PC~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N2
dffeas \PC[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N18
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( PC[28] ) + ( GND ) + ( \Add2~106  ))
// \Add2~102  = CARRY(( PC[28] ) + ( GND ) + ( \Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N51
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( \Add2~113_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~102  ))
// \Add0~114  = CARRY(( \Add2~113_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~102  ))

	.dataa(!PC[14]),
	.datab(!PC[15]),
	.datac(!PC[13]),
	.datad(!\Add2~113_sumout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N36
cyclonev_lcell_comb \PC~56 (
// Equation(s):
// \PC~56_combout  = ( \Add2~113_sumout  & ( \comb~4_combout  & ( (!\isbranch_D~1_combout  & ((!\mispred~combout  & (PC[29])) # (\mispred~combout  & ((pcpred_A[29]))))) ) ) ) # ( !\Add2~113_sumout  & ( \comb~4_combout  & ( (!\isbranch_D~1_combout  & 
// ((!\mispred~combout  & (PC[29])) # (\mispred~combout  & ((pcpred_A[29]))))) ) ) ) # ( \Add2~113_sumout  & ( !\comb~4_combout  & ( (!\isbranch_D~1_combout  & ((!\mispred~combout ) # (pcpred_A[29]))) ) ) ) # ( !\Add2~113_sumout  & ( !\comb~4_combout  & ( 
// (\mispred~combout  & (!\isbranch_D~1_combout  & pcpred_A[29])) ) ) )

	.dataa(!\mispred~combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!PC[29]),
	.datad(!pcpred_A[29]),
	.datae(!\Add2~113_sumout ),
	.dataf(!\comb~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~56 .extended_lut = "off";
defparam \PC~56 .lut_mask = 64'h004488CC084C084C;
defparam \PC~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N21
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( \RSreg_D[29]~41_combout  ) + ( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \Add1~102  ))
// \Add1~114  = CARRY(( \RSreg_D[29]~41_combout  ) + ( (!PC[13] & (!PC[15] & (!PC[14] & \imem~17_combout ))) ) + ( \Add1~102  ))

	.dataa(!PC[13]),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(!\RSreg_D[29]~41_combout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N54
cyclonev_lcell_comb \PC~57 (
// Equation(s):
// \PC~57_combout  = ( \Add1~113_sumout  & ( ((\isbranch_D~1_combout  & ((\Add0~113_sumout ) # (\imem~4_combout )))) # (\PC~56_combout ) ) ) # ( !\Add1~113_sumout  & ( ((!\imem~4_combout  & (\isbranch_D~1_combout  & \Add0~113_sumout ))) # (\PC~56_combout ) ) 
// )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add0~113_sumout ),
	.datad(!\PC~56_combout ),
	.datae(gnd),
	.dataf(!\Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~57 .extended_lut = "off";
defparam \PC~57 .lut_mask = 64'h02FF02FF13FF13FF;
defparam \PC~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N56
dffeas \PC[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~57_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N21
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( PC[29] ) + ( GND ) + ( \Add2~102  ))
// \Add2~114  = CARRY(( PC[29] ) + ( GND ) + ( \Add2~102  ))

	.dataa(!PC[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N38
dffeas \pcpred_A[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~113_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[29] .is_wysiwyg = "true";
defparam \pcpred_A[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N24
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( aluin1_A[29] & ( alufunc_A[3] & ( (!\aluin2_A[29]~DUPLICATE_q  & (((pcpred_A[29] & \Selector33~0_combout )) # (\Selector49~1_combout ))) # (\aluin2_A[29]~DUPLICATE_q  & (((pcpred_A[29] & \Selector33~0_combout )))) ) ) ) # ( 
// !aluin1_A[29] & ( alufunc_A[3] & ( ((pcpred_A[29] & \Selector33~0_combout )) # (\Selector49~1_combout ) ) ) ) # ( aluin1_A[29] & ( !alufunc_A[3] & ( (!\aluin2_A[29]~DUPLICATE_q  & (((pcpred_A[29] & \Selector33~0_combout )))) # (\aluin2_A[29]~DUPLICATE_q  
// & (((pcpred_A[29] & \Selector33~0_combout )) # (\Selector49~1_combout ))) ) ) ) # ( !aluin1_A[29] & ( !alufunc_A[3] & ( (pcpred_A[29] & \Selector33~0_combout ) ) ) )

	.dataa(!\aluin2_A[29]~DUPLICATE_q ),
	.datab(!\Selector49~1_combout ),
	.datac(!pcpred_A[29]),
	.datad(!\Selector33~0_combout ),
	.datae(!aluin1_A[29]),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h000F111F333F222F;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N36
cyclonev_lcell_comb \Selector43~4 (
// Equation(s):
// \Selector43~4_combout  = ( !aluin2_A[0] & ( (!aluin2_A[2] & ((!aluin2_A[1] & ((!aluin2_A[3] & (aluin1_A[29])) # (aluin2_A[3] & ((aluin1_A[31]))))) # (aluin2_A[1] & (((aluin1_A[31])))))) # (aluin2_A[2] & ((((aluin1_A[31]))))) ) ) # ( aluin2_A[0] & ( 
// (!aluin2_A[2] & ((!aluin2_A[1] & ((!aluin2_A[3] & (aluin1_A[30])) # (aluin2_A[3] & ((aluin1_A[31]))))) # (aluin2_A[1] & (((aluin1_A[31])))))) # (aluin2_A[2] & ((((aluin1_A[31]))))) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[30]),
	.datad(!aluin2_A[3]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin1_A[31]),
	.datag(!aluin1_A[29]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~4 .extended_lut = "on";
defparam \Selector43~4 .lut_mask = 64'h080008007FFF7FFF;
defparam \Selector43~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N33
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = ( \Selector43~4_combout  & ( (!\Selector27~1_combout  & ((!\Selector56~11_combout ) # ((!aluin1_A[31] & !\Selector54~6_combout )))) ) ) # ( !\Selector43~4_combout  & ( (!\Selector27~1_combout  & ((!\Selector56~11_combout ) # 
// ((!aluin1_A[31]) # (\Selector54~6_combout )))) ) )

	.dataa(!\Selector56~11_combout ),
	.datab(!aluin1_A[31]),
	.datac(!\Selector27~1_combout ),
	.datad(!\Selector54~6_combout ),
	.datae(gnd),
	.dataf(!\Selector43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'hE0F0E0F0E0A0E0A0;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N36
cyclonev_lcell_comb \Selector27~3 (
// Equation(s):
// \Selector27~3_combout  = ( \Selector27~2_combout  & ( (!\Selector48~0_combout  & (\Selector27~0_combout  & ((\Add3~117_sumout )))) # (\Selector48~0_combout  & (((\Selector27~0_combout  & \Add3~117_sumout )) # (\Add4~117_sumout ))) ) ) # ( 
// !\Selector27~2_combout  )

	.dataa(!\Selector48~0_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\Add4~117_sumout ),
	.datad(!\Add3~117_sumout ),
	.datae(!\Selector27~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~3 .extended_lut = "off";
defparam \Selector27~3 .lut_mask = 64'hFFFF0537FFFF0537;
defparam \Selector27~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N6
cyclonev_lcell_comb \memaddr_M[29]~feeder (
// Equation(s):
// \memaddr_M[29]~feeder_combout  = ( \Selector27~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memaddr_M[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memaddr_M[29]~feeder .extended_lut = "off";
defparam \memaddr_M[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memaddr_M[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N8
dffeas \memaddr_M[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[29] .is_wysiwyg = "true";
defparam \memaddr_M[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N36
cyclonev_lcell_comb \mem_fwd[29]~120 (
// Equation(s):
// \mem_fwd[29]~120_combout  = ( memaddr_M[29] & ( !\ldmem_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ldmem_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[29]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[29]~120 .extended_lut = "off";
defparam \mem_fwd[29]~120 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mem_fwd[29]~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N43
dffeas \RTreg_A[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[29] .is_wysiwyg = "true";
defparam \RTreg_A[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N47
dffeas \wmemval_M[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[29] .is_wysiwyg = "true";
defparam \wmemval_M[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N38
dffeas \dmem_rtl_0_bypass[87] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[29]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N49
dffeas \dmem_rtl_0_bypass[88] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[29]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F10000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N36
cyclonev_lcell_comb \mem_fwd[29]~131 (
// Equation(s):
// \mem_fwd[29]~131_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[4]~7_combout  & ((!dmem_rtl_0_bypass[88] & (dmem_rtl_0_bypass[87])) # (dmem_rtl_0_bypass[88] & ((!\dmem~5_combout  & 
// ((\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[87])))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[4]~7_combout  & ((!dmem_rtl_0_bypass[88] & (dmem_rtl_0_bypass[87])) # 
// (dmem_rtl_0_bypass[88] & ((!\dmem~5_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[87])))))) ) )

	.dataa(!dmem_rtl_0_bypass[87]),
	.datab(!\mem_fwd[4]~7_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datad(!dmem_rtl_0_bypass[88]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem~5_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[29]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[29]~131 .extended_lut = "on";
defparam \mem_fwd[29]~131 .lut_mask = 64'h1103110311111111;
defparam \mem_fwd[29]~131 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N48
cyclonev_lcell_comb \mem_fwd[29]~121 (
// Equation(s):
// \mem_fwd[29]~121_combout  = ( \mem_fwd[29]~131_combout  ) # ( !\mem_fwd[29]~131_combout  & ( \mem_fwd[29]~120_combout  ) )

	.dataa(gnd),
	.datab(!\mem_fwd[29]~120_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_fwd[29]~131_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[29]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[29]~121 .extended_lut = "off";
defparam \mem_fwd[29]~121 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \mem_fwd[29]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N36
cyclonev_lcell_comb \regs[0][29]~feeder (
// Equation(s):
// \regs[0][29]~feeder_combout  = ( \mem_fwd[29]~121_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[29]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][29]~feeder .extended_lut = "off";
defparam \regs[0][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N38
dffeas \regs[0][29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][29] .is_wysiwyg = "true";
defparam \regs[0][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N30
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \regs[10][29]~q  & ( \imem~11_combout  & ( (!\imem~10_combout  & (\regs[0][29]~q )) # (\imem~10_combout  & ((\regs[5][29]~q ))) ) ) ) # ( !\regs[10][29]~q  & ( \imem~11_combout  & ( (!\imem~10_combout  & (\regs[0][29]~q )) # 
// (\imem~10_combout  & ((\regs[5][29]~q ))) ) ) ) # ( \regs[10][29]~q  & ( !\imem~11_combout  & ( (!\imem~10_combout ) # (\regs[15][29]~q ) ) ) ) # ( !\regs[10][29]~q  & ( !\imem~11_combout  & ( (\regs[15][29]~q  & \imem~10_combout ) ) ) )

	.dataa(!\regs[0][29]~q ),
	.datab(!\regs[15][29]~q ),
	.datac(!\imem~10_combout ),
	.datad(!\regs[5][29]~q ),
	.datae(!\regs[10][29]~q ),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N39
cyclonev_lcell_comb \RSreg_D[29]~40 (
// Equation(s):
// \RSreg_D[29]~40_combout  = ( \Selector27~3_combout  & ( \RSreg_D[1]~15_combout  ) )

	.dataa(!\RSreg_D[1]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[29]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[29]~40 .extended_lut = "off";
defparam \RSreg_D[29]~40 .lut_mask = 64'h0000000055555555;
defparam \RSreg_D[29]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y15_N24
cyclonev_lcell_comb \RSreg_D[29]~41 (
// Equation(s):
// \RSreg_D[29]~41_combout  = ( \comb~3_combout  & ( \mem_fwd[29]~120_combout  & ( \RSreg_D[29]~40_combout  ) ) ) # ( !\comb~3_combout  & ( \mem_fwd[29]~120_combout  & ( ((\RSreg_D[29]~40_combout ) # (\rs_match_M~combout )) # (\Mux2~0_combout ) ) ) ) # ( 
// \comb~3_combout  & ( !\mem_fwd[29]~120_combout  & ( \RSreg_D[29]~40_combout  ) ) ) # ( !\comb~3_combout  & ( !\mem_fwd[29]~120_combout  & ( ((!\rs_match_M~combout  & (\Mux2~0_combout )) # (\rs_match_M~combout  & ((\mem_fwd[29]~131_combout )))) # 
// (\RSreg_D[29]~40_combout ) ) ) )

	.dataa(!\Mux2~0_combout ),
	.datab(!\mem_fwd[29]~131_combout ),
	.datac(!\rs_match_M~combout ),
	.datad(!\RSreg_D[29]~40_combout ),
	.datae(!\comb~3_combout ),
	.dataf(!\mem_fwd[29]~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[29]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[29]~41 .extended_lut = "off";
defparam \RSreg_D[29]~41 .lut_mask = 64'h53FF00FF5FFF00FF;
defparam \RSreg_D[29]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y15_N26
dffeas \aluin1_A[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[29]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[29] .is_wysiwyg = "true";
defparam \aluin1_A[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N48
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( aluin2_A[0] & ( aluin1_A[28] & ( (!aluin2_A[1]) # (aluin1_A[30]) ) ) ) # ( !aluin2_A[0] & ( aluin1_A[28] & ( (!aluin2_A[1] & ((aluin1_A[27]))) # (aluin2_A[1] & (aluin1_A[29])) ) ) ) # ( aluin2_A[0] & ( !aluin1_A[28] & ( 
// (aluin2_A[1] & aluin1_A[30]) ) ) ) # ( !aluin2_A[0] & ( !aluin1_A[28] & ( (!aluin2_A[1] & ((aluin1_A[27]))) # (aluin2_A[1] & (aluin1_A[29])) ) ) )

	.dataa(!aluin1_A[29]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[27]),
	.datad(!aluin1_A[30]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N15
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( aluin1_A[21] & ( aluin1_A[19] & ( (!aluin2_A[0]) # ((!aluin2_A[1] & ((aluin1_A[20]))) # (aluin2_A[1] & (aluin1_A[22]))) ) ) ) # ( !aluin1_A[21] & ( aluin1_A[19] & ( (!aluin2_A[1] & ((!aluin2_A[0]) # ((aluin1_A[20])))) # 
// (aluin2_A[1] & (aluin2_A[0] & (aluin1_A[22]))) ) ) ) # ( aluin1_A[21] & ( !aluin1_A[19] & ( (!aluin2_A[1] & (aluin2_A[0] & ((aluin1_A[20])))) # (aluin2_A[1] & ((!aluin2_A[0]) # ((aluin1_A[22])))) ) ) ) # ( !aluin1_A[21] & ( !aluin1_A[19] & ( (aluin2_A[0] 
// & ((!aluin2_A[1] & ((aluin1_A[20]))) # (aluin2_A[1] & (aluin1_A[22])))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[22]),
	.datad(!aluin1_A[20]),
	.datae(!aluin1_A[21]),
	.dataf(!aluin1_A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h0123456789ABCDEF;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N36
cyclonev_lcell_comb \ShiftRight0~58 (
// Equation(s):
// \ShiftRight0~58_combout  = ( \ShiftRight0~49_combout  & ( \ShiftRight0~47_combout  & ( (!aluin2_A[3]) # ((!aluin2_A[2] & ((\ShiftRight0~50_combout ))) # (aluin2_A[2] & (aluin1_A[31]))) ) ) ) # ( !\ShiftRight0~49_combout  & ( \ShiftRight0~47_combout  & ( 
// (!aluin2_A[2] & (((!aluin2_A[3]) # (\ShiftRight0~50_combout )))) # (aluin2_A[2] & (aluin1_A[31] & ((aluin2_A[3])))) ) ) ) # ( \ShiftRight0~49_combout  & ( !\ShiftRight0~47_combout  & ( (!aluin2_A[2] & (((\ShiftRight0~50_combout  & aluin2_A[3])))) # 
// (aluin2_A[2] & (((!aluin2_A[3])) # (aluin1_A[31]))) ) ) ) # ( !\ShiftRight0~49_combout  & ( !\ShiftRight0~47_combout  & ( (aluin2_A[3] & ((!aluin2_A[2] & ((\ShiftRight0~50_combout ))) # (aluin2_A[2] & (aluin1_A[31])))) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!\ShiftRight0~50_combout ),
	.datac(!aluin2_A[2]),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftRight0~49_combout ),
	.dataf(!\ShiftRight0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~58 .extended_lut = "off";
defparam \ShiftRight0~58 .lut_mask = 64'h00350F35F035FF35;
defparam \ShiftRight0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N18
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( aluin2_A[1] & ( aluin1_A[14] & ( (aluin2_A[0]) # (aluin1_A[13]) ) ) ) # ( !aluin2_A[1] & ( aluin1_A[14] & ( (!aluin2_A[0] & (aluin1_A[11])) # (aluin2_A[0] & ((aluin1_A[12]))) ) ) ) # ( aluin2_A[1] & ( !aluin1_A[14] & ( 
// (aluin1_A[13] & !aluin2_A[0]) ) ) ) # ( !aluin2_A[1] & ( !aluin1_A[14] & ( (!aluin2_A[0] & (aluin1_A[11])) # (aluin2_A[0] & ((aluin1_A[12]))) ) ) )

	.dataa(!aluin1_A[13]),
	.datab(!aluin1_A[11]),
	.datac(!aluin2_A[0]),
	.datad(!aluin1_A[12]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin1_A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h303F5050303F5F5F;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N6
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( aluin1_A[9] & ( aluin1_A[7] & ( (!aluin2_A[0]) # ((!aluin2_A[1] & ((aluin1_A[8]))) # (aluin2_A[1] & (aluin1_A[10]))) ) ) ) # ( !aluin1_A[9] & ( aluin1_A[7] & ( (!aluin2_A[0] & (((!aluin2_A[1])))) # (aluin2_A[0] & 
// ((!aluin2_A[1] & ((aluin1_A[8]))) # (aluin2_A[1] & (aluin1_A[10])))) ) ) ) # ( aluin1_A[9] & ( !aluin1_A[7] & ( (!aluin2_A[0] & (((aluin2_A[1])))) # (aluin2_A[0] & ((!aluin2_A[1] & ((aluin1_A[8]))) # (aluin2_A[1] & (aluin1_A[10])))) ) ) ) # ( !aluin1_A[9] 
// & ( !aluin1_A[7] & ( (aluin2_A[0] & ((!aluin2_A[1] & ((aluin1_A[8]))) # (aluin2_A[1] & (aluin1_A[10])))) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin1_A[10]),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[8]),
	.datae(!aluin1_A[9]),
	.dataf(!aluin1_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N21
cyclonev_lcell_comb \ShiftRight0~59 (
// Equation(s):
// \ShiftRight0~59_combout  = ( aluin2_A[1] & ( aluin2_A[0] & ( aluin1_A[6] ) ) ) # ( !aluin2_A[1] & ( aluin2_A[0] & ( aluin1_A[4] ) ) ) # ( aluin2_A[1] & ( !aluin2_A[0] & ( aluin1_A[5] ) ) ) # ( !aluin2_A[1] & ( !aluin2_A[0] & ( aluin1_A[3] ) ) )

	.dataa(!aluin1_A[4]),
	.datab(!aluin1_A[3]),
	.datac(!aluin1_A[6]),
	.datad(!aluin1_A[5]),
	.datae(!aluin2_A[1]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~59 .extended_lut = "off";
defparam \ShiftRight0~59 .lut_mask = 64'h333300FF55550F0F;
defparam \ShiftRight0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N18
cyclonev_lcell_comb \ShiftRight0~60 (
// Equation(s):
// \ShiftRight0~60_combout  = ( \ShiftRight0~46_combout  & ( \ShiftRight0~59_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftRight0~45_combout ))) # (aluin2_A[2] & (((\ShiftRight0~44_combout ) # (aluin2_A[3])))) ) ) ) # ( !\ShiftRight0~46_combout  & 
// ( \ShiftRight0~59_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftRight0~45_combout ))) # (aluin2_A[2] & (((!aluin2_A[3] & \ShiftRight0~44_combout )))) ) ) ) # ( \ShiftRight0~46_combout  & ( !\ShiftRight0~59_combout  & ( (!aluin2_A[2] & 
// (\ShiftRight0~45_combout  & (aluin2_A[3]))) # (aluin2_A[2] & (((\ShiftRight0~44_combout ) # (aluin2_A[3])))) ) ) ) # ( !\ShiftRight0~46_combout  & ( !\ShiftRight0~59_combout  & ( (!aluin2_A[2] & (\ShiftRight0~45_combout  & (aluin2_A[3]))) # (aluin2_A[2] & 
// (((!aluin2_A[3] & \ShiftRight0~44_combout )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~45_combout ),
	.datac(!aluin2_A[3]),
	.datad(!\ShiftRight0~44_combout ),
	.datae(!\ShiftRight0~46_combout ),
	.dataf(!\ShiftRight0~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~60 .extended_lut = "off";
defparam \ShiftRight0~60 .lut_mask = 64'h02520757A2F2A7F7;
defparam \ShiftRight0~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N59
dffeas \pcpred_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[3] .is_wysiwyg = "true";
defparam \pcpred_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N24
cyclonev_lcell_comb \Selector53~1 (
// Equation(s):
// \Selector53~1_combout  = ( aluin2_A[3] & ( \Selector33~0_combout  & ( ((\Selector49~1_combout  & (!aluin1_A[3] $ (!alufunc_A[3])))) # (pcpred_A[3]) ) ) ) # ( !aluin2_A[3] & ( \Selector33~0_combout  & ( ((\Selector49~1_combout  & alufunc_A[3])) # 
// (pcpred_A[3]) ) ) ) # ( aluin2_A[3] & ( !\Selector33~0_combout  & ( (\Selector49~1_combout  & (!aluin1_A[3] $ (!alufunc_A[3]))) ) ) ) # ( !aluin2_A[3] & ( !\Selector33~0_combout  & ( (\Selector49~1_combout  & alufunc_A[3]) ) ) )

	.dataa(!\Selector49~1_combout ),
	.datab(!pcpred_A[3]),
	.datac(!aluin1_A[3]),
	.datad(!alufunc_A[3]),
	.datae(!aluin2_A[3]),
	.dataf(!\Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~1 .extended_lut = "off";
defparam \Selector53~1 .lut_mask = 64'h0055055033773773;
defparam \Selector53~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N51
cyclonev_lcell_comb \Selector53~2 (
// Equation(s):
// \Selector53~2_combout  = ( \ShiftRight0~60_combout  & ( !\Selector53~1_combout  & ( (!\Selector56~11_combout ) # ((!\ShiftRight0~5_combout  & (!aluin1_A[31])) # (\ShiftRight0~5_combout  & ((aluin2_A[4])))) ) ) ) # ( !\ShiftRight0~60_combout  & ( 
// !\Selector53~1_combout  & ( (!\Selector56~11_combout ) # ((!aluin1_A[31]) # (\ShiftRight0~5_combout )) ) ) )

	.dataa(!\Selector56~11_combout ),
	.datab(!aluin1_A[31]),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~60_combout ),
	.dataf(!\Selector53~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~2 .extended_lut = "off";
defparam \Selector53~2 .lut_mask = 64'hEEFFEEAF00000000;
defparam \Selector53~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N57
cyclonev_lcell_comb \Selector53~3 (
// Equation(s):
// \Selector53~3_combout  = ( \Selector53~2_combout  & ( (!alufunc_A[0] & (((\Selector54~0_combout  & \ShiftRight0~58_combout )) # (\Selector53~0_combout ))) ) ) # ( !\Selector53~2_combout  & ( !alufunc_A[0] ) )

	.dataa(!\Selector54~0_combout ),
	.datab(!\Selector53~0_combout ),
	.datac(!alufunc_A[0]),
	.datad(!\ShiftRight0~58_combout ),
	.datae(!\Selector53~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~3 .extended_lut = "off";
defparam \Selector53~3 .lut_mask = 64'hF0F03070F0F03070;
defparam \Selector53~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[2]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X11_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[2]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N39
cyclonev_lcell_comb \mem_fwd[2]~20 (
// Equation(s):
// \mem_fwd[2]~20_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (dmem_rtl_0_bypass[34] & \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (dmem_rtl_0_bypass[34] & 
// \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) )

	.dataa(!dmem_rtl_0_bypass[34]),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[2]~20 .extended_lut = "off";
defparam \mem_fwd[2]~20 .lut_mask = 64'h0055005505050505;
defparam \mem_fwd[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N36
cyclonev_lcell_comb \mem_fwd[2]~23 (
// Equation(s):
// \mem_fwd[2]~23_combout  = ( dmem_rtl_0_bypass[33] & ( (\mem_fwd[2]~20_combout  & (\mem_fwd[4]~7_combout  & !\dmem~5_combout )) ) ) # ( !dmem_rtl_0_bypass[33] & ( (\mem_fwd[4]~7_combout  & ((!dmem_rtl_0_bypass[34]) # ((\dmem~5_combout ) # 
// (\mem_fwd[2]~20_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[34]),
	.datab(!\mem_fwd[2]~20_combout ),
	.datac(!\mem_fwd[4]~7_combout ),
	.datad(!\dmem~5_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[2]~23 .extended_lut = "off";
defparam \mem_fwd[2]~23 .lut_mask = 64'h0B0F0B0F03000300;
defparam \mem_fwd[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N54
cyclonev_lcell_comb \regs[0][2]~feeder (
// Equation(s):
// \regs[0][2]~feeder_combout  = ( \mem_fwd[2]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][2]~feeder .extended_lut = "off";
defparam \regs[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N56
dffeas \regs[0][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][2] .is_wysiwyg = "true";
defparam \regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N10
dffeas \regs[10][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][2] .is_wysiwyg = "true";
defparam \regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N45
cyclonev_lcell_comb \regs[5][2]~feeder (
// Equation(s):
// \regs[5][2]~feeder_combout  = ( \mem_fwd[2]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][2]~feeder .extended_lut = "off";
defparam \regs[5][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N47
dffeas \regs[5][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][2] .is_wysiwyg = "true";
defparam \regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N9
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( \regs[10][2]~q  & ( \regs[5][2]~q  & ( (!\imem~10_combout  & (((!\imem~11_combout )) # (\regs[0][2]~q ))) # (\imem~10_combout  & (((\imem~11_combout ) # (\regs[15][2]~q )))) ) ) ) # ( !\regs[10][2]~q  & ( \regs[5][2]~q  & ( 
// (!\imem~10_combout  & (\regs[0][2]~q  & ((\imem~11_combout )))) # (\imem~10_combout  & (((\imem~11_combout ) # (\regs[15][2]~q )))) ) ) ) # ( \regs[10][2]~q  & ( !\regs[5][2]~q  & ( (!\imem~10_combout  & (((!\imem~11_combout )) # (\regs[0][2]~q ))) # 
// (\imem~10_combout  & (((\regs[15][2]~q  & !\imem~11_combout )))) ) ) ) # ( !\regs[10][2]~q  & ( !\regs[5][2]~q  & ( (!\imem~10_combout  & (\regs[0][2]~q  & ((\imem~11_combout )))) # (\imem~10_combout  & (((\regs[15][2]~q  & !\imem~11_combout )))) ) ) )

	.dataa(!\regs[0][2]~q ),
	.datab(!\imem~10_combout ),
	.datac(!\regs[15][2]~q ),
	.datad(!\imem~11_combout ),
	.datae(!\regs[10][2]~q ),
	.dataf(!\regs[5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'h0344CF440377CF77;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N12
cyclonev_lcell_comb \RSreg_D[2]~5 (
// Equation(s):
// \RSreg_D[2]~5_combout  = ( \mem_fwd[2]~23_combout  & ( \Mux29~0_combout  & ( (!\comb~3_combout ) # (\Selector54~5_combout ) ) ) ) # ( !\mem_fwd[2]~23_combout  & ( \Mux29~0_combout  & ( (!\comb~3_combout  & ((!\rs_match_M~combout ) # 
// ((\mem_fwd[2]~181_combout )))) # (\comb~3_combout  & (((\Selector54~5_combout )))) ) ) ) # ( \mem_fwd[2]~23_combout  & ( !\Mux29~0_combout  & ( (!\comb~3_combout  & (\rs_match_M~combout )) # (\comb~3_combout  & ((\Selector54~5_combout ))) ) ) ) # ( 
// !\mem_fwd[2]~23_combout  & ( !\Mux29~0_combout  & ( (!\comb~3_combout  & (\rs_match_M~combout  & (\mem_fwd[2]~181_combout ))) # (\comb~3_combout  & (((\Selector54~5_combout )))) ) ) )

	.dataa(!\comb~3_combout ),
	.datab(!\rs_match_M~combout ),
	.datac(!\mem_fwd[2]~181_combout ),
	.datad(!\Selector54~5_combout ),
	.datae(!\mem_fwd[2]~23_combout ),
	.dataf(!\Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[2]~5 .extended_lut = "off";
defparam \RSreg_D[2]~5 .lut_mask = 64'h025722778ADFAAFF;
defparam \RSreg_D[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y10_N14
dffeas \aluin1_A[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[2] .is_wysiwyg = "true";
defparam \aluin1_A[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N18
cyclonev_lcell_comb \Selector54~4 (
// Equation(s):
// \Selector54~4_combout  = ( alufunc_A[2] & ( alufunc_A[3] & ( (!aluin1_A[2]) # (!aluin2_A[2]) ) ) ) # ( !alufunc_A[2] & ( alufunc_A[3] & ( \Add4~21_sumout  ) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] & ( (aluin1_A[2] & aluin2_A[2]) ) ) ) # ( !alufunc_A[2] & ( 
// !alufunc_A[3] & ( \Add3~21_sumout  ) ) )

	.dataa(!\Add4~21_sumout ),
	.datab(!aluin1_A[2]),
	.datac(!\Add3~21_sumout ),
	.datad(!aluin2_A[2]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~4 .extended_lut = "off";
defparam \Selector54~4 .lut_mask = 64'h0F0F00335555FFCC;
defparam \Selector54~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N27
cyclonev_lcell_comb \Selector54~5 (
// Equation(s):
// \Selector54~5_combout  = ( \ShiftRight0~40_combout  & ( \Selector54~3_combout  & ( (!alufunc_A[0] & (((\Selector54~1_combout  & \Selector54~4_combout )) # (\Selector54~0_combout ))) ) ) ) # ( !\ShiftRight0~40_combout  & ( \Selector54~3_combout  & ( 
// (\Selector54~1_combout  & (\Selector54~4_combout  & !alufunc_A[0])) ) ) ) # ( \ShiftRight0~40_combout  & ( !\Selector54~3_combout  & ( !alufunc_A[0] ) ) ) # ( !\ShiftRight0~40_combout  & ( !\Selector54~3_combout  & ( !alufunc_A[0] ) ) )

	.dataa(!\Selector54~1_combout ),
	.datab(!\Selector54~4_combout ),
	.datac(!alufunc_A[0]),
	.datad(!\Selector54~0_combout ),
	.datae(!\ShiftRight0~40_combout ),
	.dataf(!\Selector54~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~5 .extended_lut = "off";
defparam \Selector54~5 .lut_mask = 64'hF0F0F0F0101010F0;
defparam \Selector54~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[13]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N24
cyclonev_lcell_comb \mem_fwd[13]~185 (
// Equation(s):
// \mem_fwd[13]~185_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((\mem_fwd[4]~7_combout  & ((!\mem_fwd[13]~12_combout  & (dmem_rtl_0_bypass[55])) # (\mem_fwd[13]~12_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout )))))) 
// # (\mem_fwd[13]~11_combout ) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((\mem_fwd[4]~7_combout  & ((!\mem_fwd[13]~12_combout  & (dmem_rtl_0_bypass[55])) # (\mem_fwd[13]~12_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout 
// )))))) # (\mem_fwd[13]~11_combout ) ) )

	.dataa(!dmem_rtl_0_bypass[55]),
	.datab(!\mem_fwd[4]~7_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datad(!\mem_fwd[13]~12_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\mem_fwd[13]~11_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[13]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[13]~185 .extended_lut = "on";
defparam \mem_fwd[13]~185 .lut_mask = 64'h11031103FFFFFFFF;
defparam \mem_fwd[13]~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N19
dffeas \regs[1][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~185_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][13] .is_wysiwyg = "true";
defparam \regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N0
cyclonev_lcell_comb \regs[9][13]~feeder (
// Equation(s):
// \regs[9][13]~feeder_combout  = ( \mem_fwd[13]~185_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[13]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][13]~feeder .extended_lut = "off";
defparam \regs[9][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N1
dffeas \regs[9][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][13] .is_wysiwyg = "true";
defparam \regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N32
dffeas \regs[13][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~185_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][13] .is_wysiwyg = "true";
defparam \regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N30
cyclonev_lcell_comb \Mux50~1 (
// Equation(s):
// \Mux50~1_combout  = ( \regs[13][13]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & ((\regs[9][13]~q ))) # (\imem~30_combout  & (\regs[1][13]~q )) ) ) ) # ( !\regs[13][13]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & ((\regs[9][13]~q ))) # 
// (\imem~30_combout  & (\regs[1][13]~q )) ) ) ) # ( \regs[13][13]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout ) # (\regs[5][13]~q ) ) ) ) # ( !\regs[13][13]~q  & ( !\imem~31_combout  & ( (\regs[5][13]~q  & \imem~30_combout ) ) ) )

	.dataa(!\regs[5][13]~q ),
	.datab(!\regs[1][13]~q ),
	.datac(!\regs[9][13]~q ),
	.datad(!\imem~30_combout ),
	.datae(!\regs[13][13]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~1 .extended_lut = "off";
defparam \Mux50~1 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N32
dffeas \regs[7][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~185_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][13] .is_wysiwyg = "true";
defparam \regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N38
dffeas \regs[11][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~185_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][13] .is_wysiwyg = "true";
defparam \regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N36
cyclonev_lcell_comb \regs[3][13]~feeder (
// Equation(s):
// \regs[3][13]~feeder_combout  = ( \mem_fwd[13]~185_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[13]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][13]~feeder .extended_lut = "off";
defparam \regs[3][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N37
dffeas \regs[3][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][13] .is_wysiwyg = "true";
defparam \regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N36
cyclonev_lcell_comb \Mux50~3 (
// Equation(s):
// \Mux50~3_combout  = ( \regs[11][13]~q  & ( \regs[3][13]~q  & ( ((!\imem~30_combout  & ((\regs[15][13]~q ))) # (\imem~30_combout  & (\regs[7][13]~q ))) # (\imem~31_combout ) ) ) ) # ( !\regs[11][13]~q  & ( \regs[3][13]~q  & ( (!\imem~31_combout  & 
// ((!\imem~30_combout  & ((\regs[15][13]~q ))) # (\imem~30_combout  & (\regs[7][13]~q )))) # (\imem~31_combout  & (((\imem~30_combout )))) ) ) ) # ( \regs[11][13]~q  & ( !\regs[3][13]~q  & ( (!\imem~31_combout  & ((!\imem~30_combout  & ((\regs[15][13]~q ))) 
// # (\imem~30_combout  & (\regs[7][13]~q )))) # (\imem~31_combout  & (((!\imem~30_combout )))) ) ) ) # ( !\regs[11][13]~q  & ( !\regs[3][13]~q  & ( (!\imem~31_combout  & ((!\imem~30_combout  & ((\regs[15][13]~q ))) # (\imem~30_combout  & (\regs[7][13]~q 
// )))) ) ) )

	.dataa(!\imem~31_combout ),
	.datab(!\regs[7][13]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[15][13]~q ),
	.datae(!\regs[11][13]~q ),
	.dataf(!\regs[3][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~3 .extended_lut = "off";
defparam \Mux50~3 .lut_mask = 64'h02A252F207A757F7;
defparam \Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N7
dffeas \regs[4][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~185_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][13] .is_wysiwyg = "true";
defparam \regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N10
dffeas \regs[8][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~185_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][13] .is_wysiwyg = "true";
defparam \regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N50
dffeas \regs[12][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~185_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][13] .is_wysiwyg = "true";
defparam \regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N48
cyclonev_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = ( \regs[12][13]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & ((\regs[8][13]~q ))) # (\imem~30_combout  & (\regs[0][13]~q )) ) ) ) # ( !\regs[12][13]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & ((\regs[8][13]~q ))) # 
// (\imem~30_combout  & (\regs[0][13]~q )) ) ) ) # ( \regs[12][13]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout ) # (\regs[4][13]~q ) ) ) ) # ( !\regs[12][13]~q  & ( !\imem~31_combout  & ( (\imem~30_combout  & \regs[4][13]~q ) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs[0][13]~q ),
	.datac(!\regs[4][13]~q ),
	.datad(!\regs[8][13]~q ),
	.datae(!\regs[12][13]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~0 .extended_lut = "off";
defparam \Mux50~0 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N49
dffeas \regs[2][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~185_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][13] .is_wysiwyg = "true";
defparam \regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N26
dffeas \regs[14][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[13]~185_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][13] .is_wysiwyg = "true";
defparam \regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N39
cyclonev_lcell_comb \regs[6][13]~feeder (
// Equation(s):
// \regs[6][13]~feeder_combout  = ( \mem_fwd[13]~185_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[13]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][13]~feeder .extended_lut = "off";
defparam \regs[6][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N40
dffeas \regs[6][13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][13] .is_wysiwyg = "true";
defparam \regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N24
cyclonev_lcell_comb \Mux50~2 (
// Equation(s):
// \Mux50~2_combout  = ( \regs[14][13]~q  & ( \regs[6][13]~q  & ( (!\imem~31_combout ) # ((!\imem~30_combout  & (\regs[10][13]~q )) # (\imem~30_combout  & ((\regs[2][13]~q )))) ) ) ) # ( !\regs[14][13]~q  & ( \regs[6][13]~q  & ( (!\imem~31_combout  & 
// (((\imem~30_combout )))) # (\imem~31_combout  & ((!\imem~30_combout  & (\regs[10][13]~q )) # (\imem~30_combout  & ((\regs[2][13]~q ))))) ) ) ) # ( \regs[14][13]~q  & ( !\regs[6][13]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout )))) # 
// (\imem~31_combout  & ((!\imem~30_combout  & (\regs[10][13]~q )) # (\imem~30_combout  & ((\regs[2][13]~q ))))) ) ) ) # ( !\regs[14][13]~q  & ( !\regs[6][13]~q  & ( (\imem~31_combout  & ((!\imem~30_combout  & (\regs[10][13]~q )) # (\imem~30_combout  & 
// ((\regs[2][13]~q ))))) ) ) )

	.dataa(!\regs[10][13]~q ),
	.datab(!\imem~31_combout ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[2][13]~q ),
	.datae(!\regs[14][13]~q ),
	.dataf(!\regs[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~2 .extended_lut = "off";
defparam \Mux50~2 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N30
cyclonev_lcell_comb \Mux50~4 (
// Equation(s):
// \Mux50~4_combout  = ( \imem~33_combout  & ( \imem~32_combout  & ( \Mux50~2_combout  ) ) ) # ( !\imem~33_combout  & ( \imem~32_combout  & ( \Mux50~3_combout  ) ) ) # ( \imem~33_combout  & ( !\imem~32_combout  & ( \Mux50~0_combout  ) ) ) # ( 
// !\imem~33_combout  & ( !\imem~32_combout  & ( \Mux50~1_combout  ) ) )

	.dataa(!\Mux50~1_combout ),
	.datab(!\Mux50~3_combout ),
	.datac(!\Mux50~0_combout ),
	.datad(!\Mux50~2_combout ),
	.datae(!\imem~33_combout ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~4 .extended_lut = "off";
defparam \Mux50~4 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \RTval_D[13]~1 (
// Equation(s):
// \RTval_D[13]~1_combout  = ( \Mux50~4_combout  & ( \rt_match_A~combout  & ( \Selector43~2_combout  ) ) ) # ( !\Mux50~4_combout  & ( \rt_match_A~combout  & ( \Selector43~2_combout  ) ) ) # ( \Mux50~4_combout  & ( !\rt_match_A~combout  & ( 
// (!\rt_match_M~combout ) # (\mem_fwd[13]~185_combout ) ) ) ) # ( !\Mux50~4_combout  & ( !\rt_match_A~combout  & ( (\rt_match_M~combout  & \mem_fwd[13]~185_combout ) ) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!\Selector43~2_combout ),
	.datac(!\mem_fwd[13]~185_combout ),
	.datad(gnd),
	.datae(!\Mux50~4_combout ),
	.dataf(!\rt_match_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[13]~1 .extended_lut = "off";
defparam \RTval_D[13]~1 .lut_mask = 64'h0505AFAF33333333;
defparam \RTval_D[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N0
cyclonev_lcell_comb \aluin2_A~2 (
// Equation(s):
// \aluin2_A~2_combout  = ( \aluin2_A~0_combout  ) # ( !\aluin2_A~0_combout  & ( (\RTval_D[13]~1_combout  & ((!\comb~5_combout ) # (!\WideOr2~0_combout ))) ) )

	.dataa(!\comb~5_combout ),
	.datab(!\WideOr2~0_combout ),
	.datac(!\RTval_D[13]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~2 .extended_lut = "off";
defparam \aluin2_A~2 .lut_mask = 64'h0E0E0E0EFFFFFFFF;
defparam \aluin2_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N1
dffeas \aluin2_A[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[13] .is_wysiwyg = "true";
defparam \aluin2_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N30
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( aluin2_A[10] ) + ( aluin1_A[10] ) + ( \Add3~58  ))
// \Add3~54  = CARRY(( aluin2_A[10] ) + ( aluin1_A[10] ) + ( \Add3~58  ))

	.dataa(gnd),
	.datab(!aluin1_A[10]),
	.datac(!aluin2_A[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N33
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( aluin2_A[11] ) + ( aluin1_A[11] ) + ( \Add3~54  ))
// \Add3~50  = CARRY(( aluin2_A[11] ) + ( aluin1_A[11] ) + ( \Add3~54  ))

	.dataa(!aluin1_A[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin2_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N36
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( aluin2_A[12] ) + ( aluin1_A[12] ) + ( \Add3~50  ))
// \Add3~18  = CARRY(( aluin2_A[12] ) + ( aluin1_A[12] ) + ( \Add3~50  ))

	.dataa(!aluin2_A[12]),
	.datab(gnd),
	.datac(!aluin1_A[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N39
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \aluin1_A[13]~DUPLICATE_q  ) + ( aluin2_A[13] ) + ( \Add3~18  ))
// \Add3~14  = CARRY(( \aluin1_A[13]~DUPLICATE_q  ) + ( aluin2_A[13] ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(!\aluin1_A[13]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[13]),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FF0000003333;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N54
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( \ShiftRight0~26_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & (\ShiftRight0~28_combout )) # (aluin2_A[2] & ((\ShiftRight0~29_combout ))) ) ) ) # ( !\ShiftRight0~26_combout  & ( aluin2_A[3] & ( (!aluin2_A[2] & 
// (\ShiftRight0~28_combout )) # (aluin2_A[2] & ((\ShiftRight0~29_combout ))) ) ) ) # ( \ShiftRight0~26_combout  & ( !aluin2_A[3] & ( (!aluin2_A[2]) # (\ShiftRight0~27_combout ) ) ) ) # ( !\ShiftRight0~26_combout  & ( !aluin2_A[3] & ( 
// (\ShiftRight0~27_combout  & aluin2_A[2]) ) ) )

	.dataa(!\ShiftRight0~28_combout ),
	.datab(!\ShiftRight0~27_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~29_combout ),
	.datae(!\ShiftRight0~26_combout ),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h0303F3F3505F505F;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N18
cyclonev_lcell_comb \Selector42~2 (
// Equation(s):
// \Selector42~2_combout  = ( \ShiftRight0~30_combout  & ( \ShiftRight0~31_combout  & ( (\Selector56~11_combout  & ((aluin1_A[31]) # (\ShiftRight0~5_combout ))) ) ) ) # ( !\ShiftRight0~30_combout  & ( \ShiftRight0~31_combout  & ( (\Selector56~11_combout  & 
// ((!\ShiftRight0~5_combout  & (aluin1_A[31])) # (\ShiftRight0~5_combout  & ((aluin2_A[4]))))) ) ) ) # ( \ShiftRight0~30_combout  & ( !\ShiftRight0~31_combout  & ( (\Selector56~11_combout  & ((!\ShiftRight0~5_combout  & (aluin1_A[31])) # 
// (\ShiftRight0~5_combout  & ((!aluin2_A[4]))))) ) ) ) # ( !\ShiftRight0~30_combout  & ( !\ShiftRight0~31_combout  & ( (!\ShiftRight0~5_combout  & (aluin1_A[31] & \Selector56~11_combout )) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!aluin1_A[31]),
	.datac(!\Selector56~11_combout ),
	.datad(!aluin2_A[4]),
	.datae(!\ShiftRight0~30_combout ),
	.dataf(!\ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~2 .extended_lut = "off";
defparam \Selector42~2 .lut_mask = 64'h0202070202070707;
defparam \Selector42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N0
cyclonev_lcell_comb \Selector42~4 (
// Equation(s):
// \Selector42~4_combout  = ( \Add4~9_sumout  & ( \Selector42~2_combout  ) ) # ( !\Add4~9_sumout  & ( \Selector42~2_combout  ) ) # ( \Add4~9_sumout  & ( !\Selector42~2_combout  & ( (((\Add3~9_sumout  & \Selector49~0_combout )) # (\Selector42~0_combout )) # 
// (\Selector48~0_combout ) ) ) ) # ( !\Add4~9_sumout  & ( !\Selector42~2_combout  & ( ((\Add3~9_sumout  & \Selector49~0_combout )) # (\Selector42~0_combout ) ) ) )

	.dataa(!\Add3~9_sumout ),
	.datab(!\Selector48~0_combout ),
	.datac(!\Selector42~0_combout ),
	.datad(!\Selector49~0_combout ),
	.datae(!\Add4~9_sumout ),
	.dataf(!\Selector42~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~4 .extended_lut = "off";
defparam \Selector42~4 .lut_mask = 64'h0F5F3F7FFFFFFFFF;
defparam \Selector42~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N2
dffeas \memaddr_M[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector42~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[14] .is_wysiwyg = "true";
defparam \memaddr_M[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[16]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y10_N1
dffeas \dmem_rtl_0_bypass[61] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[16]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \mem_fwd[16]~135 (
// Equation(s):
// \mem_fwd[16]~135_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((\mem_fwd[4]~7_combout  & ((!\mem_fwd[16]~97_combout  & ((dmem_rtl_0_bypass[61]))) # (\mem_fwd[16]~97_combout  & (\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ))))) 
// # (\mem_fwd[16]~98_combout ) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((\mem_fwd[4]~7_combout  & ((!\mem_fwd[16]~97_combout  & ((dmem_rtl_0_bypass[61]))) # (\mem_fwd[16]~97_combout  & (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout 
// ))))) # (\mem_fwd[16]~98_combout ) ) )

	.dataa(!\mem_fwd[16]~98_combout ),
	.datab(!\mem_fwd[16]~97_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datad(!dmem_rtl_0_bypass[61]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\mem_fwd[4]~7_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[16]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[16]~135 .extended_lut = "on";
defparam \mem_fwd[16]~135 .lut_mask = 64'h5555555557DF57DF;
defparam \mem_fwd[16]~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N11
dffeas \regs[9][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~135_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][16] .is_wysiwyg = "true";
defparam \regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N42
cyclonev_lcell_comb \regs[8][16]~feeder (
// Equation(s):
// \regs[8][16]~feeder_combout  = ( \mem_fwd[16]~135_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[16]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][16]~feeder .extended_lut = "off";
defparam \regs[8][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N43
dffeas \regs[8][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][16] .is_wysiwyg = "true";
defparam \regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N26
dffeas \regs[10][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~135_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][16] .is_wysiwyg = "true";
defparam \regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N44
dffeas \regs[11][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~135_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][16] .is_wysiwyg = "true";
defparam \regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N42
cyclonev_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = ( \regs[11][16]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[8][16]~q )) # (\imem~32_combout  & ((\regs[10][16]~q ))) ) ) ) # ( !\regs[11][16]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[8][16]~q )) # 
// (\imem~32_combout  & ((\regs[10][16]~q ))) ) ) ) # ( \regs[11][16]~q  & ( !\imem~33_combout  & ( (\imem~32_combout ) # (\regs[9][16]~q ) ) ) ) # ( !\regs[11][16]~q  & ( !\imem~33_combout  & ( (\regs[9][16]~q  & !\imem~32_combout ) ) ) )

	.dataa(!\regs[9][16]~q ),
	.datab(!\regs[8][16]~q ),
	.datac(!\regs[10][16]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[11][16]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~2 .extended_lut = "off";
defparam \Mux47~2 .lut_mask = 64'h550055FF330F330F;
defparam \Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N24
cyclonev_lcell_comb \regs[2][16]~feeder (
// Equation(s):
// \regs[2][16]~feeder_combout  = ( \mem_fwd[16]~135_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[16]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][16]~feeder .extended_lut = "off";
defparam \regs[2][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N25
dffeas \regs[2][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][16] .is_wysiwyg = "true";
defparam \regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N58
dffeas \regs[0][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~135_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][16] .is_wysiwyg = "true";
defparam \regs[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N42
cyclonev_lcell_comb \regs[1][16]~feeder (
// Equation(s):
// \regs[1][16]~feeder_combout  = ( \mem_fwd[16]~135_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[16]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][16]~feeder .extended_lut = "off";
defparam \regs[1][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N44
dffeas \regs[1][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][16] .is_wysiwyg = "true";
defparam \regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N8
dffeas \regs[3][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~135_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][16] .is_wysiwyg = "true";
defparam \regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N6
cyclonev_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = ( \regs[3][16]~q  & ( \imem~32_combout  & ( (!\imem~33_combout ) # (\regs[2][16]~q ) ) ) ) # ( !\regs[3][16]~q  & ( \imem~32_combout  & ( (\regs[2][16]~q  & \imem~33_combout ) ) ) ) # ( \regs[3][16]~q  & ( !\imem~32_combout  & ( 
// (!\imem~33_combout  & ((\regs[1][16]~q ))) # (\imem~33_combout  & (\regs[0][16]~q )) ) ) ) # ( !\regs[3][16]~q  & ( !\imem~32_combout  & ( (!\imem~33_combout  & ((\regs[1][16]~q ))) # (\imem~33_combout  & (\regs[0][16]~q )) ) ) )

	.dataa(!\regs[2][16]~q ),
	.datab(!\regs[0][16]~q ),
	.datac(!\imem~33_combout ),
	.datad(!\regs[1][16]~q ),
	.datae(!\regs[3][16]~q ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~0 .extended_lut = "off";
defparam \Mux47~0 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N37
dffeas \regs[12][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~135_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][16] .is_wysiwyg = "true";
defparam \regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N16
dffeas \regs[13][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~135_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][16] .is_wysiwyg = "true";
defparam \regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N43
dffeas \regs[15][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~135_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][16] .is_wysiwyg = "true";
defparam \regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N2
dffeas \regs[14][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~135_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][16] .is_wysiwyg = "true";
defparam \regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N0
cyclonev_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = ( \regs[14][16]~q  & ( \imem~33_combout  & ( (\imem~32_combout ) # (\regs[12][16]~q ) ) ) ) # ( !\regs[14][16]~q  & ( \imem~33_combout  & ( (\regs[12][16]~q  & !\imem~32_combout ) ) ) ) # ( \regs[14][16]~q  & ( !\imem~33_combout  & ( 
// (!\imem~32_combout  & (\regs[13][16]~q )) # (\imem~32_combout  & ((\regs[15][16]~q ))) ) ) ) # ( !\regs[14][16]~q  & ( !\imem~33_combout  & ( (!\imem~32_combout  & (\regs[13][16]~q )) # (\imem~32_combout  & ((\regs[15][16]~q ))) ) ) )

	.dataa(!\regs[12][16]~q ),
	.datab(!\regs[13][16]~q ),
	.datac(!\regs[15][16]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[14][16]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~3 .extended_lut = "off";
defparam \Mux47~3 .lut_mask = 64'h330F330F550055FF;
defparam \Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N53
dffeas \regs[6][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~135_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][16] .is_wysiwyg = "true";
defparam \regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N22
dffeas \regs[5][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~135_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][16] .is_wysiwyg = "true";
defparam \regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N8
dffeas \regs[7][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[16]~135_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][16] .is_wysiwyg = "true";
defparam \regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N15
cyclonev_lcell_comb \regs[4][16]~feeder (
// Equation(s):
// \regs[4][16]~feeder_combout  = ( \mem_fwd[16]~135_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[16]~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][16]~feeder .extended_lut = "off";
defparam \regs[4][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N17
dffeas \regs[4][16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][16] .is_wysiwyg = "true";
defparam \regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = ( \regs[7][16]~q  & ( \regs[4][16]~q  & ( (!\imem~32_combout  & (((\regs[5][16]~q ) # (\imem~33_combout )))) # (\imem~32_combout  & (((!\imem~33_combout )) # (\regs[6][16]~q ))) ) ) ) # ( !\regs[7][16]~q  & ( \regs[4][16]~q  & ( 
// (!\imem~32_combout  & (((\regs[5][16]~q ) # (\imem~33_combout )))) # (\imem~32_combout  & (\regs[6][16]~q  & (\imem~33_combout ))) ) ) ) # ( \regs[7][16]~q  & ( !\regs[4][16]~q  & ( (!\imem~32_combout  & (((!\imem~33_combout  & \regs[5][16]~q )))) # 
// (\imem~32_combout  & (((!\imem~33_combout )) # (\regs[6][16]~q ))) ) ) ) # ( !\regs[7][16]~q  & ( !\regs[4][16]~q  & ( (!\imem~32_combout  & (((!\imem~33_combout  & \regs[5][16]~q )))) # (\imem~32_combout  & (\regs[6][16]~q  & (\imem~33_combout ))) ) ) )

	.dataa(!\regs[6][16]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\imem~33_combout ),
	.datad(!\regs[5][16]~q ),
	.datae(!\regs[7][16]~q ),
	.dataf(!\regs[4][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~1 .extended_lut = "off";
defparam \Mux47~1 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N30
cyclonev_lcell_comb \Mux47~4 (
// Equation(s):
// \Mux47~4_combout  = ( \Mux47~3_combout  & ( \Mux47~1_combout  & ( (!\imem~31_combout ) # ((!\imem~30_combout  & (\Mux47~2_combout )) # (\imem~30_combout  & ((\Mux47~0_combout )))) ) ) ) # ( !\Mux47~3_combout  & ( \Mux47~1_combout  & ( (!\imem~31_combout  
// & (((\imem~30_combout )))) # (\imem~31_combout  & ((!\imem~30_combout  & (\Mux47~2_combout )) # (\imem~30_combout  & ((\Mux47~0_combout ))))) ) ) ) # ( \Mux47~3_combout  & ( !\Mux47~1_combout  & ( (!\imem~31_combout  & (((!\imem~30_combout )))) # 
// (\imem~31_combout  & ((!\imem~30_combout  & (\Mux47~2_combout )) # (\imem~30_combout  & ((\Mux47~0_combout ))))) ) ) ) # ( !\Mux47~3_combout  & ( !\Mux47~1_combout  & ( (\imem~31_combout  & ((!\imem~30_combout  & (\Mux47~2_combout )) # (\imem~30_combout  
// & ((\Mux47~0_combout ))))) ) ) )

	.dataa(!\Mux47~2_combout ),
	.datab(!\Mux47~0_combout ),
	.datac(!\imem~31_combout ),
	.datad(!\imem~30_combout ),
	.datae(!\Mux47~3_combout ),
	.dataf(!\Mux47~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~4 .extended_lut = "off";
defparam \Mux47~4 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N0
cyclonev_lcell_comb \RTval_D[16]~24 (
// Equation(s):
// \RTval_D[16]~24_combout  = ( \Selector40~2_combout  & ( \rt_match_M~combout  & ( (!\rt_match_A~combout  & ((\mem_fwd[16]~135_combout ))) # (\rt_match_A~combout  & (!alufunc_A[0])) ) ) ) # ( !\Selector40~2_combout  & ( \rt_match_M~combout  & ( 
// (!\rt_match_A~combout  & \mem_fwd[16]~135_combout ) ) ) ) # ( \Selector40~2_combout  & ( !\rt_match_M~combout  & ( (!\rt_match_A~combout  & (\Mux47~4_combout )) # (\rt_match_A~combout  & ((!alufunc_A[0]))) ) ) ) # ( !\Selector40~2_combout  & ( 
// !\rt_match_M~combout  & ( (\Mux47~4_combout  & !\rt_match_A~combout ) ) ) )

	.dataa(!\Mux47~4_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\rt_match_A~combout ),
	.datad(!\mem_fwd[16]~135_combout ),
	.datae(!\Selector40~2_combout ),
	.dataf(!\rt_match_M~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[16]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[16]~24 .extended_lut = "off";
defparam \RTval_D[16]~24 .lut_mask = 64'h50505C5C00F00CFC;
defparam \RTval_D[16]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N42
cyclonev_lcell_comb \aluin2_A~25 (
// Equation(s):
// \aluin2_A~25_combout  = ( \aluin2_A~0_combout  & ( \WideOr2~0_combout  ) ) # ( !\aluin2_A~0_combout  & ( \WideOr2~0_combout  & ( (!\comb~5_combout  & \RTval_D[16]~24_combout ) ) ) ) # ( \aluin2_A~0_combout  & ( !\WideOr2~0_combout  ) ) # ( 
// !\aluin2_A~0_combout  & ( !\WideOr2~0_combout  & ( \RTval_D[16]~24_combout  ) ) )

	.dataa(!\comb~5_combout ),
	.datab(gnd),
	.datac(!\RTval_D[16]~24_combout ),
	.datad(gnd),
	.datae(!\aluin2_A~0_combout ),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~25 .extended_lut = "off";
defparam \aluin2_A~25 .lut_mask = 64'h0F0FFFFF0A0AFFFF;
defparam \aluin2_A~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N43
dffeas \aluin2_A[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[16] .is_wysiwyg = "true";
defparam \aluin2_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N48
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( aluin2_A[3] & ( \ShiftRight0~6_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~8_combout ))) # (aluin2_A[2] & (\ShiftRight0~9_combout )) ) ) ) # ( !aluin2_A[3] & ( \ShiftRight0~6_combout  & ( (!aluin2_A[2]) # 
// (\ShiftRight0~7_combout ) ) ) ) # ( aluin2_A[3] & ( !\ShiftRight0~6_combout  & ( (!aluin2_A[2] & ((\ShiftRight0~8_combout ))) # (aluin2_A[2] & (\ShiftRight0~9_combout )) ) ) ) # ( !aluin2_A[3] & ( !\ShiftRight0~6_combout  & ( (aluin2_A[2] & 
// \ShiftRight0~7_combout ) ) ) )

	.dataa(!\ShiftRight0~9_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftRight0~7_combout ),
	.datad(!\ShiftRight0~8_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h030311DDCFCF11DD;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N18
cyclonev_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ( alufunc_A[3] & ( \Selector33~0_combout  & ( ((\Selector49~1_combout  & ((!aluin2_A[16]) # (!aluin1_A[16])))) # (pcpred_A[16]) ) ) ) # ( !alufunc_A[3] & ( \Selector33~0_combout  & ( ((aluin2_A[16] & (\Selector49~1_combout  & 
// aluin1_A[16]))) # (pcpred_A[16]) ) ) ) # ( alufunc_A[3] & ( !\Selector33~0_combout  & ( (\Selector49~1_combout  & ((!aluin2_A[16]) # (!aluin1_A[16]))) ) ) ) # ( !alufunc_A[3] & ( !\Selector33~0_combout  & ( (aluin2_A[16] & (\Selector49~1_combout  & 
// aluin1_A[16])) ) ) )

	.dataa(!aluin2_A[16]),
	.datab(!\Selector49~1_combout ),
	.datac(!aluin1_A[16]),
	.datad(!pcpred_A[16]),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~0 .extended_lut = "off";
defparam \Selector40~0 .lut_mask = 64'h0101323201FF32FF;
defparam \Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N33
cyclonev_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = ( aluin1_A[31] & ( (!\Selector40~0_combout  & ((!\Selector56~11_combout ) # ((!\ShiftRight0~10_combout  & \Selector54~6_combout )))) ) ) # ( !aluin1_A[31] & ( (!\Selector40~0_combout  & ((!\Selector56~11_combout ) # 
// ((!\ShiftRight0~10_combout ) # (!\Selector54~6_combout )))) ) )

	.dataa(!\Selector56~11_combout ),
	.datab(!\ShiftRight0~10_combout ),
	.datac(!\Selector54~6_combout ),
	.datad(!\Selector40~0_combout ),
	.datae(gnd),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~1 .extended_lut = "off";
defparam \Selector40~1 .lut_mask = 64'hFE00FE00AE00AE00;
defparam \Selector40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N0
cyclonev_lcell_comb \Selector40~2 (
// Equation(s):
// \Selector40~2_combout  = ( \Selector48~0_combout  & ( ((!\Selector40~1_combout ) # ((\Selector49~0_combout  & \Add3~97_sumout ))) # (\Add4~97_sumout ) ) ) # ( !\Selector48~0_combout  & ( (!\Selector40~1_combout ) # ((\Selector49~0_combout  & 
// \Add3~97_sumout )) ) )

	.dataa(!\Selector49~0_combout ),
	.datab(!\Add4~97_sumout ),
	.datac(!\Selector40~1_combout ),
	.datad(!\Add3~97_sumout ),
	.datae(gnd),
	.dataf(!\Selector48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~2 .extended_lut = "off";
defparam \Selector40~2 .lut_mask = 64'hF0F5F0F5F3F7F3F7;
defparam \Selector40~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N2
dffeas \memaddr_M[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector40~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[16] .is_wysiwyg = "true";
defparam \memaddr_M[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N3
cyclonev_lcell_comb \mem_fwd[16]~98 (
// Equation(s):
// \mem_fwd[16]~98_combout  = ( \Equal5~0_combout  & ( memaddr_M[16] & ( (!\ldmem_M~DUPLICATE_q ) # ((\WideNor0~combout  & ((!\Equal5~9_combout ) # (!\Equal5~8_combout )))) ) ) ) # ( !\Equal5~0_combout  & ( memaddr_M[16] & ( (!\ldmem_M~DUPLICATE_q ) # 
// (\WideNor0~combout ) ) ) ) # ( \Equal5~0_combout  & ( !memaddr_M[16] & ( (\ldmem_M~DUPLICATE_q  & (\WideNor0~combout  & ((!\Equal5~9_combout ) # (!\Equal5~8_combout )))) ) ) ) # ( !\Equal5~0_combout  & ( !memaddr_M[16] & ( (\ldmem_M~DUPLICATE_q  & 
// \WideNor0~combout ) ) ) )

	.dataa(!\Equal5~9_combout ),
	.datab(!\ldmem_M~DUPLICATE_q ),
	.datac(!\Equal5~8_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!\Equal5~0_combout ),
	.dataf(!memaddr_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[16]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[16]~98 .extended_lut = "off";
defparam \mem_fwd[16]~98 .lut_mask = 64'h00330032CCFFCCFE;
defparam \mem_fwd[16]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \mem_fwd[16]~105 (
// Equation(s):
// \mem_fwd[16]~105_combout  = ( dmem_rtl_0_bypass[61] & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[4]~7_combout  & ((!\mem_fwd[16]~97_combout ) # (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ))) ) ) ) # ( !dmem_rtl_0_bypass[61] & 
// ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & (\mem_fwd[4]~7_combout  & \mem_fwd[16]~97_combout )) ) ) ) # ( dmem_rtl_0_bypass[61] & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// (\mem_fwd[4]~7_combout  & ((!\mem_fwd[16]~97_combout ) # (\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ))) ) ) ) # ( !dmem_rtl_0_bypass[61] & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// (\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & (\mem_fwd[4]~7_combout  & \mem_fwd[16]~97_combout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\mem_fwd[4]~7_combout ),
	.datad(!\mem_fwd[16]~97_combout ),
	.datae(!dmem_rtl_0_bypass[61]),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[16]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[16]~105 .extended_lut = "off";
defparam \mem_fwd[16]~105 .lut_mask = 64'h00030F0300050F05;
defparam \mem_fwd[16]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N24
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \regs[10][16]~q  & ( \regs[5][16]~q  & ( (!\imem~10_combout  & (((!\imem~11_combout ) # (\regs[0][16]~q )))) # (\imem~10_combout  & (((\imem~11_combout )) # (\regs[15][16]~q ))) ) ) ) # ( !\regs[10][16]~q  & ( \regs[5][16]~q  & ( 
// (!\imem~10_combout  & (((\regs[0][16]~q  & \imem~11_combout )))) # (\imem~10_combout  & (((\imem~11_combout )) # (\regs[15][16]~q ))) ) ) ) # ( \regs[10][16]~q  & ( !\regs[5][16]~q  & ( (!\imem~10_combout  & (((!\imem~11_combout ) # (\regs[0][16]~q )))) # 
// (\imem~10_combout  & (\regs[15][16]~q  & ((!\imem~11_combout )))) ) ) ) # ( !\regs[10][16]~q  & ( !\regs[5][16]~q  & ( (!\imem~10_combout  & (((\regs[0][16]~q  & \imem~11_combout )))) # (\imem~10_combout  & (\regs[15][16]~q  & ((!\imem~11_combout )))) ) ) 
// )

	.dataa(!\imem~10_combout ),
	.datab(!\regs[15][16]~q ),
	.datac(!\regs[0][16]~q ),
	.datad(!\imem~11_combout ),
	.datae(!\regs[10][16]~q ),
	.dataf(!\regs[5][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N30
cyclonev_lcell_comb \RSreg_D[16]~33 (
// Equation(s):
// \RSreg_D[16]~33_combout  = ( \Selector48~0_combout  & ( \Selector49~0_combout  & ( (\RSreg_D[1]~15_combout  & ((!\Selector40~1_combout ) # ((\Add3~97_sumout ) # (\Add4~97_sumout )))) ) ) ) # ( !\Selector48~0_combout  & ( \Selector49~0_combout  & ( 
// (\RSreg_D[1]~15_combout  & ((!\Selector40~1_combout ) # (\Add3~97_sumout ))) ) ) ) # ( \Selector48~0_combout  & ( !\Selector49~0_combout  & ( (\RSreg_D[1]~15_combout  & ((!\Selector40~1_combout ) # (\Add4~97_sumout ))) ) ) ) # ( !\Selector48~0_combout  & 
// ( !\Selector49~0_combout  & ( (!\Selector40~1_combout  & \RSreg_D[1]~15_combout ) ) ) )

	.dataa(!\Selector40~1_combout ),
	.datab(!\Add4~97_sumout ),
	.datac(!\RSreg_D[1]~15_combout ),
	.datad(!\Add3~97_sumout ),
	.datae(!\Selector48~0_combout ),
	.dataf(!\Selector49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[16]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[16]~33 .extended_lut = "off";
defparam \RSreg_D[16]~33 .lut_mask = 64'h0A0A0B0B0A0F0B0F;
defparam \RSreg_D[16]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \RSreg_D[16]~34 (
// Equation(s):
// \RSreg_D[16]~34_combout  = ( \comb~3_combout  & ( \RSreg_D[16]~33_combout  ) ) # ( !\comb~3_combout  & ( \RSreg_D[16]~33_combout  ) ) # ( !\comb~3_combout  & ( !\RSreg_D[16]~33_combout  & ( (!\rs_match_M~combout  & (((\Mux15~0_combout )))) # 
// (\rs_match_M~combout  & (((\mem_fwd[16]~105_combout )) # (\mem_fwd[16]~98_combout ))) ) ) )

	.dataa(!\mem_fwd[16]~98_combout ),
	.datab(!\rs_match_M~combout ),
	.datac(!\mem_fwd[16]~105_combout ),
	.datad(!\Mux15~0_combout ),
	.datae(!\comb~3_combout ),
	.dataf(!\RSreg_D[16]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[16]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[16]~34 .extended_lut = "off";
defparam \RSreg_D[16]~34 .lut_mask = 64'h13DF0000FFFFFFFF;
defparam \RSreg_D[16]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N26
dffeas \aluin1_A[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[16]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[16] .is_wysiwyg = "true";
defparam \aluin1_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N54
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( \aluin1_A[13]~DUPLICATE_q  & ( aluin2_A[0] & ( (!aluin2_A[1] & (aluin1_A[14])) # (aluin2_A[1] & ((aluin1_A[16]))) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( aluin2_A[0] & ( (!aluin2_A[1] & (aluin1_A[14])) # (aluin2_A[1] & 
// ((aluin1_A[16]))) ) ) ) # ( \aluin1_A[13]~DUPLICATE_q  & ( !aluin2_A[0] & ( (!aluin2_A[1]) # (\aluin1_A[15]~DUPLICATE_q ) ) ) ) # ( !\aluin1_A[13]~DUPLICATE_q  & ( !aluin2_A[0] & ( (\aluin1_A[15]~DUPLICATE_q  & aluin2_A[1]) ) ) )

	.dataa(!\aluin1_A[15]~DUPLICATE_q ),
	.datab(!aluin1_A[14]),
	.datac(!aluin1_A[16]),
	.datad(!aluin2_A[1]),
	.datae(!\aluin1_A[13]~DUPLICATE_q ),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h0055FF55330F330F;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N12
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( aluin2_A[3] & ( aluin2_A[2] & ( \ShiftRight0~18_combout  ) ) ) # ( !aluin2_A[3] & ( aluin2_A[2] & ( \ShiftRight0~16_combout  ) ) ) # ( aluin2_A[3] & ( !aluin2_A[2] & ( \ShiftRight0~17_combout  ) ) ) # ( !aluin2_A[3] & ( 
// !aluin2_A[2] & ( \ShiftRight0~24_combout  ) ) )

	.dataa(!\ShiftRight0~18_combout ),
	.datab(!\ShiftRight0~16_combout ),
	.datac(!\ShiftRight0~24_combout ),
	.datad(!\ShiftRight0~17_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h0F0F00FF33335555;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N21
cyclonev_lcell_comb \Selector43~1 (
// Equation(s):
// \Selector43~1_combout  = ( \ShiftRight0~32_combout  & ( \Selector43~4_combout  & ( (\Selector56~11_combout  & ((aluin1_A[31]) # (\ShiftRight0~5_combout ))) ) ) ) # ( !\ShiftRight0~32_combout  & ( \Selector43~4_combout  & ( (\Selector56~11_combout  & 
// ((!\ShiftRight0~5_combout  & (aluin1_A[31])) # (\ShiftRight0~5_combout  & ((aluin2_A[4]))))) ) ) ) # ( \ShiftRight0~32_combout  & ( !\Selector43~4_combout  & ( (\Selector56~11_combout  & ((!\ShiftRight0~5_combout  & (aluin1_A[31])) # 
// (\ShiftRight0~5_combout  & ((!aluin2_A[4]))))) ) ) ) # ( !\ShiftRight0~32_combout  & ( !\Selector43~4_combout  & ( (!\ShiftRight0~5_combout  & (aluin1_A[31] & \Selector56~11_combout )) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!aluin1_A[31]),
	.datac(!aluin2_A[4]),
	.datad(!\Selector56~11_combout ),
	.datae(!\ShiftRight0~32_combout ),
	.dataf(!\Selector43~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~1 .extended_lut = "off";
defparam \Selector43~1 .lut_mask = 64'h0022007200270077;
defparam \Selector43~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N52
dffeas \pcpred_A[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[13] .is_wysiwyg = "true";
defparam \pcpred_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N30
cyclonev_lcell_comb \Selector43~2 (
// Equation(s):
// \Selector43~2_combout  = ( \Selector54~1_combout  & ( pcpred_A[13] & ( (!alufunc_A[0] & (((\Selector33~0_combout ) # (\Selector43~1_combout )) # (\Selector43~0_combout ))) ) ) ) # ( !\Selector54~1_combout  & ( pcpred_A[13] & ( (!alufunc_A[0] & 
// ((\Selector33~0_combout ) # (\Selector43~1_combout ))) ) ) ) # ( \Selector54~1_combout  & ( !pcpred_A[13] & ( (!alufunc_A[0] & ((\Selector43~1_combout ) # (\Selector43~0_combout ))) ) ) ) # ( !\Selector54~1_combout  & ( !pcpred_A[13] & ( (!alufunc_A[0] & 
// \Selector43~1_combout ) ) ) )

	.dataa(!\Selector43~0_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\Selector43~1_combout ),
	.datad(!\Selector33~0_combout ),
	.datae(!\Selector54~1_combout ),
	.dataf(!pcpred_A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~2 .extended_lut = "off";
defparam \Selector43~2 .lut_mask = 64'h0C0C4C4C0CCC4CCC;
defparam \Selector43~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N18
cyclonev_lcell_comb \RSreg_D[13]~3 (
// Equation(s):
// \RSreg_D[13]~3_combout  = ( \Selector43~2_combout  & ( \comb~7_combout  ) ) # ( !\Selector43~2_combout  & ( \comb~7_combout  & ( !\comb~3_combout  ) ) ) # ( \Selector43~2_combout  & ( !\comb~7_combout  & ( \comb~3_combout  ) ) )

	.dataa(!\comb~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Selector43~2_combout ),
	.dataf(!\comb~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[13]~3 .extended_lut = "off";
defparam \RSreg_D[13]~3 .lut_mask = 64'h00005555AAAAFFFF;
defparam \RSreg_D[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N34
dffeas \aluin1_A[13]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSreg_D[13]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[13]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N48
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( aluin2_A[13] & ( alufunc_A[2] & ( !alufunc_A[3] $ (!\aluin1_A[13]~DUPLICATE_q ) ) ) ) # ( !aluin2_A[13] & ( alufunc_A[2] & ( alufunc_A[3] ) ) ) # ( aluin2_A[13] & ( !alufunc_A[2] & ( (!alufunc_A[3] & (\Add3~13_sumout )) # 
// (alufunc_A[3] & ((\Add4~13_sumout ))) ) ) ) # ( !aluin2_A[13] & ( !alufunc_A[2] & ( (!alufunc_A[3] & (\Add3~13_sumout )) # (alufunc_A[3] & ((\Add4~13_sumout ))) ) ) )

	.dataa(!\Add3~13_sumout ),
	.datab(!\Add4~13_sumout ),
	.datac(!alufunc_A[3]),
	.datad(!\aluin1_A[13]~DUPLICATE_q ),
	.datae(!aluin2_A[13]),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h535353530F0F0FF0;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N42
cyclonev_lcell_comb \Selector43~3 (
// Equation(s):
// \Selector43~3_combout  = ( \Selector54~1_combout  & ( pcpred_A[13] & ( ((\Selector43~1_combout ) # (\Selector33~0_combout )) # (\Selector43~0_combout ) ) ) ) # ( !\Selector54~1_combout  & ( pcpred_A[13] & ( (\Selector43~1_combout ) # 
// (\Selector33~0_combout ) ) ) ) # ( \Selector54~1_combout  & ( !pcpred_A[13] & ( (\Selector43~1_combout ) # (\Selector43~0_combout ) ) ) ) # ( !\Selector54~1_combout  & ( !pcpred_A[13] & ( \Selector43~1_combout  ) ) )

	.dataa(!\Selector43~0_combout ),
	.datab(!\Selector33~0_combout ),
	.datac(!\Selector43~1_combout ),
	.datad(gnd),
	.datae(!\Selector54~1_combout ),
	.dataf(!pcpred_A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~3 .extended_lut = "off";
defparam \Selector43~3 .lut_mask = 64'h0F0F5F5F3F3F7F7F;
defparam \Selector43~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \memaddr_M[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector43~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[13] .is_wysiwyg = "true";
defparam \memaddr_M[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[10]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \dmem_rtl_0_bypass[50] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[10]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N18
cyclonev_lcell_comb \mem_fwd[10]~59 (
// Equation(s):
// \mem_fwd[10]~59_combout  = ( dmem_rtl_0_bypass[50] & ( \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~5_combout  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout )))) # 
// (\dmem~5_combout  & (!dmem_rtl_0_bypass[49])) ) ) ) # ( !dmem_rtl_0_bypass[50] & ( \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( !dmem_rtl_0_bypass[49] ) ) ) # ( dmem_rtl_0_bypass[50] & ( !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout 
//  & ( (!\dmem~5_combout  & (((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout )))) # (\dmem~5_combout  & (!dmem_rtl_0_bypass[49])) ) ) ) # ( !dmem_rtl_0_bypass[50] & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( !dmem_rtl_0_bypass[49] ) ) )

	.dataa(!dmem_rtl_0_bypass[49]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~5_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datae(!dmem_rtl_0_bypass[50]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[10]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[10]~59 .extended_lut = "off";
defparam \mem_fwd[10]~59 .lut_mask = 64'hAAAA0A3AAAAACAFA;
defparam \mem_fwd[10]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N48
cyclonev_lcell_comb \mem_fwd[10]~53 (
// Equation(s):
// \mem_fwd[10]~53_combout  = ( \Equal5~9_combout  & ( memaddr_M[10] & ( (!\ldmem_M~DUPLICATE_q ) # ((\WideNor0~combout  & ((!\Equal5~0_combout ) # (!\Equal5~8_combout )))) ) ) ) # ( !\Equal5~9_combout  & ( memaddr_M[10] & ( (!\ldmem_M~DUPLICATE_q ) # 
// (\WideNor0~combout ) ) ) ) # ( \Equal5~9_combout  & ( !memaddr_M[10] & ( (\ldmem_M~DUPLICATE_q  & (\WideNor0~combout  & ((!\Equal5~0_combout ) # (!\Equal5~8_combout )))) ) ) ) # ( !\Equal5~9_combout  & ( !memaddr_M[10] & ( (\ldmem_M~DUPLICATE_q  & 
// \WideNor0~combout ) ) ) )

	.dataa(!\ldmem_M~DUPLICATE_q ),
	.datab(!\WideNor0~combout ),
	.datac(!\Equal5~0_combout ),
	.datad(!\Equal5~8_combout ),
	.datae(!\Equal5~9_combout ),
	.dataf(!memaddr_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[10]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[10]~53 .extended_lut = "off";
defparam \mem_fwd[10]~53 .lut_mask = 64'h11111110BBBBBBBA;
defparam \mem_fwd[10]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \comb~9 (
// Equation(s):
// \comb~9_combout  = ( \mem_fwd[10]~53_combout  & ( (\rs_match_M~combout ) # (\Mux21~0_combout ) ) ) # ( !\mem_fwd[10]~53_combout  & ( (!\rs_match_M~combout  & (\Mux21~0_combout )) # (\rs_match_M~combout  & (((\mem_fwd[10]~59_combout  & 
// \mem_fwd[4]~7_combout )))) ) )

	.dataa(!\Mux21~0_combout ),
	.datab(!\rs_match_M~combout ),
	.datac(!\mem_fwd[10]~59_combout ),
	.datad(!\mem_fwd[4]~7_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[10]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~9 .extended_lut = "off";
defparam \comb~9 .lut_mask = 64'h4447444777777777;
defparam \comb~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N33
cyclonev_lcell_comb \RSreg_D[10]~13 (
// Equation(s):
// \RSreg_D[10]~13_combout  = ( \Selector46~3_combout  & ( (\comb~9_combout ) # (\comb~3_combout ) ) ) # ( !\Selector46~3_combout  & ( (!\comb~3_combout  & \comb~9_combout ) ) )

	.dataa(!\comb~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\comb~9_combout ),
	.datae(gnd),
	.dataf(!\Selector46~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[10]~13 .extended_lut = "off";
defparam \RSreg_D[10]~13 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \RSreg_D[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N34
dffeas \aluin1_A[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[10]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[10] .is_wysiwyg = "true";
defparam \aluin1_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N12
cyclonev_lcell_comb \Selector56~1 (
// Equation(s):
// \Selector56~1_combout  = ( !alufunc_A[2] & ( (!alufunc_A[3] & alufunc_A[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~1 .extended_lut = "off";
defparam \Selector56~1 .lut_mask = 64'h00F000F000000000;
defparam \Selector56~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N42
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( alufunc_A[5] & ( alufunc_A[3] & ( !alufunc_A[2] ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!alufunc_A[5]),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h000000000000CCCC;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N35
dffeas \aluin1_A[10]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[10]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[10]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N0
cyclonev_lcell_comb \Selector46~1 (
// Equation(s):
// \Selector46~1_combout  = ( alufunc_A[5] & ( \aluin1_A[10]~DUPLICATE_q  & ( (alufunc_A[2] & (!alufunc_A[3] $ (!aluin2_A[10]))) ) ) ) # ( !alufunc_A[5] & ( \aluin1_A[10]~DUPLICATE_q  & ( (alufunc_A[3] & (alufunc_A[2] & pcpred_A[10])) ) ) ) # ( alufunc_A[5] 
// & ( !\aluin1_A[10]~DUPLICATE_q  & ( (alufunc_A[3] & alufunc_A[2]) ) ) ) # ( !alufunc_A[5] & ( !\aluin1_A[10]~DUPLICATE_q  & ( (alufunc_A[3] & (alufunc_A[2] & pcpred_A[10])) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[2]),
	.datac(!pcpred_A[10]),
	.datad(!aluin2_A[10]),
	.datae(!alufunc_A[5]),
	.dataf(!\aluin1_A[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~1 .extended_lut = "off";
defparam \Selector46~1 .lut_mask = 64'h0101111101011122;
defparam \Selector46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N15
cyclonev_lcell_comb \Selector46~2 (
// Equation(s):
// \Selector46~2_combout  = ( \Add4~53_sumout  & ( (!\Selector46~0_combout  & (!\Selector46~1_combout  & ((!\Add3~53_sumout ) # (!\Selector56~1_combout )))) ) ) # ( !\Add4~53_sumout  & ( (!\Selector46~1_combout  & ((!\Add3~53_sumout ) # 
// (!\Selector56~1_combout ))) ) )

	.dataa(!\Add3~53_sumout ),
	.datab(!\Selector56~1_combout ),
	.datac(!\Selector46~0_combout ),
	.datad(!\Selector46~1_combout ),
	.datae(gnd),
	.dataf(!\Add4~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~2 .extended_lut = "off";
defparam \Selector46~2 .lut_mask = 64'hEE00EE00E000E000;
defparam \Selector46~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N36
cyclonev_lcell_comb \Selector46~4 (
// Equation(s):
// \Selector46~4_combout  = ( \Selector56~11_combout  & ( ((!\Selector46~2_combout  & !alufunc_A[4])) # (\ShiftRight0~64_combout ) ) ) # ( !\Selector56~11_combout  & ( (!\Selector46~2_combout  & !alufunc_A[4]) ) )

	.dataa(!\Selector46~2_combout ),
	.datab(!\ShiftRight0~64_combout ),
	.datac(gnd),
	.datad(!alufunc_A[4]),
	.datae(gnd),
	.dataf(!\Selector56~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~4 .extended_lut = "off";
defparam \Selector46~4 .lut_mask = 64'hAA00AA00BB33BB33;
defparam \Selector46~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N28
dffeas \memaddr_M[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector46~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[10] .is_wysiwyg = "true";
defparam \memaddr_M[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[20]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003600000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y9_N8
dffeas \dmem_rtl_0_bypass[70] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N54
cyclonev_lcell_comb \mem_fwd[20]~80 (
// Equation(s):
// \mem_fwd[20]~80_combout  = ( \dmem~4_combout  & ( \dmem~0_combout  & ( dmem_rtl_0_bypass[70] ) ) ) # ( !\dmem~4_combout  & ( \dmem~0_combout  & ( dmem_rtl_0_bypass[70] ) ) ) # ( \dmem~4_combout  & ( !\dmem~0_combout  & ( (dmem_rtl_0_bypass[70] & 
// ((!\dmem~3_combout ) # ((!\dmem~2_combout ) # (!\dmem~1_combout )))) ) ) ) # ( !\dmem~4_combout  & ( !\dmem~0_combout  & ( dmem_rtl_0_bypass[70] ) ) )

	.dataa(!\dmem~3_combout ),
	.datab(!dmem_rtl_0_bypass[70]),
	.datac(!\dmem~2_combout ),
	.datad(!\dmem~1_combout ),
	.datae(!\dmem~4_combout ),
	.dataf(!\dmem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[20]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[20]~80 .extended_lut = "off";
defparam \mem_fwd[20]~80 .lut_mask = 64'h3333333233333333;
defparam \mem_fwd[20]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N44
dffeas \dmem_rtl_0_bypass[69] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[20]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N42
cyclonev_lcell_comb \mem_fwd[20]~88 (
// Equation(s):
// \mem_fwd[20]~88_combout  = ( dmem_rtl_0_bypass[69] & ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (\mem_fwd[4]~7_combout  & (((!\mem_fwd[20]~80_combout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ))) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (\mem_fwd[20]~80_combout  & (\mem_fwd[4]~7_combout  & ((\dmem_rtl_0|auto_generated|address_reg_b 
// [0]) # (\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[69] & ( !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (\mem_fwd[4]~7_combout  & ((!\mem_fwd[20]~80_combout ) # 
// ((\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( 
// (\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & (\mem_fwd[20]~80_combout  & (\mem_fwd[4]~7_combout  & !\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(!\mem_fwd[20]~80_combout ),
	.datac(!\mem_fwd[4]~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[69]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[20]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[20]~88 .extended_lut = "off";
defparam \mem_fwd[20]~88 .lut_mask = 64'h01000D0C01030D0F;
defparam \mem_fwd[20]~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N30
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( \Selector49~1_combout  & ( \Selector33~0_combout  & ( (!alufunc_A[3] $ (((!aluin1_A[20]) # (!aluin2_A[20])))) # (pcpred_A[20]) ) ) ) # ( !\Selector49~1_combout  & ( \Selector33~0_combout  & ( pcpred_A[20] ) ) ) # ( 
// \Selector49~1_combout  & ( !\Selector33~0_combout  & ( !alufunc_A[3] $ (((!aluin1_A[20]) # (!aluin2_A[20]))) ) ) )

	.dataa(!aluin1_A[20]),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[20]),
	.datad(!pcpred_A[20]),
	.datae(!\Selector49~1_combout ),
	.dataf(!\Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h0000363600FF36FF;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N12
cyclonev_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = ( !\Selector36~0_combout  & ( (!\Selector56~11_combout ) # ((!\Selector54~6_combout  & (!aluin1_A[31])) # (\Selector54~6_combout  & ((!\ShiftRight0~57_combout )))) ) )

	.dataa(!aluin1_A[31]),
	.datab(!\Selector54~6_combout ),
	.datac(!\Selector56~11_combout ),
	.datad(!\ShiftRight0~57_combout ),
	.datae(gnd),
	.dataf(!\Selector36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~1 .extended_lut = "off";
defparam \Selector36~1 .lut_mask = 64'hFBF8FBF800000000;
defparam \Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N18
cyclonev_lcell_comb \RSreg_D[20]~28 (
// Equation(s):
// \RSreg_D[20]~28_combout  = ( \Selector49~0_combout  & ( \RSreg_D[1]~15_combout  & ( ((!\Selector36~1_combout ) # ((\Selector48~0_combout  & \Add4~77_sumout ))) # (\Add3~77_sumout ) ) ) ) # ( !\Selector49~0_combout  & ( \RSreg_D[1]~15_combout  & ( 
// (!\Selector36~1_combout ) # ((\Selector48~0_combout  & \Add4~77_sumout )) ) ) )

	.dataa(!\Selector48~0_combout ),
	.datab(!\Add4~77_sumout ),
	.datac(!\Add3~77_sumout ),
	.datad(!\Selector36~1_combout ),
	.datae(!\Selector49~0_combout ),
	.dataf(!\RSreg_D[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[20]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[20]~28 .extended_lut = "off";
defparam \RSreg_D[20]~28 .lut_mask = 64'h00000000FF11FF1F;
defparam \RSreg_D[20]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N1
dffeas \regs[0][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~144_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][20] .is_wysiwyg = "true";
defparam \regs[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N14
dffeas \regs[10][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~144_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][20] .is_wysiwyg = "true";
defparam \regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N52
dffeas \regs[15][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~144_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][20] .is_wysiwyg = "true";
defparam \regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N12
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \regs[10][20]~q  & ( \regs[15][20]~q  & ( (!\imem~11_combout ) # ((!\imem~10_combout  & ((\regs[0][20]~q ))) # (\imem~10_combout  & (\regs[5][20]~q ))) ) ) ) # ( !\regs[10][20]~q  & ( \regs[15][20]~q  & ( (!\imem~10_combout  & 
// (((\regs[0][20]~q  & \imem~11_combout )))) # (\imem~10_combout  & (((!\imem~11_combout )) # (\regs[5][20]~q ))) ) ) ) # ( \regs[10][20]~q  & ( !\regs[15][20]~q  & ( (!\imem~10_combout  & (((!\imem~11_combout ) # (\regs[0][20]~q )))) # (\imem~10_combout  & 
// (\regs[5][20]~q  & ((\imem~11_combout )))) ) ) ) # ( !\regs[10][20]~q  & ( !\regs[15][20]~q  & ( (\imem~11_combout  & ((!\imem~10_combout  & ((\regs[0][20]~q ))) # (\imem~10_combout  & (\regs[5][20]~q )))) ) ) )

	.dataa(!\regs[5][20]~q ),
	.datab(!\regs[0][20]~q ),
	.datac(!\imem~10_combout ),
	.datad(!\imem~11_combout ),
	.datae(!\regs[10][20]~q ),
	.dataf(!\regs[15][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h0035F0350F35FF35;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N30
cyclonev_lcell_comb \mem_fwd[20]~79 (
// Equation(s):
// \mem_fwd[20]~79_combout  = ( !\ldmem_M~DUPLICATE_q  & ( memaddr_M[20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!memaddr_M[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ldmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[20]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[20]~79 .extended_lut = "off";
defparam \mem_fwd[20]~79 .lut_mask = 64'h0F0F0F0F00000000;
defparam \mem_fwd[20]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N24
cyclonev_lcell_comb \RSreg_D[20]~29 (
// Equation(s):
// \RSreg_D[20]~29_combout  = ( \rs_match_M~combout  & ( \mem_fwd[20]~79_combout  & ( (!\comb~3_combout ) # (\RSreg_D[20]~28_combout ) ) ) ) # ( !\rs_match_M~combout  & ( \mem_fwd[20]~79_combout  & ( ((!\comb~3_combout  & \Mux11~0_combout )) # 
// (\RSreg_D[20]~28_combout ) ) ) ) # ( \rs_match_M~combout  & ( !\mem_fwd[20]~79_combout  & ( ((\mem_fwd[20]~88_combout  & !\comb~3_combout )) # (\RSreg_D[20]~28_combout ) ) ) ) # ( !\rs_match_M~combout  & ( !\mem_fwd[20]~79_combout  & ( ((!\comb~3_combout  
// & \Mux11~0_combout )) # (\RSreg_D[20]~28_combout ) ) ) )

	.dataa(!\mem_fwd[20]~88_combout ),
	.datab(!\comb~3_combout ),
	.datac(!\RSreg_D[20]~28_combout ),
	.datad(!\Mux11~0_combout ),
	.datae(!\rs_match_M~combout ),
	.dataf(!\mem_fwd[20]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[20]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[20]~29 .extended_lut = "off";
defparam \RSreg_D[20]~29 .lut_mask = 64'h0FCF4F4F0FCFCFCF;
defparam \RSreg_D[20]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N26
dffeas \aluin1_A[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[20]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[20] .is_wysiwyg = "true";
defparam \aluin1_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N18
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( aluin1_A[21] & ( aluin1_A[23] & ( ((!aluin2_A[1] & (aluin1_A[20])) # (aluin2_A[1] & ((aluin1_A[22])))) # (aluin2_A[0]) ) ) ) # ( !aluin1_A[21] & ( aluin1_A[23] & ( (!aluin2_A[1] & (!aluin2_A[0] & (aluin1_A[20]))) # (aluin2_A[1] 
// & (((aluin1_A[22])) # (aluin2_A[0]))) ) ) ) # ( aluin1_A[21] & ( !aluin1_A[23] & ( (!aluin2_A[1] & (((aluin1_A[20])) # (aluin2_A[0]))) # (aluin2_A[1] & (!aluin2_A[0] & ((aluin1_A[22])))) ) ) ) # ( !aluin1_A[21] & ( !aluin1_A[23] & ( (!aluin2_A[0] & 
// ((!aluin2_A[1] & (aluin1_A[20])) # (aluin2_A[1] & ((aluin1_A[22]))))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[20]),
	.datad(!aluin1_A[22]),
	.datae(!aluin1_A[21]),
	.dataf(!aluin1_A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N6
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( \ShiftRight0~14_combout  & ( \ShiftRight0~13_combout  & ( (!aluin2_A[3]) # ((!aluin2_A[2] & ((\ShiftRight0~6_combout ))) # (aluin2_A[2] & (\ShiftRight0~7_combout ))) ) ) ) # ( !\ShiftRight0~14_combout  & ( 
// \ShiftRight0~13_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3]) # (\ShiftRight0~6_combout )))) # (aluin2_A[2] & (\ShiftRight0~7_combout  & (aluin2_A[3]))) ) ) ) # ( \ShiftRight0~14_combout  & ( !\ShiftRight0~13_combout  & ( (!aluin2_A[2] & (((aluin2_A[3] & 
// \ShiftRight0~6_combout )))) # (aluin2_A[2] & (((!aluin2_A[3])) # (\ShiftRight0~7_combout ))) ) ) ) # ( !\ShiftRight0~14_combout  & ( !\ShiftRight0~13_combout  & ( (aluin2_A[3] & ((!aluin2_A[2] & ((\ShiftRight0~6_combout ))) # (aluin2_A[2] & 
// (\ShiftRight0~7_combout )))) ) ) )

	.dataa(!\ShiftRight0~7_combout ),
	.datab(!aluin2_A[2]),
	.datac(!aluin2_A[3]),
	.datad(!\ShiftRight0~6_combout ),
	.datae(!\ShiftRight0~14_combout ),
	.dataf(!\ShiftRight0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N54
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( \ShiftRight0~8_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2]) # ((\ShiftRight0~9_combout )))) # (aluin2_A[3] & (((aluin1_A[31])))) ) ) # ( !\ShiftRight0~8_combout  & ( (!aluin2_A[3] & (aluin2_A[2] & (\ShiftRight0~9_combout ))) # 
// (aluin2_A[3] & (((aluin1_A[31])))) ) )

	.dataa(!aluin2_A[3]),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftRight0~9_combout ),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h025702578ADF8ADF;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N18
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( \ShiftRight0~42_combout  & ( (!\ShiftRight0~5_combout  & (((aluin1_A[31])))) # (\ShiftRight0~5_combout  & (((\ShiftRight0~41_combout )) # (aluin2_A[4]))) ) ) # ( !\ShiftRight0~42_combout  & ( (!\ShiftRight0~5_combout  & 
// (((aluin1_A[31])))) # (\ShiftRight0~5_combout  & (!aluin2_A[4] & (\ShiftRight0~41_combout ))) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftRight0~41_combout ),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N24
cyclonev_lcell_comb \Selector48~4 (
// Equation(s):
// \Selector48~4_combout  = ( \Add4~25_sumout  & ( ((!\Selector48~2_combout ) # ((\Selector56~11_combout  & \ShiftRight0~43_combout ))) # (\Selector48~0_combout ) ) ) # ( !\Add4~25_sumout  & ( (!\Selector48~2_combout ) # ((\Selector56~11_combout  & 
// \ShiftRight0~43_combout )) ) )

	.dataa(!\Selector48~0_combout ),
	.datab(!\Selector56~11_combout ),
	.datac(!\ShiftRight0~43_combout ),
	.datad(!\Selector48~2_combout ),
	.datae(gnd),
	.dataf(!\Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~4 .extended_lut = "off";
defparam \Selector48~4 .lut_mask = 64'hFF03FF03FF57FF57;
defparam \Selector48~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N26
dffeas \memaddr_M[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector48~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[8] .is_wysiwyg = "true";
defparam \memaddr_M[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[24]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y15_N44
dffeas \dmem_rtl_0_bypass[78] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[24]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N18
cyclonev_lcell_comb \mem_fwd[24]~148 (
// Equation(s):
// \mem_fwd[24]~148_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[4]~7_combout  & ((!dmem_rtl_0_bypass[78] & (dmem_rtl_0_bypass[77])) # (dmem_rtl_0_bypass[78] & ((!\dmem~5_combout  & 
// ((\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[77])))))) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[4]~7_combout  & ((!dmem_rtl_0_bypass[78] & (dmem_rtl_0_bypass[77])) # 
// (dmem_rtl_0_bypass[78] & ((!\dmem~5_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ))) # (\dmem~5_combout  & (dmem_rtl_0_bypass[77])))))) ) )

	.dataa(!dmem_rtl_0_bypass[77]),
	.datab(!\mem_fwd[4]~7_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datad(!dmem_rtl_0_bypass[78]),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem~5_combout ),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[24]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[24]~148 .extended_lut = "on";
defparam \mem_fwd[24]~148 .lut_mask = 64'h1103110311111111;
defparam \mem_fwd[24]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N21
cyclonev_lcell_comb \mem_fwd[24]~78 (
// Equation(s):
// \mem_fwd[24]~78_combout  = ( \mem_fwd[24]~77_combout  ) # ( !\mem_fwd[24]~77_combout  & ( \mem_fwd[24]~148_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_fwd[24]~148_combout ),
	.datad(gnd),
	.datae(!\mem_fwd[24]~77_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[24]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[24]~78 .extended_lut = "off";
defparam \mem_fwd[24]~78 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \mem_fwd[24]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N31
dffeas \regs[15][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][24] .is_wysiwyg = "true";
defparam \regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y14_N59
dffeas \regs[0][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][24] .is_wysiwyg = "true";
defparam \regs[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N1
dffeas \regs[5][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][24] .is_wysiwyg = "true";
defparam \regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N41
dffeas \regs[10][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][24] .is_wysiwyg = "true";
defparam \regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N39
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \regs[10][24]~q  & ( \imem~10_combout  & ( (!\imem~11_combout  & (\regs[15][24]~q )) # (\imem~11_combout  & ((\regs[5][24]~q ))) ) ) ) # ( !\regs[10][24]~q  & ( \imem~10_combout  & ( (!\imem~11_combout  & (\regs[15][24]~q )) # 
// (\imem~11_combout  & ((\regs[5][24]~q ))) ) ) ) # ( \regs[10][24]~q  & ( !\imem~10_combout  & ( (!\imem~11_combout ) # (\regs[0][24]~q ) ) ) ) # ( !\regs[10][24]~q  & ( !\imem~10_combout  & ( (\imem~11_combout  & \regs[0][24]~q ) ) ) )

	.dataa(!\regs[15][24]~q ),
	.datab(!\imem~11_combout ),
	.datac(!\regs[0][24]~q ),
	.datad(!\regs[5][24]~q ),
	.datae(!\regs[10][24]~q ),
	.dataf(!\imem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h0303CFCF44774477;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N24
cyclonev_lcell_comb \RSreg_D[24]~18 (
// Equation(s):
// \RSreg_D[24]~18_combout  = ( \Selector32~3_combout  & ( \RSreg_D[1]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RSreg_D[1]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector32~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[24]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[24]~18 .extended_lut = "off";
defparam \RSreg_D[24]~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \RSreg_D[24]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N15
cyclonev_lcell_comb \RSreg_D[24]~19 (
// Equation(s):
// \RSreg_D[24]~19_combout  = ( \rs_match_M~combout  & ( \RSreg_D[24]~18_combout  ) ) # ( !\rs_match_M~combout  & ( \RSreg_D[24]~18_combout  ) ) # ( \rs_match_M~combout  & ( !\RSreg_D[24]~18_combout  & ( (!\comb~3_combout  & ((\mem_fwd[24]~148_combout ) # 
// (\mem_fwd[24]~77_combout ))) ) ) ) # ( !\rs_match_M~combout  & ( !\RSreg_D[24]~18_combout  & ( (!\comb~3_combout  & \Mux7~0_combout ) ) ) )

	.dataa(!\mem_fwd[24]~77_combout ),
	.datab(!\comb~3_combout ),
	.datac(!\mem_fwd[24]~148_combout ),
	.datad(!\Mux7~0_combout ),
	.datae(!\rs_match_M~combout ),
	.dataf(!\RSreg_D[24]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[24]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[24]~19 .extended_lut = "off";
defparam \RSreg_D[24]~19 .lut_mask = 64'h00CC4C4CFFFFFFFF;
defparam \RSreg_D[24]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \aluin1_A[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[24]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[24] .is_wysiwyg = "true";
defparam \aluin1_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N33
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( \ShiftRight0~8_combout  & ( (\Selector56~11_combout  & (((!aluin2_A[2] & !aluin2_A[3])) # (\ShiftRight0~9_combout ))) ) ) # ( !\ShiftRight0~8_combout  & ( (\Selector56~11_combout  & (\ShiftRight0~9_combout  & ((aluin2_A[3]) # 
// (aluin2_A[2])))) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin2_A[3]),
	.datac(!\Selector56~11_combout ),
	.datad(!\ShiftRight0~9_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'h00070007080F080F;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N6
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( \Selector33~0_combout  & ( aluin2_A[24] & ( ((\Selector49~1_combout  & (!aluin1_A[24] $ (!alufunc_A[3])))) # (pcpred_A[24]) ) ) ) # ( !\Selector33~0_combout  & ( aluin2_A[24] & ( (\Selector49~1_combout  & (!aluin1_A[24] $ 
// (!alufunc_A[3]))) ) ) ) # ( \Selector33~0_combout  & ( !aluin2_A[24] & ( ((alufunc_A[3] & \Selector49~1_combout )) # (pcpred_A[24]) ) ) ) # ( !\Selector33~0_combout  & ( !aluin2_A[24] & ( (alufunc_A[3] & \Selector49~1_combout ) ) ) )

	.dataa(!pcpred_A[24]),
	.datab(!aluin1_A[24]),
	.datac(!alufunc_A[3]),
	.datad(!\Selector49~1_combout ),
	.datae(!\Selector33~0_combout ),
	.dataf(!aluin2_A[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h000F555F003C557D;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N6
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( !\Selector32~0_combout  & ( \Selector25~0_combout  & ( (!\Selector32~1_combout  & (!aluin2_A[3] & \Selector54~6_combout )) ) ) ) # ( !\Selector32~0_combout  & ( !\Selector25~0_combout  & ( (!\Selector32~1_combout ) # 
// ((!\Selector54~6_combout ) # (aluin2_A[3])) ) ) )

	.dataa(!\Selector32~1_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\Selector54~6_combout ),
	.datad(gnd),
	.datae(!\Selector32~0_combout ),
	.dataf(!\Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'hFBFB000008080000;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N12
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( aluin2_A[24] ) + ( aluin1_A[24] ) + ( \Add3~62  ))
// \Add3~74  = CARRY(( aluin2_A[24] ) + ( aluin1_A[24] ) + ( \Add3~62  ))

	.dataa(!aluin2_A[24]),
	.datab(gnd),
	.datac(!aluin1_A[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N12
cyclonev_lcell_comb \Selector32~3 (
// Equation(s):
// \Selector32~3_combout  = ( \Add3~73_sumout  & ( (!\Selector32~2_combout ) # (((\Add4~73_sumout  & \Selector48~0_combout )) # (\Selector27~0_combout )) ) ) # ( !\Add3~73_sumout  & ( (!\Selector32~2_combout ) # ((\Add4~73_sumout  & \Selector48~0_combout )) 
// ) )

	.dataa(!\Add4~73_sumout ),
	.datab(!\Selector32~2_combout ),
	.datac(!\Selector48~0_combout ),
	.datad(!\Selector27~0_combout ),
	.datae(!\Add3~73_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~3 .extended_lut = "off";
defparam \Selector32~3 .lut_mask = 64'hCDCDCDFFCDCDCDFF;
defparam \Selector32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N48
cyclonev_lcell_comb \regs[8][24]~feeder (
// Equation(s):
// \regs[8][24]~feeder_combout  = ( \mem_fwd[24]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[24]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][24]~feeder .extended_lut = "off";
defparam \regs[8][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N49
dffeas \regs[8][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][24] .is_wysiwyg = "true";
defparam \regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N0
cyclonev_lcell_comb \regs[9][24]~feeder (
// Equation(s):
// \regs[9][24]~feeder_combout  = ( \mem_fwd[24]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[24]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][24]~feeder .extended_lut = "off";
defparam \regs[9][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N1
dffeas \regs[9][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][24] .is_wysiwyg = "true";
defparam \regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N8
dffeas \regs[11][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][24] .is_wysiwyg = "true";
defparam \regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N6
cyclonev_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = ( \regs[11][24]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[8][24]~q )) # (\imem~32_combout  & ((\regs[10][24]~q ))) ) ) ) # ( !\regs[11][24]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[8][24]~q )) # 
// (\imem~32_combout  & ((\regs[10][24]~q ))) ) ) ) # ( \regs[11][24]~q  & ( !\imem~33_combout  & ( (\regs[9][24]~q ) # (\imem~32_combout ) ) ) ) # ( !\regs[11][24]~q  & ( !\imem~33_combout  & ( (!\imem~32_combout  & \regs[9][24]~q ) ) ) )

	.dataa(!\regs[8][24]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[9][24]~q ),
	.datad(!\regs[10][24]~q ),
	.datae(!\regs[11][24]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~2 .extended_lut = "off";
defparam \Mux39~2 .lut_mask = 64'h0C0C3F3F44774477;
defparam \Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y14_N12
cyclonev_lcell_comb \regs[2][24]~feeder (
// Equation(s):
// \regs[2][24]~feeder_combout  = ( \mem_fwd[24]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[24]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][24]~feeder .extended_lut = "off";
defparam \regs[2][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y14_N13
dffeas \regs[2][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][24] .is_wysiwyg = "true";
defparam \regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N17
dffeas \regs[3][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][24] .is_wysiwyg = "true";
defparam \regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N42
cyclonev_lcell_comb \regs[1][24]~feeder (
// Equation(s):
// \regs[1][24]~feeder_combout  = ( \mem_fwd[24]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[24]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][24]~feeder .extended_lut = "off";
defparam \regs[1][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N43
dffeas \regs[1][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][24] .is_wysiwyg = "true";
defparam \regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N15
cyclonev_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = ( \regs[3][24]~q  & ( \regs[1][24]~q  & ( (!\imem~33_combout ) # ((!\imem~32_combout  & (\regs[0][24]~q )) # (\imem~32_combout  & ((\regs[2][24]~q )))) ) ) ) # ( !\regs[3][24]~q  & ( \regs[1][24]~q  & ( (!\imem~32_combout  & 
// (((!\imem~33_combout )) # (\regs[0][24]~q ))) # (\imem~32_combout  & (((\regs[2][24]~q  & \imem~33_combout )))) ) ) ) # ( \regs[3][24]~q  & ( !\regs[1][24]~q  & ( (!\imem~32_combout  & (\regs[0][24]~q  & ((\imem~33_combout )))) # (\imem~32_combout  & 
// (((!\imem~33_combout ) # (\regs[2][24]~q )))) ) ) ) # ( !\regs[3][24]~q  & ( !\regs[1][24]~q  & ( (\imem~33_combout  & ((!\imem~32_combout  & (\regs[0][24]~q )) # (\imem~32_combout  & ((\regs[2][24]~q ))))) ) ) )

	.dataa(!\regs[0][24]~q ),
	.datab(!\regs[2][24]~q ),
	.datac(!\imem~32_combout ),
	.datad(!\imem~33_combout ),
	.datae(!\regs[3][24]~q ),
	.dataf(!\regs[1][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~0 .extended_lut = "off";
defparam \Mux39~0 .lut_mask = 64'h00530F53F053FF53;
defparam \Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N21
cyclonev_lcell_comb \regs[12][24]~feeder (
// Equation(s):
// \regs[12][24]~feeder_combout  = ( \mem_fwd[24]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[24]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][24]~feeder .extended_lut = "off";
defparam \regs[12][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N22
dffeas \regs[12][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][24] .is_wysiwyg = "true";
defparam \regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N56
dffeas \regs[14][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][24] .is_wysiwyg = "true";
defparam \regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N15
cyclonev_lcell_comb \regs[13][24]~feeder (
// Equation(s):
// \regs[13][24]~feeder_combout  = ( \mem_fwd[24]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[24]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][24]~feeder .extended_lut = "off";
defparam \regs[13][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N16
dffeas \regs[13][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][24] .is_wysiwyg = "true";
defparam \regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \Mux39~3 (
// Equation(s):
// \Mux39~3_combout  = ( \regs[14][24]~q  & ( \regs[13][24]~q  & ( (!\imem~32_combout  & ((!\imem~33_combout ) # ((\regs[12][24]~q )))) # (\imem~32_combout  & (((\regs[15][24]~q )) # (\imem~33_combout ))) ) ) ) # ( !\regs[14][24]~q  & ( \regs[13][24]~q  & ( 
// (!\imem~32_combout  & ((!\imem~33_combout ) # ((\regs[12][24]~q )))) # (\imem~32_combout  & (!\imem~33_combout  & (\regs[15][24]~q ))) ) ) ) # ( \regs[14][24]~q  & ( !\regs[13][24]~q  & ( (!\imem~32_combout  & (\imem~33_combout  & ((\regs[12][24]~q )))) # 
// (\imem~32_combout  & (((\regs[15][24]~q )) # (\imem~33_combout ))) ) ) ) # ( !\regs[14][24]~q  & ( !\regs[13][24]~q  & ( (!\imem~32_combout  & (\imem~33_combout  & ((\regs[12][24]~q )))) # (\imem~32_combout  & (!\imem~33_combout  & (\regs[15][24]~q ))) ) 
// ) )

	.dataa(!\imem~32_combout ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[15][24]~q ),
	.datad(!\regs[12][24]~q ),
	.datae(!\regs[14][24]~q ),
	.dataf(!\regs[13][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~3 .extended_lut = "off";
defparam \Mux39~3 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \regs[4][24]~feeder (
// Equation(s):
// \regs[4][24]~feeder_combout  = ( \mem_fwd[24]~78_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[24]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][24]~feeder .extended_lut = "off";
defparam \regs[4][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N2
dffeas \regs[4][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][24] .is_wysiwyg = "true";
defparam \regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N7
dffeas \regs[6][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][24] .is_wysiwyg = "true";
defparam \regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N44
dffeas \regs[7][24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[24]~78_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][24] .is_wysiwyg = "true";
defparam \regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \Mux39~1 (
// Equation(s):
// \Mux39~1_combout  = ( \regs[7][24]~q  & ( \regs[5][24]~q  & ( (!\imem~33_combout ) # ((!\imem~32_combout  & (\regs[4][24]~q )) # (\imem~32_combout  & ((\regs[6][24]~q )))) ) ) ) # ( !\regs[7][24]~q  & ( \regs[5][24]~q  & ( (!\imem~33_combout  & 
// (((!\imem~32_combout )))) # (\imem~33_combout  & ((!\imem~32_combout  & (\regs[4][24]~q )) # (\imem~32_combout  & ((\regs[6][24]~q ))))) ) ) ) # ( \regs[7][24]~q  & ( !\regs[5][24]~q  & ( (!\imem~33_combout  & (((\imem~32_combout )))) # (\imem~33_combout  
// & ((!\imem~32_combout  & (\regs[4][24]~q )) # (\imem~32_combout  & ((\regs[6][24]~q ))))) ) ) ) # ( !\regs[7][24]~q  & ( !\regs[5][24]~q  & ( (\imem~33_combout  & ((!\imem~32_combout  & (\regs[4][24]~q )) # (\imem~32_combout  & ((\regs[6][24]~q ))))) ) ) 
// )

	.dataa(!\regs[4][24]~q ),
	.datab(!\regs[6][24]~q ),
	.datac(!\imem~33_combout ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[7][24]~q ),
	.dataf(!\regs[5][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~1 .extended_lut = "off";
defparam \Mux39~1 .lut_mask = 64'h050305F3F503F5F3;
defparam \Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N54
cyclonev_lcell_comb \Mux39~4 (
// Equation(s):
// \Mux39~4_combout  = ( \Mux39~1_combout  & ( \imem~30_combout  & ( (!\imem~31_combout ) # (\Mux39~0_combout ) ) ) ) # ( !\Mux39~1_combout  & ( \imem~30_combout  & ( (\Mux39~0_combout  & \imem~31_combout ) ) ) ) # ( \Mux39~1_combout  & ( !\imem~30_combout  
// & ( (!\imem~31_combout  & ((\Mux39~3_combout ))) # (\imem~31_combout  & (\Mux39~2_combout )) ) ) ) # ( !\Mux39~1_combout  & ( !\imem~30_combout  & ( (!\imem~31_combout  & ((\Mux39~3_combout ))) # (\imem~31_combout  & (\Mux39~2_combout )) ) ) )

	.dataa(!\Mux39~2_combout ),
	.datab(!\Mux39~0_combout ),
	.datac(!\Mux39~3_combout ),
	.datad(!\imem~31_combout ),
	.datae(!\Mux39~1_combout ),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~4 .extended_lut = "off";
defparam \Mux39~4 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N45
cyclonev_lcell_comb \RTval_D[24]~18 (
// Equation(s):
// \RTval_D[24]~18_combout  = ( \mem_fwd[24]~78_combout  & ( \rt_match_M~combout  & ( (!\rt_match_A~combout ) # ((\Selector32~3_combout  & !alufunc_A[0])) ) ) ) # ( !\mem_fwd[24]~78_combout  & ( \rt_match_M~combout  & ( (\Selector32~3_combout  & 
// (!alufunc_A[0] & \rt_match_A~combout )) ) ) ) # ( \mem_fwd[24]~78_combout  & ( !\rt_match_M~combout  & ( (!\rt_match_A~combout  & (((\Mux39~4_combout )))) # (\rt_match_A~combout  & (\Selector32~3_combout  & (!alufunc_A[0]))) ) ) ) # ( 
// !\mem_fwd[24]~78_combout  & ( !\rt_match_M~combout  & ( (!\rt_match_A~combout  & (((\Mux39~4_combout )))) # (\rt_match_A~combout  & (\Selector32~3_combout  & (!alufunc_A[0]))) ) ) )

	.dataa(!\Selector32~3_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\Mux39~4_combout ),
	.datad(!\rt_match_A~combout ),
	.datae(!\mem_fwd[24]~78_combout ),
	.dataf(!\rt_match_M~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[24]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[24]~18 .extended_lut = "off";
defparam \RTval_D[24]~18 .lut_mask = 64'h0F440F440044FF44;
defparam \RTval_D[24]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N0
cyclonev_lcell_comb \aluin2_A~19 (
// Equation(s):
// \aluin2_A~19_combout  = ( \RTval_D[24]~18_combout  & ( (!\comb~5_combout ) # ((!\WideOr2~0_combout ) # (\aluin2_A~0_combout )) ) ) # ( !\RTval_D[24]~18_combout  & ( \aluin2_A~0_combout  ) )

	.dataa(!\comb~5_combout ),
	.datab(gnd),
	.datac(!\aluin2_A~0_combout ),
	.datad(!\WideOr2~0_combout ),
	.datae(!\RTval_D[24]~18_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~19 .extended_lut = "off";
defparam \aluin2_A~19 .lut_mask = 64'h0F0FFFAF0F0FFFAF;
defparam \aluin2_A~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N40
dffeas \aluin2_A[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluin2_A~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[24] .is_wysiwyg = "true";
defparam \aluin2_A[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N0
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( pcpred_A[25] & ( aluin2_A[25] & ( ((\Selector49~1_combout  & (!aluin1_A[25] $ (!alufunc_A[3])))) # (\Selector33~0_combout ) ) ) ) # ( !pcpred_A[25] & ( aluin2_A[25] & ( (\Selector49~1_combout  & (!aluin1_A[25] $ 
// (!alufunc_A[3]))) ) ) ) # ( pcpred_A[25] & ( !aluin2_A[25] & ( ((\Selector49~1_combout  & alufunc_A[3])) # (\Selector33~0_combout ) ) ) ) # ( !pcpred_A[25] & ( !aluin2_A[25] & ( (\Selector49~1_combout  & alufunc_A[3]) ) ) )

	.dataa(!aluin1_A[25]),
	.datab(!\Selector49~1_combout ),
	.datac(!alufunc_A[3]),
	.datad(!\Selector33~0_combout ),
	.datae(!pcpred_A[25]),
	.dataf(!aluin2_A[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h030303FF121212FF;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N57
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( \Selector56~11_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & (\ShiftRight0~18_combout )) # (aluin2_A[2] & ((\ShiftRight0~19_combout ))))) # (aluin2_A[3] & (((\ShiftRight0~19_combout )))) ) )

	.dataa(!aluin2_A[3]),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftRight0~18_combout ),
	.datad(!\ShiftRight0~19_combout ),
	.datae(gnd),
	.dataf(!\Selector56~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h00000000087F087F;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N57
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( \Selector25~0_combout  & ( (\Selector54~6_combout  & (!aluin2_A[3] & (!\Selector31~0_combout  & !\Selector31~1_combout ))) ) ) # ( !\Selector25~0_combout  & ( (!\Selector31~0_combout  & ((!\Selector54~6_combout ) # 
// ((!\Selector31~1_combout ) # (aluin2_A[3])))) ) )

	.dataa(!\Selector54~6_combout ),
	.datab(!aluin2_A[3]),
	.datac(!\Selector31~0_combout ),
	.datad(!\Selector31~1_combout ),
	.datae(gnd),
	.dataf(!\Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'hF0B0F0B040004000;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N27
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( \Selector31~2_combout  & ( \Add4~69_sumout  & ( ((\Selector27~0_combout  & \Add3~69_sumout )) # (\Selector48~0_combout ) ) ) ) # ( !\Selector31~2_combout  & ( \Add4~69_sumout  ) ) # ( \Selector31~2_combout  & ( !\Add4~69_sumout  
// & ( (\Selector27~0_combout  & \Add3~69_sumout ) ) ) ) # ( !\Selector31~2_combout  & ( !\Add4~69_sumout  ) )

	.dataa(!\Selector48~0_combout ),
	.datab(!\Selector27~0_combout ),
	.datac(!\Add3~69_sumout ),
	.datad(gnd),
	.datae(!\Selector31~2_combout ),
	.dataf(!\Add4~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'hFFFF0303FFFF5757;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \memaddr_M[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector31~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[25] .is_wysiwyg = "true";
defparam \memaddr_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N39
cyclonev_lcell_comb \mem_fwd[25]~72 (
// Equation(s):
// \mem_fwd[25]~72_combout  = (!\ldmem_M~DUPLICATE_q  & !memaddr_M[25])

	.dataa(!\ldmem_M~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!memaddr_M[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[25]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[25]~72 .extended_lut = "off";
defparam \mem_fwd[25]~72 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \mem_fwd[25]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N36
cyclonev_lcell_comb \mem_fwd[25]~76 (
// Equation(s):
// \mem_fwd[25]~76_combout  = ( !\mem_fwd[25]~72_combout  & ( !\mem_fwd[25]~75_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_fwd[25]~75_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[25]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[25]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[25]~76 .extended_lut = "off";
defparam \mem_fwd[25]~76 .lut_mask = 64'hF0F0F0F000000000;
defparam \mem_fwd[25]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N37
dffeas \regs[15][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][25] .is_wysiwyg = "true";
defparam \regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N35
dffeas \regs[7][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][25] .is_wysiwyg = "true";
defparam \regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N30
cyclonev_lcell_comb \regs[3][25]~feeder (
// Equation(s):
// \regs[3][25]~feeder_combout  = ( \mem_fwd[25]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[25]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][25]~feeder .extended_lut = "off";
defparam \regs[3][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N32
dffeas \regs[3][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][25] .is_wysiwyg = "true";
defparam \regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N2
dffeas \regs[11][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][25] .is_wysiwyg = "true";
defparam \regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N0
cyclonev_lcell_comb \Mux38~3 (
// Equation(s):
// \Mux38~3_combout  = ( \regs[11][25]~q  & ( \imem~31_combout  & ( (!\imem~30_combout ) # (\regs[3][25]~q ) ) ) ) # ( !\regs[11][25]~q  & ( \imem~31_combout  & ( (\imem~30_combout  & \regs[3][25]~q ) ) ) ) # ( \regs[11][25]~q  & ( !\imem~31_combout  & ( 
// (!\imem~30_combout  & (\regs[15][25]~q )) # (\imem~30_combout  & ((\regs[7][25]~q ))) ) ) ) # ( !\regs[11][25]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout  & (\regs[15][25]~q )) # (\imem~30_combout  & ((\regs[7][25]~q ))) ) ) )

	.dataa(!\regs[15][25]~q ),
	.datab(!\imem~30_combout ),
	.datac(!\regs[7][25]~q ),
	.datad(!\regs[3][25]~q ),
	.datae(!\regs[11][25]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~3 .extended_lut = "off";
defparam \Mux38~3 .lut_mask = 64'h474747470033CCFF;
defparam \Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N53
dffeas \regs[1][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][25] .is_wysiwyg = "true";
defparam \regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N28
dffeas \regs[5][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][25] .is_wysiwyg = "true";
defparam \regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y14_N36
cyclonev_lcell_comb \regs[9][25]~feeder (
// Equation(s):
// \regs[9][25]~feeder_combout  = ( \mem_fwd[25]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[25]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][25]~feeder .extended_lut = "off";
defparam \regs[9][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y14_N37
dffeas \regs[9][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][25] .is_wysiwyg = "true";
defparam \regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N26
dffeas \regs[13][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][25] .is_wysiwyg = "true";
defparam \regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N24
cyclonev_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = ( \regs[13][25]~q  & ( \imem~30_combout  & ( (!\imem~31_combout  & ((\regs[5][25]~q ))) # (\imem~31_combout  & (\regs[1][25]~q )) ) ) ) # ( !\regs[13][25]~q  & ( \imem~30_combout  & ( (!\imem~31_combout  & ((\regs[5][25]~q ))) # 
// (\imem~31_combout  & (\regs[1][25]~q )) ) ) ) # ( \regs[13][25]~q  & ( !\imem~30_combout  & ( (!\imem~31_combout ) # (\regs[9][25]~q ) ) ) ) # ( !\regs[13][25]~q  & ( !\imem~30_combout  & ( (\regs[9][25]~q  & \imem~31_combout ) ) ) )

	.dataa(!\regs[1][25]~q ),
	.datab(!\regs[5][25]~q ),
	.datac(!\regs[9][25]~q ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[13][25]~q ),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~1 .extended_lut = "off";
defparam \Mux38~1 .lut_mask = 64'h000FFF0F33553355;
defparam \Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N27
cyclonev_lcell_comb \regs[6][25]~feeder (
// Equation(s):
// \regs[6][25]~feeder_combout  = ( \mem_fwd[25]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[25]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][25]~feeder .extended_lut = "off";
defparam \regs[6][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N29
dffeas \regs[6][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][25] .is_wysiwyg = "true";
defparam \regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N42
cyclonev_lcell_comb \regs[2][25]~feeder (
// Equation(s):
// \regs[2][25]~feeder_combout  = ( \mem_fwd[25]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[25]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][25]~feeder .extended_lut = "off";
defparam \regs[2][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N43
dffeas \regs[2][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][25] .is_wysiwyg = "true";
defparam \regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N38
dffeas \regs[14][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][25] .is_wysiwyg = "true";
defparam \regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y12_N1
dffeas \regs[10][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][25] .is_wysiwyg = "true";
defparam \regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N36
cyclonev_lcell_comb \Mux38~2 (
// Equation(s):
// \Mux38~2_combout  = ( \regs[14][25]~q  & ( \regs[10][25]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & (\regs[6][25]~q )) # (\imem~31_combout  & ((\regs[2][25]~q )))) ) ) ) # ( !\regs[14][25]~q  & ( \regs[10][25]~q  & ( (!\imem~30_combout  & 
// (((\imem~31_combout )))) # (\imem~30_combout  & ((!\imem~31_combout  & (\regs[6][25]~q )) # (\imem~31_combout  & ((\regs[2][25]~q ))))) ) ) ) # ( \regs[14][25]~q  & ( !\regs[10][25]~q  & ( (!\imem~30_combout  & (((!\imem~31_combout )))) # 
// (\imem~30_combout  & ((!\imem~31_combout  & (\regs[6][25]~q )) # (\imem~31_combout  & ((\regs[2][25]~q ))))) ) ) ) # ( !\regs[14][25]~q  & ( !\regs[10][25]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & (\regs[6][25]~q )) # (\imem~31_combout  & 
// ((\regs[2][25]~q ))))) ) ) )

	.dataa(!\regs[6][25]~q ),
	.datab(!\regs[2][25]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[14][25]~q ),
	.dataf(!\regs[10][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~2 .extended_lut = "off";
defparam \Mux38~2 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N3
cyclonev_lcell_comb \regs[0][25]~feeder (
// Equation(s):
// \regs[0][25]~feeder_combout  = ( \mem_fwd[25]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[25]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][25]~feeder .extended_lut = "off";
defparam \regs[0][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N4
dffeas \regs[0][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][25] .is_wysiwyg = "true";
defparam \regs[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N37
dffeas \regs[4][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][25] .is_wysiwyg = "true";
defparam \regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N38
dffeas \regs[12][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[25]~76_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][25] .is_wysiwyg = "true";
defparam \regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N15
cyclonev_lcell_comb \regs[8][25]~feeder (
// Equation(s):
// \regs[8][25]~feeder_combout  = ( \mem_fwd[25]~76_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[25]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][25]~feeder .extended_lut = "off";
defparam \regs[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N17
dffeas \regs[8][25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][25] .is_wysiwyg = "true";
defparam \regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N36
cyclonev_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = ( \regs[12][25]~q  & ( \regs[8][25]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & ((\regs[4][25]~q ))) # (\imem~31_combout  & (\regs[0][25]~q ))) ) ) ) # ( !\regs[12][25]~q  & ( \regs[8][25]~q  & ( (!\imem~31_combout  & 
// (((\regs[4][25]~q  & \imem~30_combout )))) # (\imem~31_combout  & (((!\imem~30_combout )) # (\regs[0][25]~q ))) ) ) ) # ( \regs[12][25]~q  & ( !\regs[8][25]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout ) # (\regs[4][25]~q )))) # (\imem~31_combout  & 
// (\regs[0][25]~q  & ((\imem~30_combout )))) ) ) ) # ( !\regs[12][25]~q  & ( !\regs[8][25]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & ((\regs[4][25]~q ))) # (\imem~31_combout  & (\regs[0][25]~q )))) ) ) )

	.dataa(!\regs[0][25]~q ),
	.datab(!\regs[4][25]~q ),
	.datac(!\imem~31_combout ),
	.datad(!\imem~30_combout ),
	.datae(!\regs[12][25]~q ),
	.dataf(!\regs[8][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~0 .extended_lut = "off";
defparam \Mux38~0 .lut_mask = 64'h0035F0350F35FF35;
defparam \Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N27
cyclonev_lcell_comb \Mux38~4 (
// Equation(s):
// \Mux38~4_combout  = ( \Mux38~0_combout  & ( \imem~32_combout  & ( (!\imem~33_combout  & (\Mux38~3_combout )) # (\imem~33_combout  & ((\Mux38~2_combout ))) ) ) ) # ( !\Mux38~0_combout  & ( \imem~32_combout  & ( (!\imem~33_combout  & (\Mux38~3_combout )) # 
// (\imem~33_combout  & ((\Mux38~2_combout ))) ) ) ) # ( \Mux38~0_combout  & ( !\imem~32_combout  & ( (\imem~33_combout ) # (\Mux38~1_combout ) ) ) ) # ( !\Mux38~0_combout  & ( !\imem~32_combout  & ( (\Mux38~1_combout  & !\imem~33_combout ) ) ) )

	.dataa(!\Mux38~3_combout ),
	.datab(!\Mux38~1_combout ),
	.datac(!\imem~33_combout ),
	.datad(!\Mux38~2_combout ),
	.datae(!\Mux38~0_combout ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~4 .extended_lut = "off";
defparam \Mux38~4 .lut_mask = 64'h30303F3F505F505F;
defparam \Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N27
cyclonev_lcell_comb \RTval_D[25]~17 (
// Equation(s):
// \RTval_D[25]~17_combout  = ( \rt_match_M~combout  & ( \Mux38~4_combout  & ( (!\rt_match_A~combout  & (\mem_fwd[25]~76_combout )) # (\rt_match_A~combout  & (((!alufunc_A[0] & \Selector31~3_combout )))) ) ) ) # ( !\rt_match_M~combout  & ( \Mux38~4_combout  
// & ( (!\rt_match_A~combout ) # ((!alufunc_A[0] & \Selector31~3_combout )) ) ) ) # ( \rt_match_M~combout  & ( !\Mux38~4_combout  & ( (!\rt_match_A~combout  & (\mem_fwd[25]~76_combout )) # (\rt_match_A~combout  & (((!alufunc_A[0] & \Selector31~3_combout )))) 
// ) ) ) # ( !\rt_match_M~combout  & ( !\Mux38~4_combout  & ( (\rt_match_A~combout  & (!alufunc_A[0] & \Selector31~3_combout )) ) ) )

	.dataa(!\mem_fwd[25]~76_combout ),
	.datab(!\rt_match_A~combout ),
	.datac(!alufunc_A[0]),
	.datad(!\Selector31~3_combout ),
	.datae(!\rt_match_M~combout ),
	.dataf(!\Mux38~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[25]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[25]~17 .extended_lut = "off";
defparam \RTval_D[25]~17 .lut_mask = 64'h00304474CCFC4474;
defparam \RTval_D[25]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N28
dffeas \RTreg_A[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[25]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[25] .is_wysiwyg = "true";
defparam \RTreg_A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N25
dffeas \wmemval_M[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[25] .is_wysiwyg = "true";
defparam \wmemval_M[25] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[25]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[25]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X45_Y13_N12
cyclonev_lcell_comb \mem_fwd[25]~73 (
// Equation(s):
// \mem_fwd[25]~73_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[25]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[25]~73 .extended_lut = "off";
defparam \mem_fwd[25]~73 .lut_mask = 64'h03030303F3F3F3F3;
defparam \mem_fwd[25]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N14
dffeas \dmem_rtl_0_bypass[79] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N12
cyclonev_lcell_comb \mem_fwd[25]~75 (
// Equation(s):
// \mem_fwd[25]~75_combout  = ( dmem_rtl_0_bypass[79] & ( \Equal5~6_combout  & ( (\ldmem_M~DUPLICATE_q  & (((\mem_fwd[25]~74_combout  & !\mem_fwd[25]~73_combout )) # (\WideNor0~combout ))) ) ) ) # ( !dmem_rtl_0_bypass[79] & ( \Equal5~6_combout  & ( 
// (\ldmem_M~DUPLICATE_q  & ((!\mem_fwd[25]~74_combout ) # ((!\mem_fwd[25]~73_combout ) # (\WideNor0~combout )))) ) ) ) # ( dmem_rtl_0_bypass[79] & ( !\Equal5~6_combout  & ( (\ldmem_M~DUPLICATE_q  & (\mem_fwd[25]~74_combout  & (!\mem_fwd[25]~73_combout  & 
// !\WideNor0~combout ))) ) ) ) # ( !dmem_rtl_0_bypass[79] & ( !\Equal5~6_combout  & ( (\ldmem_M~DUPLICATE_q  & (!\WideNor0~combout  & ((!\mem_fwd[25]~74_combout ) # (!\mem_fwd[25]~73_combout )))) ) ) )

	.dataa(!\ldmem_M~DUPLICATE_q ),
	.datab(!\mem_fwd[25]~74_combout ),
	.datac(!\mem_fwd[25]~73_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!dmem_rtl_0_bypass[79]),
	.dataf(!\Equal5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[25]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[25]~75 .extended_lut = "off";
defparam \mem_fwd[25]~75 .lut_mask = 64'h5400100054551055;
defparam \mem_fwd[25]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N18
cyclonev_lcell_comb \RSreg_D[25]~20 (
// Equation(s):
// \RSreg_D[25]~20_combout  = ( \RSreg_D[1]~15_combout  & ( \Selector31~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector31~3_combout ),
	.datae(gnd),
	.dataf(!\RSreg_D[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[25]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[25]~20 .extended_lut = "off";
defparam \RSreg_D[25]~20 .lut_mask = 64'h0000000000FF00FF;
defparam \RSreg_D[25]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N0
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \regs[10][25]~q  & ( \regs[5][25]~q  & ( (!\imem~11_combout  & (((!\imem~10_combout ) # (\regs[15][25]~q )))) # (\imem~11_combout  & (((\imem~10_combout )) # (\regs[0][25]~q ))) ) ) ) # ( !\regs[10][25]~q  & ( \regs[5][25]~q  & ( 
// (!\imem~11_combout  & (((\regs[15][25]~q  & \imem~10_combout )))) # (\imem~11_combout  & (((\imem~10_combout )) # (\regs[0][25]~q ))) ) ) ) # ( \regs[10][25]~q  & ( !\regs[5][25]~q  & ( (!\imem~11_combout  & (((!\imem~10_combout ) # (\regs[15][25]~q )))) 
// # (\imem~11_combout  & (\regs[0][25]~q  & ((!\imem~10_combout )))) ) ) ) # ( !\regs[10][25]~q  & ( !\regs[5][25]~q  & ( (!\imem~11_combout  & (((\regs[15][25]~q  & \imem~10_combout )))) # (\imem~11_combout  & (\regs[0][25]~q  & ((!\imem~10_combout )))) ) 
// ) )

	.dataa(!\regs[0][25]~q ),
	.datab(!\regs[15][25]~q ),
	.datac(!\imem~11_combout ),
	.datad(!\imem~10_combout ),
	.datae(!\regs[10][25]~q ),
	.dataf(!\regs[5][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h0530F530053FF53F;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N0
cyclonev_lcell_comb \RSreg_D[25]~21 (
// Equation(s):
// \RSreg_D[25]~21_combout  = ( \rs_match_M~combout  & ( \Mux6~0_combout  & ( ((!\mem_fwd[25]~75_combout  & (!\mem_fwd[25]~72_combout  & !\comb~3_combout ))) # (\RSreg_D[25]~20_combout ) ) ) ) # ( !\rs_match_M~combout  & ( \Mux6~0_combout  & ( 
// (!\comb~3_combout ) # (\RSreg_D[25]~20_combout ) ) ) ) # ( \rs_match_M~combout  & ( !\Mux6~0_combout  & ( ((!\mem_fwd[25]~75_combout  & (!\mem_fwd[25]~72_combout  & !\comb~3_combout ))) # (\RSreg_D[25]~20_combout ) ) ) ) # ( !\rs_match_M~combout  & ( 
// !\Mux6~0_combout  & ( \RSreg_D[25]~20_combout  ) ) )

	.dataa(!\mem_fwd[25]~75_combout ),
	.datab(!\mem_fwd[25]~72_combout ),
	.datac(!\RSreg_D[25]~20_combout ),
	.datad(!\comb~3_combout ),
	.datae(!\rs_match_M~combout ),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[25]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[25]~21 .extended_lut = "off";
defparam \RSreg_D[25]~21 .lut_mask = 64'h0F0F8F0FFF0F8F0F;
defparam \RSreg_D[25]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N2
dffeas \aluin1_A[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[25]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[25] .is_wysiwyg = "true";
defparam \aluin1_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N54
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[28] ) ) ) # ( !aluin2_A[0] & ( aluin2_A[1] & ( aluin1_A[27] ) ) ) # ( aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[26] ) ) ) # ( !aluin2_A[0] & ( !aluin2_A[1] & ( aluin1_A[25] ) ) )

	.dataa(!aluin1_A[27]),
	.datab(!aluin1_A[26]),
	.datac(!aluin1_A[28]),
	.datad(!aluin1_A[25]),
	.datae(!aluin2_A[0]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h00FF333355550F0F;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N36
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( aluin2_A[3] & ( aluin2_A[2] & ( \ShiftRight0~19_combout  ) ) ) # ( !aluin2_A[3] & ( aluin2_A[2] & ( \ShiftRight0~17_combout  ) ) ) # ( aluin2_A[3] & ( !aluin2_A[2] & ( \ShiftRight0~18_combout  ) ) ) # ( !aluin2_A[3] & ( 
// !aluin2_A[2] & ( \ShiftRight0~16_combout  ) ) )

	.dataa(!\ShiftRight0~18_combout ),
	.datab(!\ShiftRight0~16_combout ),
	.datac(!\ShiftRight0~19_combout ),
	.datad(!\ShiftRight0~17_combout ),
	.datae(!aluin2_A[3]),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h3333555500FF0F0F;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N18
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ( aluin1_A[17] & ( alufunc_A[3] & ( (!pcpred_A[17] & (\Selector49~1_combout  & (!aluin2_A[17]))) # (pcpred_A[17] & (((\Selector49~1_combout  & !aluin2_A[17])) # (\Selector33~0_combout ))) ) ) ) # ( !aluin1_A[17] & ( alufunc_A[3] & 
// ( ((pcpred_A[17] & \Selector33~0_combout )) # (\Selector49~1_combout ) ) ) ) # ( aluin1_A[17] & ( !alufunc_A[3] & ( (!pcpred_A[17] & (\Selector49~1_combout  & (aluin2_A[17]))) # (pcpred_A[17] & (((\Selector49~1_combout  & aluin2_A[17])) # 
// (\Selector33~0_combout ))) ) ) ) # ( !aluin1_A[17] & ( !alufunc_A[3] & ( (pcpred_A[17] & \Selector33~0_combout ) ) ) )

	.dataa(!pcpred_A[17]),
	.datab(!\Selector49~1_combout ),
	.datac(!aluin2_A[17]),
	.datad(!\Selector33~0_combout ),
	.datae(!aluin1_A[17]),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h0055035733773075;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N57
cyclonev_lcell_comb \Selector39~1 (
// Equation(s):
// \Selector39~1_combout  = ( !\Selector39~0_combout  & ( (!\Selector56~11_combout ) # ((!\Selector54~6_combout  & (!aluin1_A[31])) # (\Selector54~6_combout  & ((!\ShiftRight0~20_combout )))) ) )

	.dataa(!\Selector56~11_combout ),
	.datab(!\Selector54~6_combout ),
	.datac(!aluin1_A[31]),
	.datad(!\ShiftRight0~20_combout ),
	.datae(gnd),
	.dataf(!\Selector39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~1 .extended_lut = "off";
defparam \Selector39~1 .lut_mask = 64'hFBEAFBEA00000000;
defparam \Selector39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \RSreg_D[17]~44 (
// Equation(s):
// \RSreg_D[17]~44_combout  = ( \Add3~125_sumout  & ( \RSreg_D[1]~15_combout  & ( ((!\Selector39~1_combout ) # ((\Selector48~0_combout  & \Add4~125_sumout ))) # (\Selector49~0_combout ) ) ) ) # ( !\Add3~125_sumout  & ( \RSreg_D[1]~15_combout  & ( 
// (!\Selector39~1_combout ) # ((\Selector48~0_combout  & \Add4~125_sumout )) ) ) )

	.dataa(!\Selector49~0_combout ),
	.datab(!\Selector39~1_combout ),
	.datac(!\Selector48~0_combout ),
	.datad(!\Add4~125_sumout ),
	.datae(!\Add3~125_sumout ),
	.dataf(!\RSreg_D[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[17]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[17]~44 .extended_lut = "off";
defparam \RSreg_D[17]~44 .lut_mask = 64'h00000000CCCFDDDF;
defparam \RSreg_D[17]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N53
dffeas \regs[0][17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[17]~127_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][17] .is_wysiwyg = "true";
defparam \regs[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N54
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \regs[10][17]~q  & ( \imem~11_combout  & ( (!\imem~10_combout  & (\regs[0][17]~q )) # (\imem~10_combout  & ((\regs[5][17]~q ))) ) ) ) # ( !\regs[10][17]~q  & ( \imem~11_combout  & ( (!\imem~10_combout  & (\regs[0][17]~q )) # 
// (\imem~10_combout  & ((\regs[5][17]~q ))) ) ) ) # ( \regs[10][17]~q  & ( !\imem~11_combout  & ( (!\imem~10_combout ) # (\regs[15][17]~q ) ) ) ) # ( !\regs[10][17]~q  & ( !\imem~11_combout  & ( (\regs[15][17]~q  & \imem~10_combout ) ) ) )

	.dataa(!\regs[0][17]~q ),
	.datab(!\regs[15][17]~q ),
	.datac(!\regs[5][17]~q ),
	.datad(!\imem~10_combout ),
	.datae(!\regs[10][17]~q ),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \mem_fwd[17]~126 (
// Equation(s):
// \mem_fwd[17]~126_combout  = ( dmem_rtl_0_bypass[63] & ( \mem_fwd[4]~7_combout  & ( (!\mem_fwd[17]~125_combout ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ))) ) ) ) # ( !dmem_rtl_0_bypass[63] & ( \mem_fwd[4]~7_combout  & ( (\mem_fwd[17]~125_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datad(!\mem_fwd[17]~125_combout ),
	.datae(!dmem_rtl_0_bypass[63]),
	.dataf(!\mem_fwd[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[17]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[17]~126 .extended_lut = "off";
defparam \mem_fwd[17]~126 .lut_mask = 64'h00000000001DFF1D;
defparam \mem_fwd[17]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N57
cyclonev_lcell_comb \RSreg_D[17]~45 (
// Equation(s):
// \RSreg_D[17]~45_combout  = ( \mem_fwd[17]~124_combout  & ( \mem_fwd[17]~126_combout  & ( ((!\comb~3_combout  & ((\Mux14~0_combout ) # (\rs_match_M~combout )))) # (\RSreg_D[17]~44_combout ) ) ) ) # ( !\mem_fwd[17]~124_combout  & ( \mem_fwd[17]~126_combout  
// & ( ((!\comb~3_combout  & ((\Mux14~0_combout ) # (\rs_match_M~combout )))) # (\RSreg_D[17]~44_combout ) ) ) ) # ( \mem_fwd[17]~124_combout  & ( !\mem_fwd[17]~126_combout  & ( ((!\comb~3_combout  & ((\Mux14~0_combout ) # (\rs_match_M~combout )))) # 
// (\RSreg_D[17]~44_combout ) ) ) ) # ( !\mem_fwd[17]~124_combout  & ( !\mem_fwd[17]~126_combout  & ( ((!\comb~3_combout  & (!\rs_match_M~combout  & \Mux14~0_combout ))) # (\RSreg_D[17]~44_combout ) ) ) )

	.dataa(!\RSreg_D[17]~44_combout ),
	.datab(!\comb~3_combout ),
	.datac(!\rs_match_M~combout ),
	.datad(!\Mux14~0_combout ),
	.datae(!\mem_fwd[17]~124_combout ),
	.dataf(!\mem_fwd[17]~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[17]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[17]~45 .extended_lut = "off";
defparam \RSreg_D[17]~45 .lut_mask = 64'h55D55DDD5DDD5DDD;
defparam \RSreg_D[17]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N59
dffeas \aluin1_A[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[17]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[17] .is_wysiwyg = "true";
defparam \aluin1_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N24
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( aluin1_A[16] & ( aluin2_A[0] & ( (!aluin2_A[1]) # (aluin1_A[18]) ) ) ) # ( !aluin1_A[16] & ( aluin2_A[0] & ( (aluin2_A[1] & aluin1_A[18]) ) ) ) # ( aluin1_A[16] & ( !aluin2_A[0] & ( (!aluin2_A[1] & ((\aluin1_A[15]~DUPLICATE_q 
// ))) # (aluin2_A[1] & (aluin1_A[17])) ) ) ) # ( !aluin1_A[16] & ( !aluin2_A[0] & ( (!aluin2_A[1] & ((\aluin1_A[15]~DUPLICATE_q ))) # (aluin2_A[1] & (aluin1_A[17])) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin1_A[17]),
	.datac(!\aluin1_A[15]~DUPLICATE_q ),
	.datad(!aluin1_A[18]),
	.datae(!aluin1_A[16]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N15
cyclonev_lcell_comb \ShiftRight0~61 (
// Equation(s):
// \ShiftRight0~61_combout  = ( \ShiftRight0~49_combout  & ( \ShiftRight0~47_combout  & ( ((!aluin2_A[2] & ((\ShiftRight0~45_combout ))) # (aluin2_A[2] & (\ShiftRight0~46_combout ))) # (aluin2_A[3]) ) ) ) # ( !\ShiftRight0~49_combout  & ( 
// \ShiftRight0~47_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & ((\ShiftRight0~45_combout ))) # (aluin2_A[2] & (\ShiftRight0~46_combout )))) # (aluin2_A[3] & (((!aluin2_A[2])))) ) ) ) # ( \ShiftRight0~49_combout  & ( !\ShiftRight0~47_combout  & ( 
// (!aluin2_A[3] & ((!aluin2_A[2] & ((\ShiftRight0~45_combout ))) # (aluin2_A[2] & (\ShiftRight0~46_combout )))) # (aluin2_A[3] & (((aluin2_A[2])))) ) ) ) # ( !\ShiftRight0~49_combout  & ( !\ShiftRight0~47_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & 
// ((\ShiftRight0~45_combout ))) # (aluin2_A[2] & (\ShiftRight0~46_combout )))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~46_combout ),
	.datac(!\ShiftRight0~45_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftRight0~49_combout ),
	.dataf(!\ShiftRight0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~61 .extended_lut = "off";
defparam \ShiftRight0~61 .lut_mask = 64'h0A220A775F225F77;
defparam \ShiftRight0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N21
cyclonev_lcell_comb \Selector45~1 (
// Equation(s):
// \Selector45~1_combout  = ( aluin2_A[2] & ( aluin1_A[31] ) ) # ( !aluin2_A[2] & ( (!aluin2_A[3] & ((\ShiftRight0~50_combout ))) # (aluin2_A[3] & (aluin1_A[31])) ) )

	.dataa(gnd),
	.datab(!aluin1_A[31]),
	.datac(!aluin2_A[3]),
	.datad(!\ShiftRight0~50_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~1 .extended_lut = "off";
defparam \Selector45~1 .lut_mask = 64'h03F303F333333333;
defparam \Selector45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N24
cyclonev_lcell_comb \Selector45~2 (
// Equation(s):
// \Selector45~2_combout  = ( \Selector45~1_combout  & ( \Selector56~11_combout  & ( (!\ShiftRight0~5_combout  & (aluin1_A[31])) # (\ShiftRight0~5_combout  & (((\ShiftRight0~61_combout ) # (aluin2_A[4])))) ) ) ) # ( !\Selector45~1_combout  & ( 
// \Selector56~11_combout  & ( (!\ShiftRight0~5_combout  & (aluin1_A[31])) # (\ShiftRight0~5_combout  & (((!aluin2_A[4] & \ShiftRight0~61_combout )))) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\ShiftRight0~61_combout ),
	.datae(!\Selector45~1_combout ),
	.dataf(!\Selector56~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~2 .extended_lut = "off";
defparam \Selector45~2 .lut_mask = 64'h00000000505C535F;
defparam \Selector45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N36
cyclonev_lcell_comb \Selector45~3 (
// Equation(s):
// \Selector45~3_combout  = ( \Selector45~0_combout  & ( pcpred_A[11] & ( (!alufunc_A[0] & (((\Selector45~2_combout ) # (\Selector33~0_combout )) # (\Selector54~1_combout ))) ) ) ) # ( !\Selector45~0_combout  & ( pcpred_A[11] & ( (!alufunc_A[0] & 
// ((\Selector45~2_combout ) # (\Selector33~0_combout ))) ) ) ) # ( \Selector45~0_combout  & ( !pcpred_A[11] & ( (!alufunc_A[0] & ((\Selector45~2_combout ) # (\Selector54~1_combout ))) ) ) ) # ( !\Selector45~0_combout  & ( !pcpred_A[11] & ( 
// (\Selector45~2_combout  & !alufunc_A[0]) ) ) )

	.dataa(!\Selector54~1_combout ),
	.datab(!\Selector33~0_combout ),
	.datac(!\Selector45~2_combout ),
	.datad(!alufunc_A[0]),
	.datae(!\Selector45~0_combout ),
	.dataf(!pcpred_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~3 .extended_lut = "off";
defparam \Selector45~3 .lut_mask = 64'h0F005F003F007F00;
defparam \Selector45~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N25
dffeas \regs[3][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][11] .is_wysiwyg = "true";
defparam \regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N20
dffeas \regs[11][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][11] .is_wysiwyg = "true";
defparam \regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N12
cyclonev_lcell_comb \regs[7][11]~feeder (
// Equation(s):
// \regs[7][11]~feeder_combout  = ( \mem_fwd[11]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[11]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[7][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[7][11]~feeder .extended_lut = "off";
defparam \regs[7][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[7][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N14
dffeas \regs[7][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][11] .is_wysiwyg = "true";
defparam \regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y11_N18
cyclonev_lcell_comb \Mux52~3 (
// Equation(s):
// \Mux52~3_combout  = ( \regs[11][11]~q  & ( \regs[7][11]~q  & ( (!\imem~31_combout  & (((\regs[15][11]~q ) # (\imem~30_combout )))) # (\imem~31_combout  & (((!\imem~30_combout )) # (\regs[3][11]~q ))) ) ) ) # ( !\regs[11][11]~q  & ( \regs[7][11]~q  & ( 
// (!\imem~31_combout  & (((\regs[15][11]~q ) # (\imem~30_combout )))) # (\imem~31_combout  & (\regs[3][11]~q  & (\imem~30_combout ))) ) ) ) # ( \regs[11][11]~q  & ( !\regs[7][11]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout  & \regs[15][11]~q )))) # 
// (\imem~31_combout  & (((!\imem~30_combout )) # (\regs[3][11]~q ))) ) ) ) # ( !\regs[11][11]~q  & ( !\regs[7][11]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout  & \regs[15][11]~q )))) # (\imem~31_combout  & (\regs[3][11]~q  & (\imem~30_combout ))) ) ) 
// )

	.dataa(!\imem~31_combout ),
	.datab(!\regs[3][11]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[15][11]~q ),
	.datae(!\regs[11][11]~q ),
	.dataf(!\regs[7][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~3 .extended_lut = "off";
defparam \Mux52~3 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N42
cyclonev_lcell_comb \regs[14][11]~feeder (
// Equation(s):
// \regs[14][11]~feeder_combout  = ( \mem_fwd[11]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[11]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][11]~feeder .extended_lut = "off";
defparam \regs[14][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N44
dffeas \regs[14][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][11] .is_wysiwyg = "true";
defparam \regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N35
dffeas \regs[2][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][11] .is_wysiwyg = "true";
defparam \regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N33
cyclonev_lcell_comb \regs[6][11]~feeder (
// Equation(s):
// \regs[6][11]~feeder_combout  = ( \mem_fwd[11]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[11]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][11]~feeder .extended_lut = "off";
defparam \regs[6][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N34
dffeas \regs[6][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][11] .is_wysiwyg = "true";
defparam \regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N33
cyclonev_lcell_comb \Mux52~2 (
// Equation(s):
// \Mux52~2_combout  = ( \regs[2][11]~q  & ( \regs[6][11]~q  & ( ((!\imem~31_combout  & ((\regs[14][11]~q ))) # (\imem~31_combout  & (\regs[10][11]~q ))) # (\imem~30_combout ) ) ) ) # ( !\regs[2][11]~q  & ( \regs[6][11]~q  & ( (!\imem~30_combout  & 
// ((!\imem~31_combout  & ((\regs[14][11]~q ))) # (\imem~31_combout  & (\regs[10][11]~q )))) # (\imem~30_combout  & (((!\imem~31_combout )))) ) ) ) # ( \regs[2][11]~q  & ( !\regs[6][11]~q  & ( (!\imem~30_combout  & ((!\imem~31_combout  & ((\regs[14][11]~q 
// ))) # (\imem~31_combout  & (\regs[10][11]~q )))) # (\imem~30_combout  & (((\imem~31_combout )))) ) ) ) # ( !\regs[2][11]~q  & ( !\regs[6][11]~q  & ( (!\imem~30_combout  & ((!\imem~31_combout  & ((\regs[14][11]~q ))) # (\imem~31_combout  & (\regs[10][11]~q 
// )))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs[10][11]~q ),
	.datac(!\imem~31_combout ),
	.datad(!\regs[14][11]~q ),
	.datae(!\regs[2][11]~q ),
	.dataf(!\regs[6][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~2 .extended_lut = "off";
defparam \Mux52~2 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N25
dffeas \regs[1][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][11] .is_wysiwyg = "true";
defparam \regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N35
dffeas \regs[13][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][11] .is_wysiwyg = "true";
defparam \regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N48
cyclonev_lcell_comb \regs[9][11]~feeder (
// Equation(s):
// \regs[9][11]~feeder_combout  = ( \mem_fwd[11]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[11]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][11]~feeder .extended_lut = "off";
defparam \regs[9][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N50
dffeas \regs[9][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][11] .is_wysiwyg = "true";
defparam \regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N33
cyclonev_lcell_comb \Mux52~1 (
// Equation(s):
// \Mux52~1_combout  = ( \regs[13][11]~q  & ( \regs[9][11]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & ((\regs[5][11]~q ))) # (\imem~31_combout  & (\regs[1][11]~q ))) ) ) ) # ( !\regs[13][11]~q  & ( \regs[9][11]~q  & ( (!\imem~31_combout  & 
// (\imem~30_combout  & ((\regs[5][11]~q )))) # (\imem~31_combout  & ((!\imem~30_combout ) # ((\regs[1][11]~q )))) ) ) ) # ( \regs[13][11]~q  & ( !\regs[9][11]~q  & ( (!\imem~31_combout  & ((!\imem~30_combout ) # ((\regs[5][11]~q )))) # (\imem~31_combout  & 
// (\imem~30_combout  & (\regs[1][11]~q ))) ) ) ) # ( !\regs[13][11]~q  & ( !\regs[9][11]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & ((\regs[5][11]~q ))) # (\imem~31_combout  & (\regs[1][11]~q )))) ) ) )

	.dataa(!\imem~31_combout ),
	.datab(!\imem~30_combout ),
	.datac(!\regs[1][11]~q ),
	.datad(!\regs[5][11]~q ),
	.datae(!\regs[13][11]~q ),
	.dataf(!\regs[9][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~1 .extended_lut = "off";
defparam \Mux52~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N42
cyclonev_lcell_comb \regs[4][11]~feeder (
// Equation(s):
// \regs[4][11]~feeder_combout  = ( \mem_fwd[11]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[11]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][11]~feeder .extended_lut = "off";
defparam \regs[4][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N43
dffeas \regs[4][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][11] .is_wysiwyg = "true";
defparam \regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N17
dffeas \regs[12][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][11] .is_wysiwyg = "true";
defparam \regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y15_N44
dffeas \regs[8][11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[11]~51_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][11] .is_wysiwyg = "true";
defparam \regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N15
cyclonev_lcell_comb \Mux52~0 (
// Equation(s):
// \Mux52~0_combout  = ( \regs[12][11]~q  & ( \regs[8][11]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & (\regs[4][11]~q )) # (\imem~31_combout  & ((\regs[0][11]~q )))) ) ) ) # ( !\regs[12][11]~q  & ( \regs[8][11]~q  & ( (!\imem~31_combout  & 
// (\regs[4][11]~q  & ((\imem~30_combout )))) # (\imem~31_combout  & (((!\imem~30_combout ) # (\regs[0][11]~q )))) ) ) ) # ( \regs[12][11]~q  & ( !\regs[8][11]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout )) # (\regs[4][11]~q ))) # (\imem~31_combout  & 
// (((\regs[0][11]~q  & \imem~30_combout )))) ) ) ) # ( !\regs[12][11]~q  & ( !\regs[8][11]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & (\regs[4][11]~q )) # (\imem~31_combout  & ((\regs[0][11]~q ))))) ) ) )

	.dataa(!\regs[4][11]~q ),
	.datab(!\imem~31_combout ),
	.datac(!\regs[0][11]~q ),
	.datad(!\imem~30_combout ),
	.datae(!\regs[12][11]~q ),
	.dataf(!\regs[8][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~0 .extended_lut = "off";
defparam \Mux52~0 .lut_mask = 64'h0047CC473347FF47;
defparam \Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N15
cyclonev_lcell_comb \Mux52~4 (
// Equation(s):
// \Mux52~4_combout  = ( \Mux52~0_combout  & ( \imem~32_combout  & ( (!\imem~33_combout  & (\Mux52~3_combout )) # (\imem~33_combout  & ((\Mux52~2_combout ))) ) ) ) # ( !\Mux52~0_combout  & ( \imem~32_combout  & ( (!\imem~33_combout  & (\Mux52~3_combout )) # 
// (\imem~33_combout  & ((\Mux52~2_combout ))) ) ) ) # ( \Mux52~0_combout  & ( !\imem~32_combout  & ( (\Mux52~1_combout ) # (\imem~33_combout ) ) ) ) # ( !\Mux52~0_combout  & ( !\imem~32_combout  & ( (!\imem~33_combout  & \Mux52~1_combout ) ) ) )

	.dataa(!\imem~33_combout ),
	.datab(!\Mux52~3_combout ),
	.datac(!\Mux52~2_combout ),
	.datad(!\Mux52~1_combout ),
	.datae(!\Mux52~0_combout ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux52~4 .extended_lut = "off";
defparam \Mux52~4 .lut_mask = 64'h00AA55FF27272727;
defparam \Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N45
cyclonev_lcell_comb \RTval_D[11]~12 (
// Equation(s):
// \RTval_D[11]~12_combout  = ( \mem_fwd[11]~51_combout  & ( (!\rt_match_A~combout  & (((\Mux52~4_combout )) # (\rt_match_M~combout ))) # (\rt_match_A~combout  & (((\Selector45~3_combout )))) ) ) # ( !\mem_fwd[11]~51_combout  & ( (!\rt_match_A~combout  & 
// (!\rt_match_M~combout  & ((\Mux52~4_combout )))) # (\rt_match_A~combout  & (((\Selector45~3_combout )))) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\rt_match_M~combout ),
	.datac(!\Selector45~3_combout ),
	.datad(!\Mux52~4_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[11]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[11]~12 .extended_lut = "off";
defparam \RTval_D[11]~12 .lut_mask = 64'h058D058D27AF27AF;
defparam \RTval_D[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N12
cyclonev_lcell_comb \aluin2_A~13 (
// Equation(s):
// \aluin2_A~13_combout  = (!\comb~5_combout  & (\RTval_D[11]~12_combout )) # (\comb~5_combout  & ((!\WideOr2~0_combout  & (\RTval_D[11]~12_combout )) # (\WideOr2~0_combout  & ((\imem~26_combout )))))

	.dataa(!\comb~5_combout ),
	.datab(!\RTval_D[11]~12_combout ),
	.datac(!\WideOr2~0_combout ),
	.datad(!\imem~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~13 .extended_lut = "off";
defparam \aluin2_A~13 .lut_mask = 64'h3237323732373237;
defparam \aluin2_A~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \aluin2_A[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluin2_A~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[11] .is_wysiwyg = "true";
defparam \aluin2_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N0
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( \Add4~49_sumout  & ( alufunc_A[2] & ( !alufunc_A[3] $ (((!aluin2_A[11]) # (!aluin1_A[11]))) ) ) ) # ( !\Add4~49_sumout  & ( alufunc_A[2] & ( !alufunc_A[3] $ (((!aluin2_A[11]) # (!aluin1_A[11]))) ) ) ) # ( \Add4~49_sumout  & ( 
// !alufunc_A[2] & ( (\Add3~49_sumout ) # (alufunc_A[3]) ) ) ) # ( !\Add4~49_sumout  & ( !alufunc_A[2] & ( (!alufunc_A[3] & \Add3~49_sumout ) ) ) )

	.dataa(!aluin2_A[11]),
	.datab(!alufunc_A[3]),
	.datac(!aluin1_A[11]),
	.datad(!\Add3~49_sumout ),
	.datae(!\Add4~49_sumout ),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h00CC33FF36363636;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N15
cyclonev_lcell_comb \Selector45~4 (
// Equation(s):
// \Selector45~4_combout  = ( \Selector45~2_combout  ) # ( !\Selector45~2_combout  & ( (!\Selector54~1_combout  & (\Selector33~0_combout  & (pcpred_A[11]))) # (\Selector54~1_combout  & (((\Selector33~0_combout  & pcpred_A[11])) # (\Selector45~0_combout ))) ) 
// )

	.dataa(!\Selector54~1_combout ),
	.datab(!\Selector33~0_combout ),
	.datac(!pcpred_A[11]),
	.datad(!\Selector45~0_combout ),
	.datae(gnd),
	.dataf(!\Selector45~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~4 .extended_lut = "off";
defparam \Selector45~4 .lut_mask = 64'h03570357FFFFFFFF;
defparam \Selector45~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N34
dffeas \memaddr_M[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector45~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[11] .is_wysiwyg = "true";
defparam \memaddr_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N23
dffeas \dmem_rtl_0_bypass[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[22]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[22]~feeder_combout  = ( \Selector44~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N14
dffeas \dmem_rtl_0_bypass[22] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N26
dffeas \dmem_rtl_0_bypass[17] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N4
dffeas \dmem_rtl_0_bypass[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector45~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N20
dffeas \dmem_rtl_0_bypass[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[18]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[18]~feeder_combout  = ( \Selector46~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector46~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \dmem_rtl_0_bypass[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N18
cyclonev_lcell_comb \dmem~0 (
// Equation(s):
// \dmem~0_combout  = ( dmem_rtl_0_bypass[21] & ( dmem_rtl_0_bypass[18] & ( (!dmem_rtl_0_bypass[22]) # ((!dmem_rtl_0_bypass[17]) # (!dmem_rtl_0_bypass[19] $ (!dmem_rtl_0_bypass[20]))) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( dmem_rtl_0_bypass[18] & ( 
// ((!dmem_rtl_0_bypass[17]) # (!dmem_rtl_0_bypass[19] $ (!dmem_rtl_0_bypass[20]))) # (dmem_rtl_0_bypass[22]) ) ) ) # ( dmem_rtl_0_bypass[21] & ( !dmem_rtl_0_bypass[18] & ( (!dmem_rtl_0_bypass[22]) # ((!dmem_rtl_0_bypass[19] $ (!dmem_rtl_0_bypass[20])) # 
// (dmem_rtl_0_bypass[17])) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( !dmem_rtl_0_bypass[18] & ( ((!dmem_rtl_0_bypass[19] $ (!dmem_rtl_0_bypass[20])) # (dmem_rtl_0_bypass[17])) # (dmem_rtl_0_bypass[22]) ) ) )

	.dataa(!dmem_rtl_0_bypass[19]),
	.datab(!dmem_rtl_0_bypass[22]),
	.datac(!dmem_rtl_0_bypass[17]),
	.datad(!dmem_rtl_0_bypass[20]),
	.datae(!dmem_rtl_0_bypass[21]),
	.dataf(!dmem_rtl_0_bypass[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0 .extended_lut = "off";
defparam \dmem~0 .lut_mask = 64'h7FBFDFEFF7FBFDFE;
defparam \dmem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N2
dffeas \dmem_rtl_0_bypass[82] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N3
cyclonev_lcell_comb \mem_fwd[26]~69 (
// Equation(s):
// \mem_fwd[26]~69_combout  = ( \dmem~4_combout  & ( dmem_rtl_0_bypass[82] & ( ((!\dmem~1_combout ) # ((!\dmem~3_combout ) # (!\dmem~2_combout ))) # (\dmem~0_combout ) ) ) ) # ( !\dmem~4_combout  & ( dmem_rtl_0_bypass[82] ) )

	.dataa(!\dmem~0_combout ),
	.datab(!\dmem~1_combout ),
	.datac(!\dmem~3_combout ),
	.datad(!\dmem~2_combout ),
	.datae(!\dmem~4_combout ),
	.dataf(!dmem_rtl_0_bypass[82]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[26]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[26]~69 .extended_lut = "off";
defparam \mem_fwd[26]~69 .lut_mask = 64'h00000000FFFFFFFD;
defparam \mem_fwd[26]~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N52
dffeas \RTreg_A[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[26]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[26] .is_wysiwyg = "true";
defparam \RTreg_A[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N50
dffeas \wmemval_M[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[26] .is_wysiwyg = "true";
defparam \wmemval_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N59
dffeas \dmem_rtl_0_bypass[81] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[26]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[26]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X45_Y9_N48
cyclonev_lcell_comb \mem_fwd[26]~68 (
// Equation(s):
// \mem_fwd[26]~68_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[26]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[26]~68 .extended_lut = "off";
defparam \mem_fwd[26]~68 .lut_mask = 64'h0F0F0F0F33333333;
defparam \mem_fwd[26]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N57
cyclonev_lcell_comb \mem_fwd[26]~70 (
// Equation(s):
// \mem_fwd[26]~70_combout  = ( dmem_rtl_0_bypass[81] & ( \mem_fwd[26]~68_combout  & ( (\ldmem_M~DUPLICATE_q  & (\Equal5~6_combout  & \WideNor0~combout )) ) ) ) # ( !dmem_rtl_0_bypass[81] & ( \mem_fwd[26]~68_combout  & ( (\ldmem_M~DUPLICATE_q  & 
// ((!\WideNor0~combout  & (!\mem_fwd[26]~69_combout )) # (\WideNor0~combout  & ((\Equal5~6_combout ))))) ) ) ) # ( dmem_rtl_0_bypass[81] & ( !\mem_fwd[26]~68_combout  & ( (\ldmem_M~DUPLICATE_q  & ((!\WideNor0~combout  & (\mem_fwd[26]~69_combout )) # 
// (\WideNor0~combout  & ((\Equal5~6_combout ))))) ) ) ) # ( !dmem_rtl_0_bypass[81] & ( !\mem_fwd[26]~68_combout  & ( (\ldmem_M~DUPLICATE_q  & ((!\WideNor0~combout ) # (\Equal5~6_combout ))) ) ) )

	.dataa(!\mem_fwd[26]~69_combout ),
	.datab(!\ldmem_M~DUPLICATE_q ),
	.datac(!\Equal5~6_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!dmem_rtl_0_bypass[81]),
	.dataf(!\mem_fwd[26]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[26]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[26]~70 .extended_lut = "off";
defparam \mem_fwd[26]~70 .lut_mask = 64'h3303110322030003;
defparam \mem_fwd[26]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N54
cyclonev_lcell_comb \mem_fwd[26]~71 (
// Equation(s):
// \mem_fwd[26]~71_combout  = ( !\mem_fwd[26]~70_combout  & ( !\mem_fwd[26]~67_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_fwd[26]~67_combout ),
	.datad(gnd),
	.datae(!\mem_fwd[26]~70_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[26]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[26]~71 .extended_lut = "off";
defparam \mem_fwd[26]~71 .lut_mask = 64'hF0F00000F0F00000;
defparam \mem_fwd[26]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N3
cyclonev_lcell_comb \regs[5][26]~feeder (
// Equation(s):
// \regs[5][26]~feeder_combout  = ( \mem_fwd[26]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[26]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][26]~feeder .extended_lut = "off";
defparam \regs[5][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N4
dffeas \regs[5][26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][26] .is_wysiwyg = "true";
defparam \regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N48
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \regs[10][26]~q  & ( \imem~10_combout  & ( (!\imem~11_combout  & ((\regs[15][26]~q ))) # (\imem~11_combout  & (\regs[5][26]~q )) ) ) ) # ( !\regs[10][26]~q  & ( \imem~10_combout  & ( (!\imem~11_combout  & ((\regs[15][26]~q ))) # 
// (\imem~11_combout  & (\regs[5][26]~q )) ) ) ) # ( \regs[10][26]~q  & ( !\imem~10_combout  & ( (!\imem~11_combout ) # (\regs[0][26]~q ) ) ) ) # ( !\regs[10][26]~q  & ( !\imem~10_combout  & ( (\imem~11_combout  & \regs[0][26]~q ) ) ) )

	.dataa(!\regs[5][26]~q ),
	.datab(!\imem~11_combout ),
	.datac(!\regs[15][26]~q ),
	.datad(!\regs[0][26]~q ),
	.datae(!\regs[10][26]~q ),
	.dataf(!\imem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N45
cyclonev_lcell_comb \RSreg_D[26]~22 (
// Equation(s):
// \RSreg_D[26]~22_combout  = ( \Selector30~3_combout  & ( \RSreg_D[1]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RSreg_D[1]~15_combout ),
	.datae(gnd),
	.dataf(!\Selector30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[26]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[26]~22 .extended_lut = "off";
defparam \RSreg_D[26]~22 .lut_mask = 64'h0000000000FF00FF;
defparam \RSreg_D[26]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N42
cyclonev_lcell_comb \RSreg_D[26]~23 (
// Equation(s):
// \RSreg_D[26]~23_combout  = ( \comb~3_combout  & ( \RSreg_D[26]~22_combout  ) ) # ( !\comb~3_combout  & ( \RSreg_D[26]~22_combout  ) ) # ( !\comb~3_combout  & ( !\RSreg_D[26]~22_combout  & ( (!\rs_match_M~combout  & (((\Mux5~0_combout )))) # 
// (\rs_match_M~combout  & (!\mem_fwd[26]~67_combout  & ((!\mem_fwd[26]~70_combout )))) ) ) )

	.dataa(!\mem_fwd[26]~67_combout ),
	.datab(!\Mux5~0_combout ),
	.datac(!\rs_match_M~combout ),
	.datad(!\mem_fwd[26]~70_combout ),
	.datae(!\comb~3_combout ),
	.dataf(!\RSreg_D[26]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[26]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[26]~23 .extended_lut = "off";
defparam \RSreg_D[26]~23 .lut_mask = 64'h3A300000FFFFFFFF;
defparam \RSreg_D[26]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N44
dffeas \aluin1_A[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[26]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[26] .is_wysiwyg = "true";
defparam \aluin1_A[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N18
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( \Selector33~0_combout  & ( \Selector49~1_combout  & ( (!alufunc_A[3] $ (((!aluin1_A[26]) # (!aluin2_A[26])))) # (pcpred_A[26]) ) ) ) # ( !\Selector33~0_combout  & ( \Selector49~1_combout  & ( !alufunc_A[3] $ (((!aluin1_A[26]) # 
// (!aluin2_A[26]))) ) ) ) # ( \Selector33~0_combout  & ( !\Selector49~1_combout  & ( pcpred_A[26] ) ) )

	.dataa(!aluin1_A[26]),
	.datab(!pcpred_A[26]),
	.datac(!alufunc_A[3]),
	.datad(!aluin2_A[26]),
	.datae(!\Selector33~0_combout ),
	.dataf(!\Selector49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h000033330F5A3F7B;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N9
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( aluin2_A[2] & ( (\Selector56~11_combout  & \ShiftRight0~39_combout ) ) ) # ( !aluin2_A[2] & ( (\Selector56~11_combout  & \ShiftRight0~29_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector56~11_combout ),
	.datac(!\ShiftRight0~29_combout ),
	.datad(!\ShiftRight0~39_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h0303030300330033;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N48
cyclonev_lcell_comb \Selector30~2 (
// Equation(s):
// \Selector30~2_combout  = ( \Selector54~6_combout  & ( \Selector25~0_combout  & ( (!\Selector30~0_combout  & (!\Selector30~1_combout  & !aluin2_A[3])) ) ) ) # ( \Selector54~6_combout  & ( !\Selector25~0_combout  & ( (!\Selector30~0_combout  & 
// ((!\Selector30~1_combout ) # (aluin2_A[3]))) ) ) ) # ( !\Selector54~6_combout  & ( !\Selector25~0_combout  & ( !\Selector30~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector30~0_combout ),
	.datac(!\Selector30~1_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\Selector54~6_combout ),
	.dataf(!\Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~2 .extended_lut = "off";
defparam \Selector30~2 .lut_mask = 64'hCCCCC0CC0000C000;
defparam \Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N18
cyclonev_lcell_comb \Selector30~3 (
// Equation(s):
// \Selector30~3_combout  = ( \Add3~65_sumout  & ( (!\Selector30~2_combout ) # (((\Add4~65_sumout  & \Selector48~0_combout )) # (\Selector27~0_combout )) ) ) # ( !\Add3~65_sumout  & ( (!\Selector30~2_combout ) # ((\Add4~65_sumout  & \Selector48~0_combout )) 
// ) )

	.dataa(!\Selector30~2_combout ),
	.datab(!\Add4~65_sumout ),
	.datac(!\Selector48~0_combout ),
	.datad(!\Selector27~0_combout ),
	.datae(!\Add3~65_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~3 .extended_lut = "off";
defparam \Selector30~3 .lut_mask = 64'hABABABFFABABABFF;
defparam \Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N46
dffeas \memaddr_M[26]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector30~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[26]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N19
dffeas \memaddr_M[24]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector32~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[24]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N30
cyclonev_lcell_comb \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = ( memaddr_M[22] & ( \memaddr_M[24]~DUPLICATE_q  & ( (\memaddr_M[26]~DUPLICATE_q  & (memaddr_M[21] & (memaddr_M[23] & memaddr_M[25]))) ) ) )

	.dataa(!\memaddr_M[26]~DUPLICATE_q ),
	.datab(!memaddr_M[21]),
	.datac(!memaddr_M[23]),
	.datad(!memaddr_M[25]),
	.datae(!memaddr_M[22]),
	.dataf(!\memaddr_M[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~2 .extended_lut = "off";
defparam \Equal5~2 .lut_mask = 64'h0000000000000001;
defparam \Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N52
dffeas \memaddr_M[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector56~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[0] .is_wysiwyg = "true";
defparam \memaddr_M[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \memaddr_M[29]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\memaddr_M[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memaddr_M[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[29]~DUPLICATE .is_wysiwyg = "true";
defparam \memaddr_M[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N12
cyclonev_lcell_comb \Equal5~7 (
// Equation(s):
// \Equal5~7_combout  = ( memaddr_M[27] & ( (\memaddr_M[29]~DUPLICATE_q  & (memaddr_M[31] & memaddr_M[28])) ) )

	.dataa(gnd),
	.datab(!\memaddr_M[29]~DUPLICATE_q ),
	.datac(!memaddr_M[31]),
	.datad(!memaddr_M[28]),
	.datae(gnd),
	.dataf(!memaddr_M[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~7 .extended_lut = "off";
defparam \Equal5~7 .lut_mask = 64'h0000000000030003;
defparam \Equal5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N3
cyclonev_lcell_comb \Equal5~8 (
// Equation(s):
// \Equal5~8_combout  = ( \Equal5~7_combout  & ( (memaddr_M[30] & (\Equal5~2_combout  & !memaddr_M[0])) ) )

	.dataa(!memaddr_M[30]),
	.datab(gnd),
	.datac(!\Equal5~2_combout ),
	.datad(!memaddr_M[0]),
	.datae(gnd),
	.dataf(!\Equal5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~8 .extended_lut = "off";
defparam \Equal5~8 .lut_mask = 64'h0000000005000500;
defparam \Equal5~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N59
dffeas \memaddr_M[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector38~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[18] .is_wysiwyg = "true";
defparam \memaddr_M[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N36
cyclonev_lcell_comb \mem_fwd[18]~143 (
// Equation(s):
// \mem_fwd[18]~143_combout  = ( \Equal5~9_combout  & ( memaddr_M[18] & ( (!\ldmem_M~DUPLICATE_q ) # ((\mem_fwd[2]~4_combout  & ((!\Equal5~0_combout ) # (!\Equal5~8_combout )))) ) ) ) # ( !\Equal5~9_combout  & ( memaddr_M[18] & ( (!\ldmem_M~DUPLICATE_q ) # 
// (\mem_fwd[2]~4_combout ) ) ) ) # ( \Equal5~9_combout  & ( !memaddr_M[18] & ( (\mem_fwd[2]~4_combout  & ((!\Equal5~0_combout ) # (!\Equal5~8_combout ))) ) ) ) # ( !\Equal5~9_combout  & ( !memaddr_M[18] & ( \mem_fwd[2]~4_combout  ) ) )

	.dataa(!\Equal5~0_combout ),
	.datab(!\mem_fwd[2]~4_combout ),
	.datac(!\ldmem_M~DUPLICATE_q ),
	.datad(!\Equal5~8_combout ),
	.datae(!\Equal5~9_combout ),
	.dataf(!memaddr_M[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[18]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[18]~143 .extended_lut = "off";
defparam \mem_fwd[18]~143 .lut_mask = 64'h33333322F3F3F3F2;
defparam \mem_fwd[18]~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N24
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \regs[10][18]~q  & ( \regs[0][18]~q  & ( (!\imem~10_combout ) # ((!\imem~11_combout  & ((\regs[15][18]~q ))) # (\imem~11_combout  & (\regs[5][18]~q ))) ) ) ) # ( !\regs[10][18]~q  & ( \regs[0][18]~q  & ( (!\imem~10_combout  & 
// (((\imem~11_combout )))) # (\imem~10_combout  & ((!\imem~11_combout  & ((\regs[15][18]~q ))) # (\imem~11_combout  & (\regs[5][18]~q )))) ) ) ) # ( \regs[10][18]~q  & ( !\regs[0][18]~q  & ( (!\imem~10_combout  & (((!\imem~11_combout )))) # 
// (\imem~10_combout  & ((!\imem~11_combout  & ((\regs[15][18]~q ))) # (\imem~11_combout  & (\regs[5][18]~q )))) ) ) ) # ( !\regs[10][18]~q  & ( !\regs[0][18]~q  & ( (\imem~10_combout  & ((!\imem~11_combout  & ((\regs[15][18]~q ))) # (\imem~11_combout  & 
// (\regs[5][18]~q )))) ) ) )

	.dataa(!\regs[5][18]~q ),
	.datab(!\regs[15][18]~q ),
	.datac(!\imem~10_combout ),
	.datad(!\imem~11_combout ),
	.datae(!\regs[10][18]~q ),
	.dataf(!\regs[0][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h0305F30503F5F3F5;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N12
cyclonev_lcell_comb \RSreg_D[18]~24 (
// Equation(s):
// \RSreg_D[18]~24_combout  = ( \Selector48~0_combout  & ( \Selector49~0_combout  & ( (\RSreg_D[1]~15_combout  & (((!\Selector38~1_combout ) # (\Add3~85_sumout )) # (\Add4~85_sumout ))) ) ) ) # ( !\Selector48~0_combout  & ( \Selector49~0_combout  & ( 
// (\RSreg_D[1]~15_combout  & ((!\Selector38~1_combout ) # (\Add3~85_sumout ))) ) ) ) # ( \Selector48~0_combout  & ( !\Selector49~0_combout  & ( (\RSreg_D[1]~15_combout  & ((!\Selector38~1_combout ) # (\Add4~85_sumout ))) ) ) ) # ( !\Selector48~0_combout  & 
// ( !\Selector49~0_combout  & ( (!\Selector38~1_combout  & \RSreg_D[1]~15_combout ) ) ) )

	.dataa(!\Add4~85_sumout ),
	.datab(!\Selector38~1_combout ),
	.datac(!\RSreg_D[1]~15_combout ),
	.datad(!\Add3~85_sumout ),
	.datae(!\Selector48~0_combout ),
	.dataf(!\Selector49~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[18]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[18]~24 .extended_lut = "off";
defparam \RSreg_D[18]~24 .lut_mask = 64'h0C0C0D0D0C0F0D0F;
defparam \RSreg_D[18]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \mem_fwd[18]~86 (
// Equation(s):
// \mem_fwd[18]~86_combout  = ( dmem_rtl_0_bypass[65] & ( \mem_fwd[18]~85_combout  & ( (\mem_fwd[4]~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ))))) ) ) ) # ( !dmem_rtl_0_bypass[65] & ( \mem_fwd[18]~85_combout  & ( (\mem_fwd[4]~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ))))) ) ) ) # ( dmem_rtl_0_bypass[65] & ( !\mem_fwd[18]~85_combout  & ( 
// \mem_fwd[4]~7_combout  ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datac(!\mem_fwd[4]~7_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datae(!dmem_rtl_0_bypass[65]),
	.dataf(!\mem_fwd[18]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[18]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[18]~86 .extended_lut = "off";
defparam \mem_fwd[18]~86 .lut_mask = 64'h00000F0F02070207;
defparam \mem_fwd[18]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \RSreg_D[18]~25 (
// Equation(s):
// \RSreg_D[18]~25_combout  = ( \comb~3_combout  & ( \mem_fwd[18]~86_combout  & ( \RSreg_D[18]~24_combout  ) ) ) # ( !\comb~3_combout  & ( \mem_fwd[18]~86_combout  & ( ((\RSreg_D[18]~24_combout ) # (\Mux13~0_combout )) # (\rs_match_M~combout ) ) ) ) # ( 
// \comb~3_combout  & ( !\mem_fwd[18]~86_combout  & ( \RSreg_D[18]~24_combout  ) ) ) # ( !\comb~3_combout  & ( !\mem_fwd[18]~86_combout  & ( ((!\rs_match_M~combout  & ((\Mux13~0_combout ))) # (\rs_match_M~combout  & (\mem_fwd[18]~143_combout ))) # 
// (\RSreg_D[18]~24_combout ) ) ) )

	.dataa(!\mem_fwd[18]~143_combout ),
	.datab(!\rs_match_M~combout ),
	.datac(!\Mux13~0_combout ),
	.datad(!\RSreg_D[18]~24_combout ),
	.datae(!\comb~3_combout ),
	.dataf(!\mem_fwd[18]~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[18]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[18]~25 .extended_lut = "off";
defparam \RSreg_D[18]~25 .lut_mask = 64'h1DFF00FF3FFF00FF;
defparam \RSreg_D[18]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N8
dffeas \aluin1_A[18] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[18]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[18] .is_wysiwyg = "true";
defparam \aluin1_A[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N0
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( aluin1_A[17] & ( aluin1_A[20] & ( (!aluin2_A[1] & ((!aluin2_A[0]) # ((aluin1_A[18])))) # (aluin2_A[1] & (((aluin1_A[19])) # (aluin2_A[0]))) ) ) ) # ( !aluin1_A[17] & ( aluin1_A[20] & ( (!aluin2_A[1] & (aluin2_A[0] & 
// (aluin1_A[18]))) # (aluin2_A[1] & (((aluin1_A[19])) # (aluin2_A[0]))) ) ) ) # ( aluin1_A[17] & ( !aluin1_A[20] & ( (!aluin2_A[1] & ((!aluin2_A[0]) # ((aluin1_A[18])))) # (aluin2_A[1] & (!aluin2_A[0] & ((aluin1_A[19])))) ) ) ) # ( !aluin1_A[17] & ( 
// !aluin1_A[20] & ( (!aluin2_A[1] & (aluin2_A[0] & (aluin1_A[18]))) # (aluin2_A[1] & (!aluin2_A[0] & ((aluin1_A[19])))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[18]),
	.datad(!aluin1_A[19]),
	.datae(!aluin1_A[17]),
	.dataf(!aluin1_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h02468ACE13579BDF;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N48
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( aluin1_A[11] & ( aluin2_A[1] & ( (!aluin2_A[0]) # (aluin1_A[12]) ) ) ) # ( !aluin1_A[11] & ( aluin2_A[1] & ( (aluin1_A[12] & aluin2_A[0]) ) ) ) # ( aluin1_A[11] & ( !aluin2_A[1] & ( (!aluin2_A[0] & (aluin1_A[9])) # 
// (aluin2_A[0] & ((aluin1_A[10]))) ) ) ) # ( !aluin1_A[11] & ( !aluin2_A[1] & ( (!aluin2_A[0] & (aluin1_A[9])) # (aluin2_A[0] & ((aluin1_A[10]))) ) ) )

	.dataa(!aluin1_A[12]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[9]),
	.datad(!aluin1_A[10]),
	.datae(!aluin1_A[11]),
	.dataf(!aluin2_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N30
cyclonev_lcell_comb \ShiftRight0~65 (
// Equation(s):
// \ShiftRight0~65_combout  = ( \ShiftRight0~23_combout  & ( aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftRight0~24_combout )) # (aluin2_A[3] & ((\ShiftRight0~17_combout ))) ) ) ) # ( !\ShiftRight0~23_combout  & ( aluin2_A[2] & ( (!aluin2_A[3] & 
// (\ShiftRight0~24_combout )) # (aluin2_A[3] & ((\ShiftRight0~17_combout ))) ) ) ) # ( \ShiftRight0~23_combout  & ( !aluin2_A[2] & ( (!aluin2_A[3]) # (\ShiftRight0~16_combout ) ) ) ) # ( !\ShiftRight0~23_combout  & ( !aluin2_A[2] & ( (aluin2_A[3] & 
// \ShiftRight0~16_combout ) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~16_combout ),
	.datac(!\ShiftRight0~24_combout ),
	.datad(!\ShiftRight0~17_combout ),
	.datae(!\ShiftRight0~23_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~65 .extended_lut = "off";
defparam \ShiftRight0~65 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \ShiftRight0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N48
cyclonev_lcell_comb \ShiftRight0~66 (
// Equation(s):
// \ShiftRight0~66_combout  = ( aluin2_A[3] & ( aluin1_A[31] ) ) # ( !aluin2_A[3] & ( (!aluin2_A[2] & (\ShiftRight0~18_combout )) # (aluin2_A[2] & ((\ShiftRight0~19_combout ))) ) )

	.dataa(!\ShiftRight0~18_combout ),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftRight0~19_combout ),
	.datad(!aluin1_A[31]),
	.datae(!aluin2_A[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~66 .extended_lut = "off";
defparam \ShiftRight0~66 .lut_mask = 64'h474700FF474700FF;
defparam \ShiftRight0~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N21
cyclonev_lcell_comb \ShiftRight0~67 (
// Equation(s):
// \ShiftRight0~67_combout  = ( \ShiftRight0~66_combout  & ( (!\ShiftRight0~5_combout  & (((aluin1_A[31])))) # (\ShiftRight0~5_combout  & (((\ShiftRight0~65_combout )) # (aluin2_A[4]))) ) ) # ( !\ShiftRight0~66_combout  & ( (!\ShiftRight0~5_combout  & 
// (((aluin1_A[31])))) # (\ShiftRight0~5_combout  & (!aluin2_A[4] & (\ShiftRight0~65_combout ))) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!aluin2_A[4]),
	.datac(!\ShiftRight0~65_combout ),
	.datad(!aluin1_A[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~67 .extended_lut = "off";
defparam \ShiftRight0~67 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \ShiftRight0~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N27
cyclonev_lcell_comb \Selector47~3 (
// Equation(s):
// \Selector47~3_combout  = ( \Selector47~1_combout  & ( (!\Selector48~0_combout  & (\Selector56~11_combout  & (\ShiftRight0~67_combout ))) # (\Selector48~0_combout  & (((\Selector56~11_combout  & \ShiftRight0~67_combout )) # (\Add4~57_sumout ))) ) ) # ( 
// !\Selector47~1_combout  )

	.dataa(!\Selector48~0_combout ),
	.datab(!\Selector56~11_combout ),
	.datac(!\ShiftRight0~67_combout ),
	.datad(!\Add4~57_sumout ),
	.datae(gnd),
	.dataf(!\Selector47~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~3 .extended_lut = "off";
defparam \Selector47~3 .lut_mask = 64'hFFFFFFFF03570357;
defparam \Selector47~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N28
dffeas \dmem_rtl_0_bypass[16] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector47~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N40
dffeas \dmem_rtl_0_bypass[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector48~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N40
dffeas \dmem_rtl_0_bypass[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector49~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N11
dffeas \dmem_rtl_0_bypass[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N14
dffeas \dmem_rtl_0_bypass[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N17
dffeas \dmem_rtl_0_bypass[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N12
cyclonev_lcell_comb \dmem~3 (
// Equation(s):
// \dmem~3_combout  = ( dmem_rtl_0_bypass[15] & ( dmem_rtl_0_bypass[11] & ( (dmem_rtl_0_bypass[16] & (dmem_rtl_0_bypass[12] & (!dmem_rtl_0_bypass[14] $ (dmem_rtl_0_bypass[13])))) ) ) ) # ( !dmem_rtl_0_bypass[15] & ( dmem_rtl_0_bypass[11] & ( 
// (!dmem_rtl_0_bypass[16] & (dmem_rtl_0_bypass[12] & (!dmem_rtl_0_bypass[14] $ (dmem_rtl_0_bypass[13])))) ) ) ) # ( dmem_rtl_0_bypass[15] & ( !dmem_rtl_0_bypass[11] & ( (dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[12] & (!dmem_rtl_0_bypass[14] $ 
// (dmem_rtl_0_bypass[13])))) ) ) ) # ( !dmem_rtl_0_bypass[15] & ( !dmem_rtl_0_bypass[11] & ( (!dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[12] & (!dmem_rtl_0_bypass[14] $ (dmem_rtl_0_bypass[13])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[16]),
	.datab(!dmem_rtl_0_bypass[14]),
	.datac(!dmem_rtl_0_bypass[12]),
	.datad(!dmem_rtl_0_bypass[13]),
	.datae(!dmem_rtl_0_bypass[15]),
	.dataf(!dmem_rtl_0_bypass[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~3 .extended_lut = "off";
defparam \dmem~3 .lut_mask = 64'h8020401008020401;
defparam \dmem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N30
cyclonev_lcell_comb \dmem~6 (
// Equation(s):
// \dmem~6_combout  = ( \dmem~4_combout  & ( (\dmem~2_combout  & (\dmem~3_combout  & \dmem~1_combout )) ) )

	.dataa(!\dmem~2_combout ),
	.datab(!\dmem~3_combout ),
	.datac(gnd),
	.datad(!\dmem~1_combout ),
	.datae(gnd),
	.dataf(!\dmem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~6 .extended_lut = "off";
defparam \dmem~6 .lut_mask = 64'h0000000000110011;
defparam \dmem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N27
cyclonev_lcell_comb \mem_fwd[2]~22 (
// Equation(s):
// \mem_fwd[2]~22_combout  = ( \dmem~0_combout  & ( \mem_fwd[4]~7_combout  & ( ((\mem_fwd[2]~181_combout ) # (\mem_fwd[2]~20_combout )) # (\mem_fwd[2]~21_combout ) ) ) ) # ( !\dmem~0_combout  & ( \mem_fwd[4]~7_combout  & ( (((!\dmem~6_combout  & 
// \mem_fwd[2]~20_combout )) # (\mem_fwd[2]~181_combout )) # (\mem_fwd[2]~21_combout ) ) ) ) # ( \dmem~0_combout  & ( !\mem_fwd[4]~7_combout  & ( (\mem_fwd[2]~181_combout ) # (\mem_fwd[2]~21_combout ) ) ) ) # ( !\dmem~0_combout  & ( !\mem_fwd[4]~7_combout  & 
// ( (\mem_fwd[2]~181_combout ) # (\mem_fwd[2]~21_combout ) ) ) )

	.dataa(!\mem_fwd[2]~21_combout ),
	.datab(!\dmem~6_combout ),
	.datac(!\mem_fwd[2]~20_combout ),
	.datad(!\mem_fwd[2]~181_combout ),
	.datae(!\dmem~0_combout ),
	.dataf(!\mem_fwd[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[2]~22 .extended_lut = "off";
defparam \mem_fwd[2]~22 .lut_mask = 64'h55FF55FF5DFF5FFF;
defparam \mem_fwd[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N39
cyclonev_lcell_comb \regs[15][2]~feeder (
// Equation(s):
// \regs[15][2]~feeder_combout  = ( \mem_fwd[2]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][2]~feeder .extended_lut = "off";
defparam \regs[15][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N41
dffeas \regs[15][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][2] .is_wysiwyg = "true";
defparam \regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N18
cyclonev_lcell_comb \regs[13][2]~feeder (
// Equation(s):
// \regs[13][2]~feeder_combout  = ( \mem_fwd[2]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][2]~feeder .extended_lut = "off";
defparam \regs[13][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N19
dffeas \regs[13][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][2] .is_wysiwyg = "true";
defparam \regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \regs[12][2]~feeder (
// Equation(s):
// \regs[12][2]~feeder_combout  = ( \mem_fwd[2]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][2]~feeder .extended_lut = "off";
defparam \regs[12][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N8
dffeas \regs[12][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][2] .is_wysiwyg = "true";
defparam \regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N38
dffeas \regs[14][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][2] .is_wysiwyg = "true";
defparam \regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \Mux61~3 (
// Equation(s):
// \Mux61~3_combout  = ( \regs[14][2]~q  & ( \imem~33_combout  & ( (\regs[12][2]~q ) # (\imem~32_combout ) ) ) ) # ( !\regs[14][2]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & \regs[12][2]~q ) ) ) ) # ( \regs[14][2]~q  & ( !\imem~33_combout  & ( 
// (!\imem~32_combout  & ((\regs[13][2]~q ))) # (\imem~32_combout  & (\regs[15][2]~q )) ) ) ) # ( !\regs[14][2]~q  & ( !\imem~33_combout  & ( (!\imem~32_combout  & ((\regs[13][2]~q ))) # (\imem~32_combout  & (\regs[15][2]~q )) ) ) )

	.dataa(!\regs[15][2]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[13][2]~q ),
	.datad(!\regs[12][2]~q ),
	.datae(!\regs[14][2]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~3 .extended_lut = "off";
defparam \Mux61~3 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N36
cyclonev_lcell_comb \regs[6][2]~feeder (
// Equation(s):
// \regs[6][2]~feeder_combout  = ( \mem_fwd[2]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][2]~feeder .extended_lut = "off";
defparam \regs[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N37
dffeas \regs[6][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][2] .is_wysiwyg = "true";
defparam \regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N30
cyclonev_lcell_comb \regs[4][2]~feeder (
// Equation(s):
// \regs[4][2]~feeder_combout  = ( \mem_fwd[2]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][2]~feeder .extended_lut = "off";
defparam \regs[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N31
dffeas \regs[4][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][2] .is_wysiwyg = "true";
defparam \regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N23
dffeas \regs[7][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][2] .is_wysiwyg = "true";
defparam \regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N21
cyclonev_lcell_comb \Mux61~1 (
// Equation(s):
// \Mux61~1_combout  = ( \regs[7][2]~q  & ( \regs[5][2]~q  & ( (!\imem~33_combout ) # ((!\imem~32_combout  & ((\regs[4][2]~q ))) # (\imem~32_combout  & (\regs[6][2]~q ))) ) ) ) # ( !\regs[7][2]~q  & ( \regs[5][2]~q  & ( (!\imem~33_combout  & 
// (((!\imem~32_combout )))) # (\imem~33_combout  & ((!\imem~32_combout  & ((\regs[4][2]~q ))) # (\imem~32_combout  & (\regs[6][2]~q )))) ) ) ) # ( \regs[7][2]~q  & ( !\regs[5][2]~q  & ( (!\imem~33_combout  & (((\imem~32_combout )))) # (\imem~33_combout  & 
// ((!\imem~32_combout  & ((\regs[4][2]~q ))) # (\imem~32_combout  & (\regs[6][2]~q )))) ) ) ) # ( !\regs[7][2]~q  & ( !\regs[5][2]~q  & ( (\imem~33_combout  & ((!\imem~32_combout  & ((\regs[4][2]~q ))) # (\imem~32_combout  & (\regs[6][2]~q )))) ) ) )

	.dataa(!\regs[6][2]~q ),
	.datab(!\imem~33_combout ),
	.datac(!\imem~32_combout ),
	.datad(!\regs[4][2]~q ),
	.datae(!\regs[7][2]~q ),
	.dataf(!\regs[5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~1 .extended_lut = "off";
defparam \Mux61~1 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N54
cyclonev_lcell_comb \regs[1][2]~feeder (
// Equation(s):
// \regs[1][2]~feeder_combout  = ( \mem_fwd[2]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][2]~feeder .extended_lut = "off";
defparam \regs[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N55
dffeas \regs[1][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][2] .is_wysiwyg = "true";
defparam \regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \regs[2][2]~feeder (
// Equation(s):
// \regs[2][2]~feeder_combout  = ( \mem_fwd[2]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][2]~feeder .extended_lut = "off";
defparam \regs[2][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N25
dffeas \regs[2][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][2] .is_wysiwyg = "true";
defparam \regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N56
dffeas \regs[3][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][2] .is_wysiwyg = "true";
defparam \regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N54
cyclonev_lcell_comb \Mux61~0 (
// Equation(s):
// \Mux61~0_combout  = ( \regs[3][2]~q  & ( \imem~32_combout  & ( (!\imem~33_combout ) # (\regs[2][2]~q ) ) ) ) # ( !\regs[3][2]~q  & ( \imem~32_combout  & ( (\regs[2][2]~q  & \imem~33_combout ) ) ) ) # ( \regs[3][2]~q  & ( !\imem~32_combout  & ( 
// (!\imem~33_combout  & (\regs[1][2]~q )) # (\imem~33_combout  & ((\regs[0][2]~q ))) ) ) ) # ( !\regs[3][2]~q  & ( !\imem~32_combout  & ( (!\imem~33_combout  & (\regs[1][2]~q )) # (\imem~33_combout  & ((\regs[0][2]~q ))) ) ) )

	.dataa(!\regs[1][2]~q ),
	.datab(!\regs[0][2]~q ),
	.datac(!\regs[2][2]~q ),
	.datad(!\imem~33_combout ),
	.datae(!\regs[3][2]~q ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~0 .extended_lut = "off";
defparam \Mux61~0 .lut_mask = 64'h55335533000FFF0F;
defparam \Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N1
dffeas \regs[8][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][2] .is_wysiwyg = "true";
defparam \regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N39
cyclonev_lcell_comb \regs[9][2]~feeder (
// Equation(s):
// \regs[9][2]~feeder_combout  = ( \mem_fwd[2]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[2]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][2]~feeder .extended_lut = "off";
defparam \regs[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N40
dffeas \regs[9][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][2] .is_wysiwyg = "true";
defparam \regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N26
dffeas \regs[11][2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[2]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][2] .is_wysiwyg = "true";
defparam \regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N24
cyclonev_lcell_comb \Mux61~2 (
// Equation(s):
// \Mux61~2_combout  = ( \regs[11][2]~q  & ( \imem~32_combout  & ( (!\imem~33_combout ) # (\regs[10][2]~q ) ) ) ) # ( !\regs[11][2]~q  & ( \imem~32_combout  & ( (\regs[10][2]~q  & \imem~33_combout ) ) ) ) # ( \regs[11][2]~q  & ( !\imem~32_combout  & ( 
// (!\imem~33_combout  & ((\regs[9][2]~q ))) # (\imem~33_combout  & (\regs[8][2]~q )) ) ) ) # ( !\regs[11][2]~q  & ( !\imem~32_combout  & ( (!\imem~33_combout  & ((\regs[9][2]~q ))) # (\imem~33_combout  & (\regs[8][2]~q )) ) ) )

	.dataa(!\regs[8][2]~q ),
	.datab(!\regs[9][2]~q ),
	.datac(!\regs[10][2]~q ),
	.datad(!\imem~33_combout ),
	.datae(!\regs[11][2]~q ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~2 .extended_lut = "off";
defparam \Mux61~2 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N42
cyclonev_lcell_comb \Mux61~4 (
// Equation(s):
// \Mux61~4_combout  = ( \Mux61~0_combout  & ( \Mux61~2_combout  & ( ((!\imem~30_combout  & (\Mux61~3_combout )) # (\imem~30_combout  & ((\Mux61~1_combout )))) # (\imem~31_combout ) ) ) ) # ( !\Mux61~0_combout  & ( \Mux61~2_combout  & ( (!\imem~30_combout  & 
// (((\imem~31_combout )) # (\Mux61~3_combout ))) # (\imem~30_combout  & (((\Mux61~1_combout  & !\imem~31_combout )))) ) ) ) # ( \Mux61~0_combout  & ( !\Mux61~2_combout  & ( (!\imem~30_combout  & (\Mux61~3_combout  & ((!\imem~31_combout )))) # 
// (\imem~30_combout  & (((\imem~31_combout ) # (\Mux61~1_combout )))) ) ) ) # ( !\Mux61~0_combout  & ( !\Mux61~2_combout  & ( (!\imem~31_combout  & ((!\imem~30_combout  & (\Mux61~3_combout )) # (\imem~30_combout  & ((\Mux61~1_combout ))))) ) ) )

	.dataa(!\Mux61~3_combout ),
	.datab(!\Mux61~1_combout ),
	.datac(!\imem~30_combout ),
	.datad(!\imem~31_combout ),
	.datae(!\Mux61~0_combout ),
	.dataf(!\Mux61~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux61~4 .extended_lut = "off";
defparam \Mux61~4 .lut_mask = 64'h5300530F53F053FF;
defparam \Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N0
cyclonev_lcell_comb \RTval_D[2]~5 (
// Equation(s):
// \RTval_D[2]~5_combout  = ( \mem_fwd[2]~22_combout  & ( \rt_match_A~combout  & ( \Selector54~5_combout  ) ) ) # ( !\mem_fwd[2]~22_combout  & ( \rt_match_A~combout  & ( \Selector54~5_combout  ) ) ) # ( \mem_fwd[2]~22_combout  & ( !\rt_match_A~combout  & ( 
// (\Mux61~4_combout ) # (\rt_match_M~combout ) ) ) ) # ( !\mem_fwd[2]~22_combout  & ( !\rt_match_A~combout  & ( (!\rt_match_M~combout  & \Mux61~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\rt_match_M~combout ),
	.datac(!\Mux61~4_combout ),
	.datad(!\Selector54~5_combout ),
	.datae(!\mem_fwd[2]~22_combout ),
	.dataf(!\rt_match_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[2]~5 .extended_lut = "off";
defparam \RTval_D[2]~5 .lut_mask = 64'h0C0C3F3F00FF00FF;
defparam \RTval_D[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N24
cyclonev_lcell_comb \aluin2_A~6 (
// Equation(s):
// \aluin2_A~6_combout  = ( \imem~24_combout  & ( ((\WideOr2~0_combout  & \comb~5_combout )) # (\RTval_D[2]~5_combout ) ) ) # ( !\imem~24_combout  & ( (!\WideOr2~0_combout  & (((\RTval_D[2]~5_combout )))) # (\WideOr2~0_combout  & ((!\comb~5_combout  & 
// ((\RTval_D[2]~5_combout ))) # (\comb~5_combout  & (!\imem~1_combout )))) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\RTval_D[2]~5_combout ),
	.datad(!\comb~5_combout ),
	.datae(gnd),
	.dataf(!\imem~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~6 .extended_lut = "off";
defparam \aluin2_A~6 .lut_mask = 64'h0F4E0F4E0F5F0F5F;
defparam \aluin2_A~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N26
dffeas \aluin2_A[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[2] .is_wysiwyg = "true";
defparam \aluin2_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N42
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( aluin1_A[6] & ( aluin1_A[8] & ( (!aluin2_A[0]) # ((!aluin2_A[1] & (aluin1_A[7])) # (aluin2_A[1] & ((aluin1_A[9])))) ) ) ) # ( !aluin1_A[6] & ( aluin1_A[8] & ( (!aluin2_A[1] & (aluin1_A[7] & (aluin2_A[0]))) # (aluin2_A[1] & 
// (((!aluin2_A[0]) # (aluin1_A[9])))) ) ) ) # ( aluin1_A[6] & ( !aluin1_A[8] & ( (!aluin2_A[1] & (((!aluin2_A[0])) # (aluin1_A[7]))) # (aluin2_A[1] & (((aluin2_A[0] & aluin1_A[9])))) ) ) ) # ( !aluin1_A[6] & ( !aluin1_A[8] & ( (aluin2_A[0] & ((!aluin2_A[1] 
// & (aluin1_A[7])) # (aluin2_A[1] & ((aluin1_A[9]))))) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin1_A[7]),
	.datac(!aluin2_A[0]),
	.datad(!aluin1_A[9]),
	.datae(!aluin1_A[6]),
	.dataf(!aluin1_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h0207A2A75257F2F7;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N48
cyclonev_lcell_comb \ShiftRight0~53 (
// Equation(s):
// \ShiftRight0~53_combout  = ( \ShiftRight0~37_combout  & ( \ShiftRight0~36_combout  & ( (!aluin2_A[3]) # ((!aluin2_A[2] & (\ShiftRight0~26_combout )) # (aluin2_A[2] & ((\ShiftRight0~27_combout )))) ) ) ) # ( !\ShiftRight0~37_combout  & ( 
// \ShiftRight0~36_combout  & ( (!aluin2_A[2] & ((!aluin2_A[3]) # ((\ShiftRight0~26_combout )))) # (aluin2_A[2] & (aluin2_A[3] & ((\ShiftRight0~27_combout )))) ) ) ) # ( \ShiftRight0~37_combout  & ( !\ShiftRight0~36_combout  & ( (!aluin2_A[2] & (aluin2_A[3] 
// & (\ShiftRight0~26_combout ))) # (aluin2_A[2] & ((!aluin2_A[3]) # ((\ShiftRight0~27_combout )))) ) ) ) # ( !\ShiftRight0~37_combout  & ( !\ShiftRight0~36_combout  & ( (aluin2_A[3] & ((!aluin2_A[2] & (\ShiftRight0~26_combout )) # (aluin2_A[2] & 
// ((\ShiftRight0~27_combout ))))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin2_A[3]),
	.datac(!\ShiftRight0~26_combout ),
	.datad(!\ShiftRight0~27_combout ),
	.datae(!\ShiftRight0~37_combout ),
	.dataf(!\ShiftRight0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~53 .extended_lut = "off";
defparam \ShiftRight0~53 .lut_mask = 64'h021346578A9BCEDF;
defparam \ShiftRight0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N0
cyclonev_lcell_comb \Selector50~1 (
// Equation(s):
// \Selector50~1_combout  = ( aluin1_A[6] & ( aluin2_A[6] & ( (!pcpred_A[6] & (\Selector49~1_combout  & (!alufunc_A[3]))) # (pcpred_A[6] & (((\Selector49~1_combout  & !alufunc_A[3])) # (\Selector33~0_combout ))) ) ) ) # ( !aluin1_A[6] & ( aluin2_A[6] & ( 
// (!pcpred_A[6] & (\Selector49~1_combout  & (alufunc_A[3]))) # (pcpred_A[6] & (((\Selector49~1_combout  & alufunc_A[3])) # (\Selector33~0_combout ))) ) ) ) # ( aluin1_A[6] & ( !aluin2_A[6] & ( (!pcpred_A[6] & (\Selector49~1_combout  & (alufunc_A[3]))) # 
// (pcpred_A[6] & (((\Selector49~1_combout  & alufunc_A[3])) # (\Selector33~0_combout ))) ) ) ) # ( !aluin1_A[6] & ( !aluin2_A[6] & ( (!pcpred_A[6] & (\Selector49~1_combout  & (alufunc_A[3]))) # (pcpred_A[6] & (((\Selector49~1_combout  & alufunc_A[3])) # 
// (\Selector33~0_combout ))) ) ) )

	.dataa(!pcpred_A[6]),
	.datab(!\Selector49~1_combout ),
	.datac(!alufunc_A[3]),
	.datad(!\Selector33~0_combout ),
	.datae(!aluin1_A[6]),
	.dataf(!aluin2_A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~1 .extended_lut = "off";
defparam \Selector50~1 .lut_mask = 64'h0357035703573075;
defparam \Selector50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N39
cyclonev_lcell_comb \Selector50~2 (
// Equation(s):
// \Selector50~2_combout  = ( \ShiftRight0~53_combout  & ( !\Selector50~1_combout  & ( (!\Selector56~11_combout ) # ((!\ShiftRight0~5_combout  & (!aluin1_A[31])) # (\ShiftRight0~5_combout  & ((aluin2_A[4])))) ) ) ) # ( !\ShiftRight0~53_combout  & ( 
// !\Selector50~1_combout  & ( ((!aluin1_A[31]) # (!\Selector56~11_combout )) # (\ShiftRight0~5_combout ) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!aluin1_A[31]),
	.datac(!aluin2_A[4]),
	.datad(!\Selector56~11_combout ),
	.datae(!\ShiftRight0~53_combout ),
	.dataf(!\Selector50~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~2 .extended_lut = "off";
defparam \Selector50~2 .lut_mask = 64'hFFDDFF8D00000000;
defparam \Selector50~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N6
cyclonev_lcell_comb \Selector50~3 (
// Equation(s):
// \Selector50~3_combout  = ( !alufunc_A[0] & ( \ShiftRight0~52_combout  & ( ((!\Selector50~2_combout ) # (\Selector50~0_combout )) # (\Selector54~0_combout ) ) ) ) # ( !alufunc_A[0] & ( !\ShiftRight0~52_combout  & ( (!\Selector50~2_combout ) # 
// (\Selector50~0_combout ) ) ) )

	.dataa(!\Selector54~0_combout ),
	.datab(!\Selector50~0_combout ),
	.datac(gnd),
	.datad(!\Selector50~2_combout ),
	.datae(!alufunc_A[0]),
	.dataf(!\ShiftRight0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~3 .extended_lut = "off";
defparam \Selector50~3 .lut_mask = 64'hFF330000FF770000;
defparam \Selector50~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N10
dffeas \regs[12][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][6] .is_wysiwyg = "true";
defparam \regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N22
dffeas \regs[13][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][6] .is_wysiwyg = "true";
defparam \regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N20
dffeas \regs[14][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][6] .is_wysiwyg = "true";
defparam \regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N18
cyclonev_lcell_comb \Mux57~3 (
// Equation(s):
// \Mux57~3_combout  = ( \regs[14][6]~q  & ( \regs[15][6]~q  & ( ((!\imem~33_combout  & ((\regs[13][6]~q ))) # (\imem~33_combout  & (\regs[12][6]~q ))) # (\imem~32_combout ) ) ) ) # ( !\regs[14][6]~q  & ( \regs[15][6]~q  & ( (!\imem~33_combout  & 
// (((\imem~32_combout ) # (\regs[13][6]~q )))) # (\imem~33_combout  & (\regs[12][6]~q  & ((!\imem~32_combout )))) ) ) ) # ( \regs[14][6]~q  & ( !\regs[15][6]~q  & ( (!\imem~33_combout  & (((\regs[13][6]~q  & !\imem~32_combout )))) # (\imem~33_combout  & 
// (((\imem~32_combout )) # (\regs[12][6]~q ))) ) ) ) # ( !\regs[14][6]~q  & ( !\regs[15][6]~q  & ( (!\imem~32_combout  & ((!\imem~33_combout  & ((\regs[13][6]~q ))) # (\imem~33_combout  & (\regs[12][6]~q )))) ) ) )

	.dataa(!\imem~33_combout ),
	.datab(!\regs[12][6]~q ),
	.datac(!\regs[13][6]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[14][6]~q ),
	.dataf(!\regs[15][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~3 .extended_lut = "off";
defparam \Mux57~3 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N38
dffeas \regs[4][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][6] .is_wysiwyg = "true";
defparam \regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N18
cyclonev_lcell_comb \regs[6][6]~feeder (
// Equation(s):
// \regs[6][6]~feeder_combout  = ( \mem_fwd[6]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[6]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][6]~feeder .extended_lut = "off";
defparam \regs[6][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N19
dffeas \regs[6][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][6] .is_wysiwyg = "true";
defparam \regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N32
dffeas \regs[7][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][6] .is_wysiwyg = "true";
defparam \regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N30
cyclonev_lcell_comb \Mux57~1 (
// Equation(s):
// \Mux57~1_combout  = ( \regs[7][6]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[4][6]~q )) # (\imem~32_combout  & ((\regs[6][6]~q ))) ) ) ) # ( !\regs[7][6]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[4][6]~q )) # 
// (\imem~32_combout  & ((\regs[6][6]~q ))) ) ) ) # ( \regs[7][6]~q  & ( !\imem~33_combout  & ( (\imem~32_combout ) # (\regs[5][6]~q ) ) ) ) # ( !\regs[7][6]~q  & ( !\imem~33_combout  & ( (\regs[5][6]~q  & !\imem~32_combout ) ) ) )

	.dataa(!\regs[4][6]~q ),
	.datab(!\regs[5][6]~q ),
	.datac(!\regs[6][6]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[7][6]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~1 .extended_lut = "off";
defparam \Mux57~1 .lut_mask = 64'h330033FF550F550F;
defparam \Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N6
cyclonev_lcell_comb \regs[8][6]~feeder (
// Equation(s):
// \regs[8][6]~feeder_combout  = ( \mem_fwd[6]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[6]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][6]~feeder .extended_lut = "off";
defparam \regs[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N7
dffeas \regs[8][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][6] .is_wysiwyg = "true";
defparam \regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N19
dffeas \regs[9][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][6] .is_wysiwyg = "true";
defparam \regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N5
dffeas \regs[11][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][6] .is_wysiwyg = "true";
defparam \regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N3
cyclonev_lcell_comb \Mux57~2 (
// Equation(s):
// \Mux57~2_combout  = ( \regs[11][6]~q  & ( \imem~32_combout  & ( (!\imem~33_combout ) # (\regs[10][6]~q ) ) ) ) # ( !\regs[11][6]~q  & ( \imem~32_combout  & ( (\regs[10][6]~q  & \imem~33_combout ) ) ) ) # ( \regs[11][6]~q  & ( !\imem~32_combout  & ( 
// (!\imem~33_combout  & ((\regs[9][6]~q ))) # (\imem~33_combout  & (\regs[8][6]~q )) ) ) ) # ( !\regs[11][6]~q  & ( !\imem~32_combout  & ( (!\imem~33_combout  & ((\regs[9][6]~q ))) # (\imem~33_combout  & (\regs[8][6]~q )) ) ) )

	.dataa(!\regs[10][6]~q ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[8][6]~q ),
	.datad(!\regs[9][6]~q ),
	.datae(!\regs[11][6]~q ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~2 .extended_lut = "off";
defparam \Mux57~2 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \regs[2][6]~feeder (
// Equation(s):
// \regs[2][6]~feeder_combout  = ( \mem_fwd[6]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[6]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][6]~feeder .extended_lut = "off";
defparam \regs[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N49
dffeas \regs[2][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][6] .is_wysiwyg = "true";
defparam \regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N50
dffeas \regs[3][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[6]~36_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][6] .is_wysiwyg = "true";
defparam \regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N12
cyclonev_lcell_comb \regs[1][6]~feeder (
// Equation(s):
// \regs[1][6]~feeder_combout  = ( \mem_fwd[6]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[6]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][6]~feeder .extended_lut = "off";
defparam \regs[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N13
dffeas \regs[1][6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][6] .is_wysiwyg = "true";
defparam \regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N48
cyclonev_lcell_comb \Mux57~0 (
// Equation(s):
// \Mux57~0_combout  = ( \regs[3][6]~q  & ( \regs[1][6]~q  & ( (!\imem~33_combout ) # ((!\imem~32_combout  & (\regs[0][6]~q )) # (\imem~32_combout  & ((\regs[2][6]~q )))) ) ) ) # ( !\regs[3][6]~q  & ( \regs[1][6]~q  & ( (!\imem~32_combout  & 
// (((!\imem~33_combout )) # (\regs[0][6]~q ))) # (\imem~32_combout  & (((\regs[2][6]~q  & \imem~33_combout )))) ) ) ) # ( \regs[3][6]~q  & ( !\regs[1][6]~q  & ( (!\imem~32_combout  & (\regs[0][6]~q  & ((\imem~33_combout )))) # (\imem~32_combout  & 
// (((!\imem~33_combout ) # (\regs[2][6]~q )))) ) ) ) # ( !\regs[3][6]~q  & ( !\regs[1][6]~q  & ( (\imem~33_combout  & ((!\imem~32_combout  & (\regs[0][6]~q )) # (\imem~32_combout  & ((\regs[2][6]~q ))))) ) ) )

	.dataa(!\regs[0][6]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[2][6]~q ),
	.datad(!\imem~33_combout ),
	.datae(!\regs[3][6]~q ),
	.dataf(!\regs[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~0 .extended_lut = "off";
defparam \Mux57~0 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N30
cyclonev_lcell_comb \Mux57~4 (
// Equation(s):
// \Mux57~4_combout  = ( \Mux57~2_combout  & ( \Mux57~0_combout  & ( ((!\imem~30_combout  & (\Mux57~3_combout )) # (\imem~30_combout  & ((\Mux57~1_combout )))) # (\imem~31_combout ) ) ) ) # ( !\Mux57~2_combout  & ( \Mux57~0_combout  & ( (!\imem~30_combout  & 
// (\Mux57~3_combout  & ((!\imem~31_combout )))) # (\imem~30_combout  & (((\imem~31_combout ) # (\Mux57~1_combout )))) ) ) ) # ( \Mux57~2_combout  & ( !\Mux57~0_combout  & ( (!\imem~30_combout  & (((\imem~31_combout )) # (\Mux57~3_combout ))) # 
// (\imem~30_combout  & (((\Mux57~1_combout  & !\imem~31_combout )))) ) ) ) # ( !\Mux57~2_combout  & ( !\Mux57~0_combout  & ( (!\imem~31_combout  & ((!\imem~30_combout  & (\Mux57~3_combout )) # (\imem~30_combout  & ((\Mux57~1_combout ))))) ) ) )

	.dataa(!\Mux57~3_combout ),
	.datab(!\Mux57~1_combout ),
	.datac(!\imem~30_combout ),
	.datad(!\imem~31_combout ),
	.datae(!\Mux57~2_combout ),
	.dataf(!\Mux57~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux57~4 .extended_lut = "off";
defparam \Mux57~4 .lut_mask = 64'h530053F0530F53FF;
defparam \Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N6
cyclonev_lcell_comb \RTval_D[6]~8 (
// Equation(s):
// \RTval_D[6]~8_combout  = ( \mem_fwd[6]~36_combout  & ( (!\rt_match_A~combout  & (((\Mux57~4_combout )) # (\rt_match_M~combout ))) # (\rt_match_A~combout  & (((\Selector50~3_combout )))) ) ) # ( !\mem_fwd[6]~36_combout  & ( (!\rt_match_A~combout  & 
// (!\rt_match_M~combout  & ((\Mux57~4_combout )))) # (\rt_match_A~combout  & (((\Selector50~3_combout )))) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\rt_match_M~combout ),
	.datac(!\Selector50~3_combout ),
	.datad(!\Mux57~4_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[6]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[6]~8 .extended_lut = "off";
defparam \RTval_D[6]~8 .lut_mask = 64'h058D058D27AF27AF;
defparam \RTval_D[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N39
cyclonev_lcell_comb \aluin2_A~9 (
// Equation(s):
// \aluin2_A~9_combout  = ( \WideOr2~0_combout  & ( (!\comb~5_combout  & (((\RTval_D[6]~8_combout )))) # (\comb~5_combout  & ((!\imem~1_combout ) # ((\imem~24_combout )))) ) ) # ( !\WideOr2~0_combout  & ( \RTval_D[6]~8_combout  ) )

	.dataa(!\comb~5_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~24_combout ),
	.datad(!\RTval_D[6]~8_combout ),
	.datae(gnd),
	.dataf(!\WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~9 .extended_lut = "off";
defparam \aluin2_A~9 .lut_mask = 64'h00FF00FF45EF45EF;
defparam \aluin2_A~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N41
dffeas \aluin2_A[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[6] .is_wysiwyg = "true";
defparam \aluin2_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N15
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( aluin2_A[5] ) + ( aluin1_A[5] ) + ( \Add3~42  ))
// \Add3~38  = CARRY(( aluin2_A[5] ) + ( aluin1_A[5] ) + ( \Add3~42  ))

	.dataa(!aluin2_A[5]),
	.datab(gnd),
	.datac(!aluin1_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N18
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( aluin2_A[6] ) + ( aluin1_A[6] ) + ( \Add3~38  ))
// \Add3~34  = CARRY(( aluin2_A[6] ) + ( aluin1_A[6] ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(!aluin2_A[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin1_A[6]),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FF0000003333;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N12
cyclonev_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = ( \Add4~33_sumout  & ( (\Selector49~6_combout  & ((\Add3~33_sumout ) # (alufunc_A[3]))) ) ) # ( !\Add4~33_sumout  & ( (!alufunc_A[3] & (\Add3~33_sumout  & \Selector49~6_combout )) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\Add3~33_sumout ),
	.datad(!\Selector49~6_combout ),
	.datae(gnd),
	.dataf(!\Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~0 .extended_lut = "off";
defparam \Selector50~0 .lut_mask = 64'h000C000C003F003F;
defparam \Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N15
cyclonev_lcell_comb \Selector50~4 (
// Equation(s):
// \Selector50~4_combout  = ( \ShiftRight0~52_combout  & ( ((!\Selector50~2_combout ) # (\Selector50~0_combout )) # (\Selector54~0_combout ) ) ) # ( !\ShiftRight0~52_combout  & ( (!\Selector50~2_combout ) # (\Selector50~0_combout ) ) )

	.dataa(!\Selector54~0_combout ),
	.datab(gnd),
	.datac(!\Selector50~0_combout ),
	.datad(!\Selector50~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~4 .extended_lut = "off";
defparam \Selector50~4 .lut_mask = 64'hFF0FFF0FFF5FFF5F;
defparam \Selector50~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N48
cyclonev_lcell_comb \PC~25 (
// Equation(s):
// \PC~25_combout  = ( \Add1~17_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~24_combout )))) # (\isbranch_D~1_combout  & (((\Add0~17_sumout )) # (\imem~4_combout ))) ) ) # ( !\Add1~17_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~24_combout )))) # 
// (\isbranch_D~1_combout  & (!\imem~4_combout  & ((\Add0~17_sumout )))) ) )

	.dataa(!\isbranch_D~1_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\PC~24_combout ),
	.datad(!\Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~25 .extended_lut = "off";
defparam \PC~25 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \PC~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N50
dffeas \PC[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N15
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( PC[7] ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( PC[7] ) + ( GND ) + ( \Add2~18  ))

	.dataa(!PC[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N8
dffeas \pcpred_A[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[7] .is_wysiwyg = "true";
defparam \pcpred_A[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N6
cyclonev_lcell_comb \Selector49~2 (
// Equation(s):
// \Selector49~2_combout  = ( aluin2_A[7] & ( aluin1_A[7] & ( (!\Selector49~1_combout  & (((pcpred_A[7] & \Selector33~0_combout )))) # (\Selector49~1_combout  & ((!alufunc_A[3]) # ((pcpred_A[7] & \Selector33~0_combout )))) ) ) ) # ( !aluin2_A[7] & ( 
// aluin1_A[7] & ( (pcpred_A[7] & \Selector33~0_combout ) ) ) ) # ( aluin2_A[7] & ( !aluin1_A[7] & ( (pcpred_A[7] & \Selector33~0_combout ) ) ) ) # ( !aluin2_A[7] & ( !aluin1_A[7] & ( (pcpred_A[7] & \Selector33~0_combout ) ) ) )

	.dataa(!\Selector49~1_combout ),
	.datab(!alufunc_A[3]),
	.datac(!pcpred_A[7]),
	.datad(!\Selector33~0_combout ),
	.datae(!aluin2_A[7]),
	.dataf(!aluin1_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~2 .extended_lut = "off";
defparam \Selector49~2 .lut_mask = 64'h000F000F000F444F;
defparam \Selector49~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N18
cyclonev_lcell_comb \Selector49~3 (
// Equation(s):
// \Selector49~3_combout  = ( \Add4~29_sumout  & ( alufunc_A[2] & ( (alufunc_A[3] & (\Selector54~1_combout  & ((!aluin2_A[7]) # (!aluin1_A[7])))) ) ) ) # ( !\Add4~29_sumout  & ( alufunc_A[2] & ( (alufunc_A[3] & (\Selector54~1_combout  & ((!aluin2_A[7]) # 
// (!aluin1_A[7])))) ) ) ) # ( \Add4~29_sumout  & ( !alufunc_A[2] & ( (alufunc_A[3] & \Selector54~1_combout ) ) ) )

	.dataa(!aluin2_A[7]),
	.datab(!alufunc_A[3]),
	.datac(!aluin1_A[7]),
	.datad(!\Selector54~1_combout ),
	.datae(!\Add4~29_sumout ),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~3 .extended_lut = "off";
defparam \Selector49~3 .lut_mask = 64'h0000003300320032;
defparam \Selector49~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y14_N21
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( aluin1_A[7] ) + ( aluin2_A[7] ) + ( \Add3~34  ))
// \Add3~30  = CARRY(( aluin1_A[7] ) + ( aluin2_A[7] ) + ( \Add3~34  ))

	.dataa(!aluin1_A[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[7]),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N33
cyclonev_lcell_comb \Selector49~5 (
// Equation(s):
// \Selector49~5_combout  = ( \Selector49~0_combout  & ( \Add3~29_sumout  & ( !alufunc_A[0] ) ) ) # ( !\Selector49~0_combout  & ( \Add3~29_sumout  & ( (!alufunc_A[0] & (((\Selector49~3_combout ) # (\Selector49~2_combout )) # (\Selector49~4_combout ))) ) ) ) 
// # ( \Selector49~0_combout  & ( !\Add3~29_sumout  & ( (!alufunc_A[0] & (((\Selector49~3_combout ) # (\Selector49~2_combout )) # (\Selector49~4_combout ))) ) ) ) # ( !\Selector49~0_combout  & ( !\Add3~29_sumout  & ( (!alufunc_A[0] & (((\Selector49~3_combout 
// ) # (\Selector49~2_combout )) # (\Selector49~4_combout ))) ) ) )

	.dataa(!\Selector49~4_combout ),
	.datab(!\Selector49~2_combout ),
	.datac(!\Selector49~3_combout ),
	.datad(!alufunc_A[0]),
	.datae(!\Selector49~0_combout ),
	.dataf(!\Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~5 .extended_lut = "off";
defparam \Selector49~5 .lut_mask = 64'h7F007F007F00FF00;
defparam \Selector49~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N48
cyclonev_lcell_comb \RTval_D[7]~7 (
// Equation(s):
// \RTval_D[7]~7_combout  = ( \rt_match_A~combout  & ( \mem_fwd[7]~29_combout  & ( \Selector49~5_combout  ) ) ) # ( !\rt_match_A~combout  & ( \mem_fwd[7]~29_combout  & ( (\rt_match_M~combout ) # (\Mux56~4_combout ) ) ) ) # ( \rt_match_A~combout  & ( 
// !\mem_fwd[7]~29_combout  & ( \Selector49~5_combout  ) ) ) # ( !\rt_match_A~combout  & ( !\mem_fwd[7]~29_combout  & ( (\Mux56~4_combout  & !\rt_match_M~combout ) ) ) )

	.dataa(!\Mux56~4_combout ),
	.datab(!\Selector49~5_combout ),
	.datac(!\rt_match_M~combout ),
	.datad(gnd),
	.datae(!\rt_match_A~combout ),
	.dataf(!\mem_fwd[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[7]~7 .extended_lut = "off";
defparam \RTval_D[7]~7 .lut_mask = 64'h505033335F5F3333;
defparam \RTval_D[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N53
dffeas \RTreg_A[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RTval_D[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[7] .is_wysiwyg = "true";
defparam \RTreg_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N50
dffeas \wmemval_M[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[7] .is_wysiwyg = "true";
defparam \wmemval_M[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[43]~4 (
// Equation(s):
// \dmem_rtl_0_bypass[43]~4_combout  = ( !wmemval_M[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[43]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43]~4 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[43]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[43]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N38
dffeas \dmem_rtl_0_bypass[43] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[43]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[7]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[7]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N7
dffeas \dmem_rtl_0_bypass[44] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \mem_fwd[7]~26 (
// Equation(s):
// \mem_fwd[7]~26_combout  = ( \dmem~2_combout  & ( \dmem~4_combout  & ( (dmem_rtl_0_bypass[44] & (((!\dmem~1_combout ) # (!\dmem~3_combout )) # (\dmem~0_combout ))) ) ) ) # ( !\dmem~2_combout  & ( \dmem~4_combout  & ( dmem_rtl_0_bypass[44] ) ) ) # ( 
// \dmem~2_combout  & ( !\dmem~4_combout  & ( dmem_rtl_0_bypass[44] ) ) ) # ( !\dmem~2_combout  & ( !\dmem~4_combout  & ( dmem_rtl_0_bypass[44] ) ) )

	.dataa(!\dmem~0_combout ),
	.datab(!\dmem~1_combout ),
	.datac(!dmem_rtl_0_bypass[44]),
	.datad(!\dmem~3_combout ),
	.datae(!\dmem~2_combout ),
	.dataf(!\dmem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[7]~26 .extended_lut = "off";
defparam \mem_fwd[7]~26 .lut_mask = 64'h0F0F0F0F0F0F0F0D;
defparam \mem_fwd[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \mem_fwd[7]~27 (
// Equation(s):
// \mem_fwd[7]~27_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( \mem_fwd[7]~26_combout  & ( (\mem_fwd[4]~7_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ))) ) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( \mem_fwd[7]~26_combout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & \mem_fwd[4]~7_combout )) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( !\mem_fwd[7]~26_combout  & ( (!dmem_rtl_0_bypass[43] & \mem_fwd[4]~7_combout ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( !\mem_fwd[7]~26_combout  & ( 
// (!dmem_rtl_0_bypass[43] & \mem_fwd[4]~7_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[43]),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datad(!\mem_fwd[4]~7_combout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.dataf(!\mem_fwd[7]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[7]~27 .extended_lut = "off";
defparam \mem_fwd[7]~27 .lut_mask = 64'h00AA00AA000300CF;
defparam \mem_fwd[7]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N9
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \regs[10][7]~q  & ( \imem~10_combout  & ( (!\imem~11_combout  & (\regs[15][7]~q )) # (\imem~11_combout  & ((\regs[5][7]~q ))) ) ) ) # ( !\regs[10][7]~q  & ( \imem~10_combout  & ( (!\imem~11_combout  & (\regs[15][7]~q )) # 
// (\imem~11_combout  & ((\regs[5][7]~q ))) ) ) ) # ( \regs[10][7]~q  & ( !\imem~10_combout  & ( (!\imem~11_combout ) # (\regs[0][7]~q ) ) ) ) # ( !\regs[10][7]~q  & ( !\imem~10_combout  & ( (\imem~11_combout  & \regs[0][7]~q ) ) ) )

	.dataa(!\imem~11_combout ),
	.datab(!\regs[15][7]~q ),
	.datac(!\regs[0][7]~q ),
	.datad(!\regs[5][7]~q ),
	.datae(!\regs[10][7]~q ),
	.dataf(!\imem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h0505AFAF22772277;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y13_N9
cyclonev_lcell_comb \comb~8 (
// Equation(s):
// \comb~8_combout  = ( \Mux24~0_combout  & ( (!\rs_match_M~combout ) # ((!\mem_fwd[7]~38_combout ) # (\mem_fwd[7]~27_combout )) ) ) # ( !\Mux24~0_combout  & ( (\rs_match_M~combout  & ((!\mem_fwd[7]~38_combout ) # (\mem_fwd[7]~27_combout ))) ) )

	.dataa(!\rs_match_M~combout ),
	.datab(gnd),
	.datac(!\mem_fwd[7]~38_combout ),
	.datad(!\mem_fwd[7]~27_combout ),
	.datae(gnd),
	.dataf(!\Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~8 .extended_lut = "off";
defparam \comb~8 .lut_mask = 64'h50555055FAFFFAFF;
defparam \comb~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N12
cyclonev_lcell_comb \RSreg_D[7]~7 (
// Equation(s):
// \RSreg_D[7]~7_combout  = ( \Selector49~5_combout  & ( (\comb~8_combout ) # (\comb~3_combout ) ) ) # ( !\Selector49~5_combout  & ( (!\comb~3_combout  & \comb~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\comb~3_combout ),
	.datad(!\comb~8_combout ),
	.datae(gnd),
	.dataf(!\Selector49~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[7]~7 .extended_lut = "off";
defparam \RSreg_D[7]~7 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \RSreg_D[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N14
dffeas \aluin1_A[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[7] .is_wysiwyg = "true";
defparam \aluin1_A[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N6
cyclonev_lcell_comb \Selector48~2 (
// Equation(s):
// \Selector48~2_combout  = ( !\Selector49~0_combout  & ( \Add3~25_sumout  & ( (!\Selector48~1_combout  & ((!\Selector33~0_combout ) # ((!pcpred_A[8])))) # (\Selector48~1_combout  & (!\Selector49~1_combout  & ((!\Selector33~0_combout ) # (!pcpred_A[8])))) ) 
// ) ) # ( \Selector49~0_combout  & ( !\Add3~25_sumout  & ( (!\Selector48~1_combout  & ((!\Selector33~0_combout ) # ((!pcpred_A[8])))) # (\Selector48~1_combout  & (!\Selector49~1_combout  & ((!\Selector33~0_combout ) # (!pcpred_A[8])))) ) ) ) # ( 
// !\Selector49~0_combout  & ( !\Add3~25_sumout  & ( (!\Selector48~1_combout  & ((!\Selector33~0_combout ) # ((!pcpred_A[8])))) # (\Selector48~1_combout  & (!\Selector49~1_combout  & ((!\Selector33~0_combout ) # (!pcpred_A[8])))) ) ) )

	.dataa(!\Selector48~1_combout ),
	.datab(!\Selector33~0_combout ),
	.datac(!pcpred_A[8]),
	.datad(!\Selector49~1_combout ),
	.datae(!\Selector49~0_combout ),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~2 .extended_lut = "off";
defparam \Selector48~2 .lut_mask = 64'hFCA8FCA8FCA80000;
defparam \Selector48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N54
cyclonev_lcell_comb \Selector48~3 (
// Equation(s):
// \Selector48~3_combout  = ( \Selector48~0_combout  & ( !alufunc_A[0] & ( (!\Selector48~2_combout ) # (((\ShiftRight0~43_combout  & \Selector56~11_combout )) # (\Add4~25_sumout )) ) ) ) # ( !\Selector48~0_combout  & ( !alufunc_A[0] & ( 
// (!\Selector48~2_combout ) # ((\ShiftRight0~43_combout  & \Selector56~11_combout )) ) ) )

	.dataa(!\Selector48~2_combout ),
	.datab(!\Add4~25_sumout ),
	.datac(!\ShiftRight0~43_combout ),
	.datad(!\Selector56~11_combout ),
	.datae(!\Selector48~0_combout ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~3 .extended_lut = "off";
defparam \Selector48~3 .lut_mask = 64'hAAAFBBBF00000000;
defparam \Selector48~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N42
cyclonev_lcell_comb \RTval_D[8]~6 (
// Equation(s):
// \RTval_D[8]~6_combout  = ( \Selector48~3_combout  & ( ((!\rt_match_M~combout  & (\Mux55~4_combout )) # (\rt_match_M~combout  & ((\mem_fwd[8]~25_combout )))) # (\rt_match_A~combout ) ) ) # ( !\Selector48~3_combout  & ( (!\rt_match_A~combout  & 
// ((!\rt_match_M~combout  & (\Mux55~4_combout )) # (\rt_match_M~combout  & ((\mem_fwd[8]~25_combout ))))) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\rt_match_M~combout ),
	.datac(!\Mux55~4_combout ),
	.datad(!\mem_fwd[8]~25_combout ),
	.datae(gnd),
	.dataf(!\Selector48~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[8]~6 .extended_lut = "off";
defparam \RTval_D[8]~6 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \RTval_D[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N43
dffeas \RTreg_A[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[8]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[8] .is_wysiwyg = "true";
defparam \RTreg_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N26
dffeas \wmemval_M[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[8] .is_wysiwyg = "true";
defparam \wmemval_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N49
dffeas \dmem_rtl_0_bypass[45] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N1
dffeas \dmem_rtl_0_bypass[46] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N48
cyclonev_lcell_comb \mem_fwd[8]~177 (
// Equation(s):
// \mem_fwd[8]~177_combout  = ( !\ldmem_M~DUPLICATE_q  & ( (((memaddr_M[8]))) ) ) # ( \ldmem_M~DUPLICATE_q  & ( (!\WideNor0~combout  & (dmem_rtl_0_bypass[45] & ((!dmem_rtl_0_bypass[46]) # ((!\dmem~0_combout  & \dmem~6_combout ))))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!dmem_rtl_0_bypass[45]),
	.datac(!dmem_rtl_0_bypass[46]),
	.datad(!\dmem~0_combout ),
	.datae(!\ldmem_M~DUPLICATE_q ),
	.dataf(!\dmem~6_combout ),
	.datag(!memaddr_M[8]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[8]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[8]~177 .extended_lut = "on";
defparam \mem_fwd[8]~177 .lut_mask = 64'h0F0F20200F0F2220;
defparam \mem_fwd[8]~177 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[8]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[8]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N30
cyclonev_lcell_comb \mem_fwd[8]~24 (
// Equation(s):
// \mem_fwd[8]~24_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~5_combout  & (\mem_fwd[4]~7_combout  & (dmem_rtl_0_bypass[46] & 
// \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~5_combout  & (\mem_fwd[4]~7_combout  & (dmem_rtl_0_bypass[46] & 
// \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ))) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~5_combout  & (\mem_fwd[4]~7_combout  & dmem_rtl_0_bypass[46])) ) ) )

	.dataa(!\dmem~5_combout ),
	.datab(!\mem_fwd[4]~7_combout ),
	.datac(!dmem_rtl_0_bypass[46]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[8]~24 .extended_lut = "off";
defparam \mem_fwd[8]~24 .lut_mask = 64'h0000020200020002;
defparam \mem_fwd[8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N24
cyclonev_lcell_comb \mem_fwd[8]~25 (
// Equation(s):
// \mem_fwd[8]~25_combout  = ( \Equal5~6_combout  & ( \SW[8]~input_o  & ( (((\mem_fwd[2]~4_combout  & memaddr_M[4])) # (\mem_fwd[8]~24_combout )) # (\mem_fwd[8]~177_combout ) ) ) ) # ( !\Equal5~6_combout  & ( \SW[8]~input_o  & ( (\mem_fwd[8]~24_combout ) # 
// (\mem_fwd[8]~177_combout ) ) ) ) # ( \Equal5~6_combout  & ( !\SW[8]~input_o  & ( (\mem_fwd[8]~24_combout ) # (\mem_fwd[8]~177_combout ) ) ) ) # ( !\Equal5~6_combout  & ( !\SW[8]~input_o  & ( (\mem_fwd[8]~24_combout ) # (\mem_fwd[8]~177_combout ) ) ) )

	.dataa(!\mem_fwd[2]~4_combout ),
	.datab(!memaddr_M[4]),
	.datac(!\mem_fwd[8]~177_combout ),
	.datad(!\mem_fwd[8]~24_combout ),
	.datae(!\Equal5~6_combout ),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[8]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[8]~25 .extended_lut = "off";
defparam \mem_fwd[8]~25 .lut_mask = 64'h0FFF0FFF0FFF1FFF;
defparam \mem_fwd[8]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N38
dffeas \regs[15][8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[8]~25_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][8] .is_wysiwyg = "true";
defparam \regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N42
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \regs[10][8]~q  & ( \imem~11_combout  & ( (!\imem~10_combout  & (\regs[0][8]~q )) # (\imem~10_combout  & ((\regs[5][8]~q ))) ) ) ) # ( !\regs[10][8]~q  & ( \imem~11_combout  & ( (!\imem~10_combout  & (\regs[0][8]~q )) # 
// (\imem~10_combout  & ((\regs[5][8]~q ))) ) ) ) # ( \regs[10][8]~q  & ( !\imem~11_combout  & ( (!\imem~10_combout ) # (\regs[15][8]~q ) ) ) ) # ( !\regs[10][8]~q  & ( !\imem~11_combout  & ( (\regs[15][8]~q  & \imem~10_combout ) ) ) )

	.dataa(!\regs[15][8]~q ),
	.datab(!\regs[0][8]~q ),
	.datac(!\regs[5][8]~q ),
	.datad(!\imem~10_combout ),
	.datae(!\regs[10][8]~q ),
	.dataf(!\imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N57
cyclonev_lcell_comb \mem_fwd[8]~39 (
// Equation(s):
// \mem_fwd[8]~39_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (dmem_rtl_0_bypass[46] & \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (dmem_rtl_0_bypass[46] & 
// \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ) ) )

	.dataa(!dmem_rtl_0_bypass[46]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[8]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[8]~39 .extended_lut = "off";
defparam \mem_fwd[8]~39 .lut_mask = 64'h1111111105050505;
defparam \mem_fwd[8]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \mem_fwd[8]~173 (
// Equation(s):
// \mem_fwd[8]~173_combout  = ( !\WideNor0~combout  & ( (\ldmem_M~DUPLICATE_q  & (((!\dmem~5_combout  & (\mem_fwd[8]~39_combout ))))) ) ) # ( \WideNor0~combout  & ( (\ldmem_M~DUPLICATE_q  & (\SW[8]~input_o  & (\Equal5~6_combout  & ((memaddr_M[4]))))) ) )

	.dataa(!\ldmem_M~DUPLICATE_q ),
	.datab(!\SW[8]~input_o ),
	.datac(!\Equal5~6_combout ),
	.datad(!\mem_fwd[8]~39_combout ),
	.datae(!\WideNor0~combout ),
	.dataf(!memaddr_M[4]),
	.datag(!\dmem~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[8]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[8]~173 .extended_lut = "on";
defparam \mem_fwd[8]~173 .lut_mask = 64'h0050000000500101;
defparam \mem_fwd[8]~173 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \RSreg_D[8]~8 (
// Equation(s):
// \RSreg_D[8]~8_combout  = ( \comb~3_combout  & ( \rs_match_M~combout  & ( \Selector48~3_combout  ) ) ) # ( !\comb~3_combout  & ( \rs_match_M~combout  & ( (\mem_fwd[8]~177_combout ) # (\mem_fwd[8]~173_combout ) ) ) ) # ( \comb~3_combout  & ( 
// !\rs_match_M~combout  & ( \Selector48~3_combout  ) ) ) # ( !\comb~3_combout  & ( !\rs_match_M~combout  & ( \Mux23~0_combout  ) ) )

	.dataa(!\Mux23~0_combout ),
	.datab(!\Selector48~3_combout ),
	.datac(!\mem_fwd[8]~173_combout ),
	.datad(!\mem_fwd[8]~177_combout ),
	.datae(!\comb~3_combout ),
	.dataf(!\rs_match_M~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[8]~8 .extended_lut = "off";
defparam \RSreg_D[8]~8 .lut_mask = 64'h555533330FFF3333;
defparam \RSreg_D[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N41
dffeas \aluin1_A[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSreg_D[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[8] .is_wysiwyg = "true";
defparam \aluin1_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N42
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( aluin1_A[6] & ( aluin1_A[7] & ( (!aluin2_A[0] & (((aluin1_A[5])) # (aluin2_A[1]))) # (aluin2_A[0] & ((!aluin2_A[1]) # ((aluin1_A[8])))) ) ) ) # ( !aluin1_A[6] & ( aluin1_A[7] & ( (!aluin2_A[0] & (((aluin1_A[5])) # 
// (aluin2_A[1]))) # (aluin2_A[0] & (aluin2_A[1] & ((aluin1_A[8])))) ) ) ) # ( aluin1_A[6] & ( !aluin1_A[7] & ( (!aluin2_A[0] & (!aluin2_A[1] & (aluin1_A[5]))) # (aluin2_A[0] & ((!aluin2_A[1]) # ((aluin1_A[8])))) ) ) ) # ( !aluin1_A[6] & ( !aluin1_A[7] & ( 
// (!aluin2_A[0] & (!aluin2_A[1] & (aluin1_A[5]))) # (aluin2_A[0] & (aluin2_A[1] & ((aluin1_A[8])))) ) ) )

	.dataa(!aluin2_A[0]),
	.datab(!aluin2_A[1]),
	.datac(!aluin1_A[5]),
	.datad(!aluin1_A[8]),
	.datae(!aluin1_A[6]),
	.dataf(!aluin1_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N42
cyclonev_lcell_comb \ShiftRight0~55 (
// Equation(s):
// \ShiftRight0~55_combout  = ( \ShiftRight0~23_combout  & ( \ShiftRight0~16_combout  & ( ((!aluin2_A[3] & (\ShiftRight0~22_combout )) # (aluin2_A[3] & ((\ShiftRight0~24_combout )))) # (aluin2_A[2]) ) ) ) # ( !\ShiftRight0~23_combout  & ( 
// \ShiftRight0~16_combout  & ( (!aluin2_A[3] & (\ShiftRight0~22_combout  & ((!aluin2_A[2])))) # (aluin2_A[3] & (((aluin2_A[2]) # (\ShiftRight0~24_combout )))) ) ) ) # ( \ShiftRight0~23_combout  & ( !\ShiftRight0~16_combout  & ( (!aluin2_A[3] & 
// (((aluin2_A[2])) # (\ShiftRight0~22_combout ))) # (aluin2_A[3] & (((\ShiftRight0~24_combout  & !aluin2_A[2])))) ) ) ) # ( !\ShiftRight0~23_combout  & ( !\ShiftRight0~16_combout  & ( (!aluin2_A[2] & ((!aluin2_A[3] & (\ShiftRight0~22_combout )) # 
// (aluin2_A[3] & ((\ShiftRight0~24_combout ))))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~22_combout ),
	.datac(!\ShiftRight0~24_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftRight0~23_combout ),
	.dataf(!\ShiftRight0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~55 .extended_lut = "off";
defparam \ShiftRight0~55 .lut_mask = 64'h270027AA275527FF;
defparam \ShiftRight0~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N46
dffeas \pcpred_A[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[5] .is_wysiwyg = "true";
defparam \pcpred_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N18
cyclonev_lcell_comb \Selector51~1 (
// Equation(s):
// \Selector51~1_combout  = ( aluin1_A[5] & ( \Selector33~0_combout  & ( ((\Selector49~1_combout  & (!alufunc_A[3] $ (!aluin2_A[5])))) # (pcpred_A[5]) ) ) ) # ( !aluin1_A[5] & ( \Selector33~0_combout  & ( ((alufunc_A[3] & \Selector49~1_combout )) # 
// (pcpred_A[5]) ) ) ) # ( aluin1_A[5] & ( !\Selector33~0_combout  & ( (\Selector49~1_combout  & (!alufunc_A[3] $ (!aluin2_A[5]))) ) ) ) # ( !aluin1_A[5] & ( !\Selector33~0_combout  & ( (alufunc_A[3] & \Selector49~1_combout ) ) ) )

	.dataa(!pcpred_A[5]),
	.datab(!alufunc_A[3]),
	.datac(!aluin2_A[5]),
	.datad(!\Selector49~1_combout ),
	.datae(!aluin1_A[5]),
	.dataf(!\Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~1 .extended_lut = "off";
defparam \Selector51~1 .lut_mask = 64'h0033003C5577557D;
defparam \Selector51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N48
cyclonev_lcell_comb \Selector51~2 (
// Equation(s):
// \Selector51~2_combout  = ( \ShiftRight0~55_combout  & ( !\Selector51~1_combout  & ( (!\Selector56~11_combout ) # ((!\ShiftRight0~5_combout  & (!aluin1_A[31])) # (\ShiftRight0~5_combout  & ((aluin2_A[4])))) ) ) ) # ( !\ShiftRight0~55_combout  & ( 
// !\Selector51~1_combout  & ( (!\Selector56~11_combout ) # ((!aluin1_A[31]) # (\ShiftRight0~5_combout )) ) ) )

	.dataa(!\Selector56~11_combout ),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!aluin2_A[4]),
	.datae(!\ShiftRight0~55_combout ),
	.dataf(!\Selector51~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~2 .extended_lut = "off";
defparam \Selector51~2 .lut_mask = 64'hEFEFEAEF00000000;
defparam \Selector51~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N48
cyclonev_lcell_comb \Selector51~3 (
// Equation(s):
// \Selector51~3_combout  = ( \Selector54~0_combout  & ( (!alufunc_A[0] & (((!\Selector51~2_combout ) # (\ShiftRight0~54_combout )) # (\Selector51~0_combout ))) ) ) # ( !\Selector54~0_combout  & ( (!alufunc_A[0] & ((!\Selector51~2_combout ) # 
// (\Selector51~0_combout ))) ) )

	.dataa(!\Selector51~0_combout ),
	.datab(!\Selector51~2_combout ),
	.datac(!alufunc_A[0]),
	.datad(!\ShiftRight0~54_combout ),
	.datae(gnd),
	.dataf(!\Selector54~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~3 .extended_lut = "off";
defparam \Selector51~3 .lut_mask = 64'hD0D0D0D0D0F0D0F0;
defparam \Selector51~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N34
dffeas \regs[4][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][5] .is_wysiwyg = "true";
defparam \regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N52
dffeas \regs[8][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][5] .is_wysiwyg = "true";
defparam \regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N44
dffeas \regs[12][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][5] .is_wysiwyg = "true";
defparam \regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N42
cyclonev_lcell_comb \Mux58~0 (
// Equation(s):
// \Mux58~0_combout  = ( \regs[12][5]~q  & ( \regs[0][5]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout )) # (\regs[4][5]~q ))) # (\imem~31_combout  & (((\regs[8][5]~q ) # (\imem~30_combout )))) ) ) ) # ( !\regs[12][5]~q  & ( \regs[0][5]~q  & ( 
// (!\imem~31_combout  & (\regs[4][5]~q  & (\imem~30_combout ))) # (\imem~31_combout  & (((\regs[8][5]~q ) # (\imem~30_combout )))) ) ) ) # ( \regs[12][5]~q  & ( !\regs[0][5]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout )) # (\regs[4][5]~q ))) # 
// (\imem~31_combout  & (((!\imem~30_combout  & \regs[8][5]~q )))) ) ) ) # ( !\regs[12][5]~q  & ( !\regs[0][5]~q  & ( (!\imem~31_combout  & (\regs[4][5]~q  & (\imem~30_combout ))) # (\imem~31_combout  & (((!\imem~30_combout  & \regs[8][5]~q )))) ) ) )

	.dataa(!\imem~31_combout ),
	.datab(!\regs[4][5]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[8][5]~q ),
	.datae(!\regs[12][5]~q ),
	.dataf(!\regs[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~0 .extended_lut = "off";
defparam \Mux58~0 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N57
cyclonev_lcell_comb \regs[6][5]~feeder (
// Equation(s):
// \regs[6][5]~feeder_combout  = ( \mem_fwd[5]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[5]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][5]~feeder .extended_lut = "off";
defparam \regs[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N59
dffeas \regs[6][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][5] .is_wysiwyg = "true";
defparam \regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N31
dffeas \regs[2][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][5] .is_wysiwyg = "true";
defparam \regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N53
dffeas \regs[14][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][5] .is_wysiwyg = "true";
defparam \regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N43
dffeas \regs[10][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][5] .is_wysiwyg = "true";
defparam \regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N51
cyclonev_lcell_comb \Mux58~2 (
// Equation(s):
// \Mux58~2_combout  = ( \regs[14][5]~q  & ( \regs[10][5]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & (\regs[6][5]~q )) # (\imem~31_combout  & ((\regs[2][5]~q )))) ) ) ) # ( !\regs[14][5]~q  & ( \regs[10][5]~q  & ( (!\imem~30_combout  & 
// (((\imem~31_combout )))) # (\imem~30_combout  & ((!\imem~31_combout  & (\regs[6][5]~q )) # (\imem~31_combout  & ((\regs[2][5]~q ))))) ) ) ) # ( \regs[14][5]~q  & ( !\regs[10][5]~q  & ( (!\imem~30_combout  & (((!\imem~31_combout )))) # (\imem~30_combout  & 
// ((!\imem~31_combout  & (\regs[6][5]~q )) # (\imem~31_combout  & ((\regs[2][5]~q ))))) ) ) ) # ( !\regs[14][5]~q  & ( !\regs[10][5]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & (\regs[6][5]~q )) # (\imem~31_combout  & ((\regs[2][5]~q ))))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs[6][5]~q ),
	.datac(!\regs[2][5]~q ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[14][5]~q ),
	.dataf(!\regs[10][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~2 .extended_lut = "off";
defparam \Mux58~2 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N50
dffeas \regs[5][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][5] .is_wysiwyg = "true";
defparam \regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N52
dffeas \regs[9][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][5] .is_wysiwyg = "true";
defparam \regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N8
dffeas \regs[13][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5] .is_wysiwyg = "true";
defparam \regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N28
dffeas \regs[1][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][5] .is_wysiwyg = "true";
defparam \regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y12_N6
cyclonev_lcell_comb \Mux58~1 (
// Equation(s):
// \Mux58~1_combout  = ( \regs[13][5]~q  & ( \regs[1][5]~q  & ( (!\imem~30_combout  & ((!\imem~31_combout ) # ((\regs[9][5]~q )))) # (\imem~30_combout  & (((\regs[5][5]~q )) # (\imem~31_combout ))) ) ) ) # ( !\regs[13][5]~q  & ( \regs[1][5]~q  & ( 
// (!\imem~30_combout  & (\imem~31_combout  & ((\regs[9][5]~q )))) # (\imem~30_combout  & (((\regs[5][5]~q )) # (\imem~31_combout ))) ) ) ) # ( \regs[13][5]~q  & ( !\regs[1][5]~q  & ( (!\imem~30_combout  & ((!\imem~31_combout ) # ((\regs[9][5]~q )))) # 
// (\imem~30_combout  & (!\imem~31_combout  & (\regs[5][5]~q ))) ) ) ) # ( !\regs[13][5]~q  & ( !\regs[1][5]~q  & ( (!\imem~30_combout  & (\imem~31_combout  & ((\regs[9][5]~q )))) # (\imem~30_combout  & (!\imem~31_combout  & (\regs[5][5]~q ))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\imem~31_combout ),
	.datac(!\regs[5][5]~q ),
	.datad(!\regs[9][5]~q ),
	.datae(!\regs[13][5]~q ),
	.dataf(!\regs[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~1 .extended_lut = "off";
defparam \Mux58~1 .lut_mask = 64'h04268CAE15379DBF;
defparam \Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y11_N53
dffeas \regs[7][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][5] .is_wysiwyg = "true";
defparam \regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N16
dffeas \regs[3][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][5] .is_wysiwyg = "true";
defparam \regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N44
dffeas \regs[15][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][5] .is_wysiwyg = "true";
defparam \regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N2
dffeas \regs[11][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][5] .is_wysiwyg = "true";
defparam \regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N0
cyclonev_lcell_comb \Mux58~3 (
// Equation(s):
// \Mux58~3_combout  = ( \regs[11][5]~q  & ( \imem~31_combout  & ( (!\imem~30_combout ) # (\regs[3][5]~q ) ) ) ) # ( !\regs[11][5]~q  & ( \imem~31_combout  & ( (\imem~30_combout  & \regs[3][5]~q ) ) ) ) # ( \regs[11][5]~q  & ( !\imem~31_combout  & ( 
// (!\imem~30_combout  & ((\regs[15][5]~q ))) # (\imem~30_combout  & (\regs[7][5]~q )) ) ) ) # ( !\regs[11][5]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout  & ((\regs[15][5]~q ))) # (\imem~30_combout  & (\regs[7][5]~q )) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\regs[7][5]~q ),
	.datac(!\regs[3][5]~q ),
	.datad(!\regs[15][5]~q ),
	.datae(!\regs[11][5]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~3 .extended_lut = "off";
defparam \Mux58~3 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N6
cyclonev_lcell_comb \Mux58~4 (
// Equation(s):
// \Mux58~4_combout  = ( \Mux58~3_combout  & ( \imem~32_combout  & ( (!\imem~33_combout ) # (\Mux58~2_combout ) ) ) ) # ( !\Mux58~3_combout  & ( \imem~32_combout  & ( (\imem~33_combout  & \Mux58~2_combout ) ) ) ) # ( \Mux58~3_combout  & ( !\imem~32_combout  
// & ( (!\imem~33_combout  & ((\Mux58~1_combout ))) # (\imem~33_combout  & (\Mux58~0_combout )) ) ) ) # ( !\Mux58~3_combout  & ( !\imem~32_combout  & ( (!\imem~33_combout  & ((\Mux58~1_combout ))) # (\imem~33_combout  & (\Mux58~0_combout )) ) ) )

	.dataa(!\imem~33_combout ),
	.datab(!\Mux58~0_combout ),
	.datac(!\Mux58~2_combout ),
	.datad(!\Mux58~1_combout ),
	.datae(!\Mux58~3_combout ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux58~4 .extended_lut = "off";
defparam \Mux58~4 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N21
cyclonev_lcell_comb \RTval_D[5]~9 (
// Equation(s):
// \RTval_D[5]~9_combout  = ( \mem_fwd[5]~42_combout  & ( (!\rt_match_A~combout  & (((\Mux58~4_combout )) # (\rt_match_M~combout ))) # (\rt_match_A~combout  & (((\Selector51~3_combout )))) ) ) # ( !\mem_fwd[5]~42_combout  & ( (!\rt_match_A~combout  & 
// (!\rt_match_M~combout  & ((\Mux58~4_combout )))) # (\rt_match_A~combout  & (((\Selector51~3_combout )))) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!\Selector51~3_combout ),
	.datac(!\Mux58~4_combout ),
	.datad(!\rt_match_A~combout ),
	.datae(!\mem_fwd[5]~42_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[5]~9 .extended_lut = "off";
defparam \RTval_D[5]~9 .lut_mask = 64'h0A335F330A335F33;
defparam \RTval_D[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N30
cyclonev_lcell_comb \aluin2_A~10 (
// Equation(s):
// \aluin2_A~10_combout  = ( \RTval_D[5]~9_combout  & ( \imem~26_combout  ) ) # ( !\RTval_D[5]~9_combout  & ( \imem~26_combout  & ( (\comb~5_combout  & \WideOr2~0_combout ) ) ) ) # ( \RTval_D[5]~9_combout  & ( !\imem~26_combout  & ( (!\comb~5_combout ) # 
// (!\WideOr2~0_combout ) ) ) )

	.dataa(!\comb~5_combout ),
	.datab(gnd),
	.datac(!\WideOr2~0_combout ),
	.datad(gnd),
	.datae(!\RTval_D[5]~9_combout ),
	.dataf(!\imem~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~10 .extended_lut = "off";
defparam \aluin2_A~10 .lut_mask = 64'h0000FAFA0505FFFF;
defparam \aluin2_A~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N32
dffeas \aluin2_A[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[5] .is_wysiwyg = "true";
defparam \aluin2_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N21
cyclonev_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = ( \Add4~37_sumout  & ( (\Selector49~6_combout  & ((alufunc_A[3]) # (\Add3~37_sumout ))) ) ) # ( !\Add4~37_sumout  & ( (\Add3~37_sumout  & (\Selector49~6_combout  & !alufunc_A[3])) ) )

	.dataa(!\Add3~37_sumout ),
	.datab(!\Selector49~6_combout ),
	.datac(!alufunc_A[3]),
	.datad(gnd),
	.datae(!\Add4~37_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~0 .extended_lut = "off";
defparam \Selector51~0 .lut_mask = 64'h1010131310101313;
defparam \Selector51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N51
cyclonev_lcell_comb \Selector51~4 (
// Equation(s):
// \Selector51~4_combout  = ( \Selector54~0_combout  & ( ((!\Selector51~2_combout ) # (\ShiftRight0~54_combout )) # (\Selector51~0_combout ) ) ) # ( !\Selector54~0_combout  & ( (!\Selector51~2_combout ) # (\Selector51~0_combout ) ) )

	.dataa(!\Selector51~0_combout ),
	.datab(gnd),
	.datac(!\Selector51~2_combout ),
	.datad(!\ShiftRight0~54_combout ),
	.datae(gnd),
	.dataf(!\Selector54~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector51~4 .extended_lut = "off";
defparam \Selector51~4 .lut_mask = 64'hF5F5F5F5F5FFF5FF;
defparam \Selector51~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N53
dffeas \memaddr_M[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector51~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[5] .is_wysiwyg = "true";
defparam \memaddr_M[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[30]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N41
dffeas \dmem_rtl_0_bypass[90] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N8
dffeas \dmem_rtl_0_bypass[89] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[30]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001600000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N6
cyclonev_lcell_comb \mem_fwd[30]~118 (
// Equation(s):
// \mem_fwd[30]~118_combout  = ( dmem_rtl_0_bypass[89] & ( \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( ((!dmem_rtl_0_bypass[90]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem~5_combout ))) # 
// (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (dmem_rtl_0_bypass[90] & (!\dmem~5_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[89] & ( !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!dmem_rtl_0_bypass[90]) # (((\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & 
// \dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem~5_combout )) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & (dmem_rtl_0_bypass[90] & 
// (!\dmem~5_combout  & \dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datab(!dmem_rtl_0_bypass[90]),
	.datac(!\dmem~5_combout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!dmem_rtl_0_bypass[89]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[30]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[30]~118 .extended_lut = "off";
defparam \mem_fwd[30]~118 .lut_mask = 64'h0010CFDF3010FFDF;
defparam \mem_fwd[30]~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N36
cyclonev_lcell_comb \mem_fwd[30]~119 (
// Equation(s):
// \mem_fwd[30]~119_combout  = ( \mem_fwd[30]~118_combout  & ( (!\ldmem_M~DUPLICATE_q  & (((memaddr_M[30])))) # (\ldmem_M~DUPLICATE_q  & ((!\Equal5~6_combout ) # ((!\WideNor0~combout )))) ) ) # ( !\mem_fwd[30]~118_combout  & ( (!\ldmem_M~DUPLICATE_q  & 
// (((memaddr_M[30])))) # (\ldmem_M~DUPLICATE_q  & (!\Equal5~6_combout  & ((\WideNor0~combout )))) ) )

	.dataa(!\ldmem_M~DUPLICATE_q ),
	.datab(!\Equal5~6_combout ),
	.datac(!memaddr_M[30]),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[30]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[30]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[30]~119 .extended_lut = "off";
defparam \mem_fwd[30]~119 .lut_mask = 64'h0A4E0A4E5F4E5F4E;
defparam \mem_fwd[30]~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N15
cyclonev_lcell_comb \regs[6][30]~feeder (
// Equation(s):
// \regs[6][30]~feeder_combout  = ( \mem_fwd[30]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[30]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][30]~feeder .extended_lut = "off";
defparam \regs[6][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N17
dffeas \regs[6][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][30] .is_wysiwyg = "true";
defparam \regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N48
cyclonev_lcell_comb \regs[4][30]~feeder (
// Equation(s):
// \regs[4][30]~feeder_combout  = ( \mem_fwd[30]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[30]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][30]~feeder .extended_lut = "off";
defparam \regs[4][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N50
dffeas \regs[4][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][30] .is_wysiwyg = "true";
defparam \regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N56
dffeas \regs[7][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~119_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][30] .is_wysiwyg = "true";
defparam \regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N37
dffeas \regs[5][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~119_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][30] .is_wysiwyg = "true";
defparam \regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = ( \regs[7][30]~q  & ( \regs[5][30]~q  & ( (!\imem~33_combout ) # ((!\imem~32_combout  & ((\regs[4][30]~q ))) # (\imem~32_combout  & (\regs[6][30]~q ))) ) ) ) # ( !\regs[7][30]~q  & ( \regs[5][30]~q  & ( (!\imem~32_combout  & 
// (((!\imem~33_combout ) # (\regs[4][30]~q )))) # (\imem~32_combout  & (\regs[6][30]~q  & (\imem~33_combout ))) ) ) ) # ( \regs[7][30]~q  & ( !\regs[5][30]~q  & ( (!\imem~32_combout  & (((\imem~33_combout  & \regs[4][30]~q )))) # (\imem~32_combout  & 
// (((!\imem~33_combout )) # (\regs[6][30]~q ))) ) ) ) # ( !\regs[7][30]~q  & ( !\regs[5][30]~q  & ( (\imem~33_combout  & ((!\imem~32_combout  & ((\regs[4][30]~q ))) # (\imem~32_combout  & (\regs[6][30]~q )))) ) ) )

	.dataa(!\regs[6][30]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\imem~33_combout ),
	.datad(!\regs[4][30]~q ),
	.datae(!\regs[7][30]~q ),
	.dataf(!\regs[5][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~1 .extended_lut = "off";
defparam \Mux33~1 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N25
dffeas \regs[15][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~119_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][30] .is_wysiwyg = "true";
defparam \regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N24
cyclonev_lcell_comb \regs[12][30]~feeder (
// Equation(s):
// \regs[12][30]~feeder_combout  = ( \mem_fwd[30]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[30]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][30]~feeder .extended_lut = "off";
defparam \regs[12][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N25
dffeas \regs[12][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[12][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][30] .is_wysiwyg = "true";
defparam \regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N35
dffeas \regs[13][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~119_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][30] .is_wysiwyg = "true";
defparam \regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N56
dffeas \regs[14][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~119_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][30] .is_wysiwyg = "true";
defparam \regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N54
cyclonev_lcell_comb \Mux33~3 (
// Equation(s):
// \Mux33~3_combout  = ( \regs[14][30]~q  & ( \imem~33_combout  & ( (\regs[12][30]~q ) # (\imem~32_combout ) ) ) ) # ( !\regs[14][30]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & \regs[12][30]~q ) ) ) ) # ( \regs[14][30]~q  & ( !\imem~33_combout  & ( 
// (!\imem~32_combout  & ((\regs[13][30]~q ))) # (\imem~32_combout  & (\regs[15][30]~q )) ) ) ) # ( !\regs[14][30]~q  & ( !\imem~33_combout  & ( (!\imem~32_combout  & ((\regs[13][30]~q ))) # (\imem~32_combout  & (\regs[15][30]~q )) ) ) )

	.dataa(!\regs[15][30]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[12][30]~q ),
	.datad(!\regs[13][30]~q ),
	.datae(!\regs[14][30]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~3 .extended_lut = "off";
defparam \Mux33~3 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N43
dffeas \regs[8][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~119_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][30] .is_wysiwyg = "true";
defparam \regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N21
cyclonev_lcell_comb \regs[9][30]~feeder (
// Equation(s):
// \regs[9][30]~feeder_combout  = ( \mem_fwd[30]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[30]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][30]~feeder .extended_lut = "off";
defparam \regs[9][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N22
dffeas \regs[9][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][30] .is_wysiwyg = "true";
defparam \regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N49
dffeas \regs[10][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~119_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][30] .is_wysiwyg = "true";
defparam \regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N38
dffeas \regs[11][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~119_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][30] .is_wysiwyg = "true";
defparam \regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N36
cyclonev_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = ( \regs[11][30]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[8][30]~q )) # (\imem~32_combout  & ((\regs[10][30]~q ))) ) ) ) # ( !\regs[11][30]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[8][30]~q )) # 
// (\imem~32_combout  & ((\regs[10][30]~q ))) ) ) ) # ( \regs[11][30]~q  & ( !\imem~33_combout  & ( (\regs[9][30]~q ) # (\imem~32_combout ) ) ) ) # ( !\regs[11][30]~q  & ( !\imem~33_combout  & ( (!\imem~32_combout  & \regs[9][30]~q ) ) ) )

	.dataa(!\regs[8][30]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[9][30]~q ),
	.datad(!\regs[10][30]~q ),
	.datae(!\regs[11][30]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~2 .extended_lut = "off";
defparam \Mux33~2 .lut_mask = 64'h0C0C3F3F44774477;
defparam \Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N42
cyclonev_lcell_comb \regs[0][30]~feeder (
// Equation(s):
// \regs[0][30]~feeder_combout  = ( \mem_fwd[30]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[30]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][30]~feeder .extended_lut = "off";
defparam \regs[0][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y14_N43
dffeas \regs[0][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][30] .is_wysiwyg = "true";
defparam \regs[0][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N12
cyclonev_lcell_comb \regs[1][30]~feeder (
// Equation(s):
// \regs[1][30]~feeder_combout  = ( \mem_fwd[30]~119_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[30]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][30]~feeder .extended_lut = "off";
defparam \regs[1][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N13
dffeas \regs[1][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][30] .is_wysiwyg = "true";
defparam \regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N44
dffeas \regs[3][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~119_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][30] .is_wysiwyg = "true";
defparam \regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N1
dffeas \regs[2][30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[30]~119_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][30] .is_wysiwyg = "true";
defparam \regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N42
cyclonev_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = ( \regs[3][30]~q  & ( \regs[2][30]~q  & ( ((!\imem~33_combout  & ((\regs[1][30]~q ))) # (\imem~33_combout  & (\regs[0][30]~q ))) # (\imem~32_combout ) ) ) ) # ( !\regs[3][30]~q  & ( \regs[2][30]~q  & ( (!\imem~33_combout  & 
// (((\regs[1][30]~q  & !\imem~32_combout )))) # (\imem~33_combout  & (((\imem~32_combout )) # (\regs[0][30]~q ))) ) ) ) # ( \regs[3][30]~q  & ( !\regs[2][30]~q  & ( (!\imem~33_combout  & (((\imem~32_combout ) # (\regs[1][30]~q )))) # (\imem~33_combout  & 
// (\regs[0][30]~q  & ((!\imem~32_combout )))) ) ) ) # ( !\regs[3][30]~q  & ( !\regs[2][30]~q  & ( (!\imem~32_combout  & ((!\imem~33_combout  & ((\regs[1][30]~q ))) # (\imem~33_combout  & (\regs[0][30]~q )))) ) ) )

	.dataa(!\regs[0][30]~q ),
	.datab(!\regs[1][30]~q ),
	.datac(!\imem~33_combout ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[3][30]~q ),
	.dataf(!\regs[2][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~0 .extended_lut = "off";
defparam \Mux33~0 .lut_mask = 64'h350035F0350F35FF;
defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N6
cyclonev_lcell_comb \Mux33~4 (
// Equation(s):
// \Mux33~4_combout  = ( \Mux33~2_combout  & ( \Mux33~0_combout  & ( ((!\imem~30_combout  & ((\Mux33~3_combout ))) # (\imem~30_combout  & (\Mux33~1_combout ))) # (\imem~31_combout ) ) ) ) # ( !\Mux33~2_combout  & ( \Mux33~0_combout  & ( (!\imem~30_combout  & 
// (((\Mux33~3_combout  & !\imem~31_combout )))) # (\imem~30_combout  & (((\imem~31_combout )) # (\Mux33~1_combout ))) ) ) ) # ( \Mux33~2_combout  & ( !\Mux33~0_combout  & ( (!\imem~30_combout  & (((\imem~31_combout ) # (\Mux33~3_combout )))) # 
// (\imem~30_combout  & (\Mux33~1_combout  & ((!\imem~31_combout )))) ) ) ) # ( !\Mux33~2_combout  & ( !\Mux33~0_combout  & ( (!\imem~31_combout  & ((!\imem~30_combout  & ((\Mux33~3_combout ))) # (\imem~30_combout  & (\Mux33~1_combout )))) ) ) )

	.dataa(!\Mux33~1_combout ),
	.datab(!\imem~30_combout ),
	.datac(!\Mux33~3_combout ),
	.datad(!\imem~31_combout ),
	.datae(!\Mux33~2_combout ),
	.dataf(!\Mux33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~4 .extended_lut = "off";
defparam \Mux33~4 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N30
cyclonev_lcell_comb \RTval_D[30]~28 (
// Equation(s):
// \RTval_D[30]~28_combout  = ( \mem_fwd[30]~119_combout  & ( alufunc_A[0] & ( (!\rt_match_A~combout  & ((\Mux33~4_combout ) # (\rt_match_M~combout ))) ) ) ) # ( !\mem_fwd[30]~119_combout  & ( alufunc_A[0] & ( (!\rt_match_A~combout  & (!\rt_match_M~combout  
// & \Mux33~4_combout )) ) ) ) # ( \mem_fwd[30]~119_combout  & ( !alufunc_A[0] & ( (!\rt_match_A~combout  & (((\Mux33~4_combout )) # (\rt_match_M~combout ))) # (\rt_match_A~combout  & (((\Selector26~2_combout )))) ) ) ) # ( !\mem_fwd[30]~119_combout  & ( 
// !alufunc_A[0] & ( (!\rt_match_A~combout  & (!\rt_match_M~combout  & ((\Mux33~4_combout )))) # (\rt_match_A~combout  & (((\Selector26~2_combout )))) ) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\rt_match_M~combout ),
	.datac(!\Selector26~2_combout ),
	.datad(!\Mux33~4_combout ),
	.datae(!\mem_fwd[30]~119_combout ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[30]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[30]~28 .extended_lut = "off";
defparam \RTval_D[30]~28 .lut_mask = 64'h058D27AF008822AA;
defparam \RTval_D[30]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N57
cyclonev_lcell_comb \aluin2_A~29 (
// Equation(s):
// \aluin2_A~29_combout  = ( \RTval_D[30]~28_combout  & ( ((!\WideOr2~0_combout ) # (!\comb~5_combout )) # (\aluin2_A~0_combout ) ) ) # ( !\RTval_D[30]~28_combout  & ( \aluin2_A~0_combout  ) )

	.dataa(!\aluin2_A~0_combout ),
	.datab(gnd),
	.datac(!\WideOr2~0_combout ),
	.datad(!\comb~5_combout ),
	.datae(gnd),
	.dataf(!\RTval_D[30]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~29 .extended_lut = "off";
defparam \aluin2_A~29 .lut_mask = 64'h55555555FFF5FFF5;
defparam \aluin2_A~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N59
dffeas \aluin2_A[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[30] .is_wysiwyg = "true";
defparam \aluin2_A[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N55
dffeas \aluin2_A[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[29] .is_wysiwyg = "true";
defparam \aluin2_A[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N12
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( !aluin2_A[26] & ( !aluin2_A[29] & ( (!aluin2_A[30] & (!aluin2_A[27] & (!aluin2_A[28] & !aluin2_A[31]))) ) ) )

	.dataa(!aluin2_A[30]),
	.datab(!aluin2_A[27]),
	.datac(!aluin2_A[28]),
	.datad(!aluin2_A[31]),
	.datae(!aluin2_A[26]),
	.dataf(!aluin2_A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N36
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( !aluin2_A[24] & ( !aluin2_A[21] & ( (!aluin2_A[20] & (!aluin2_A[22] & (!aluin2_A[23] & !aluin2_A[25]))) ) ) )

	.dataa(!aluin2_A[20]),
	.datab(!aluin2_A[22]),
	.datac(!aluin2_A[23]),
	.datad(!aluin2_A[25]),
	.datae(!aluin2_A[24]),
	.dataf(!aluin2_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N42
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( !aluin2_A[5] & ( (!aluin2_A[6] & !aluin2_A[7]) ) )

	.dataa(gnd),
	.datab(!aluin2_A[6]),
	.datac(!aluin2_A[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluin2_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N12
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( !aluin2_A[12] & ( !aluin2_A[11] & ( (!aluin2_A[9] & (!aluin2_A[8] & (!aluin2_A[13] & !aluin2_A[10]))) ) ) )

	.dataa(!aluin2_A[9]),
	.datab(!aluin2_A[8]),
	.datac(!aluin2_A[13]),
	.datad(!aluin2_A[10]),
	.datae(!aluin2_A[12]),
	.dataf(!aluin2_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N0
cyclonev_lcell_comb \Selector54~6 (
// Equation(s):
// \Selector54~6_combout  = ( !aluin2_A[4] & ( \ShiftRight0~4_combout  & ( (\ShiftRight0~3_combout  & (\ShiftRight0~1_combout  & (\ShiftRight0~2_combout  & \ShiftRight0~0_combout ))) ) ) )

	.dataa(!\ShiftRight0~3_combout ),
	.datab(!\ShiftRight0~1_combout ),
	.datac(!\ShiftRight0~2_combout ),
	.datad(!\ShiftRight0~0_combout ),
	.datae(!aluin2_A[4]),
	.dataf(!\ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~6 .extended_lut = "off";
defparam \Selector54~6 .lut_mask = 64'h0000000000010000;
defparam \Selector54~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N27
cyclonev_lcell_comb \Selector54~7 (
// Equation(s):
// \Selector54~7_combout  = ( \Selector54~6_combout  & ( \Selector56~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Selector56~11_combout ),
	.datae(gnd),
	.dataf(!\Selector54~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~7 .extended_lut = "off";
defparam \Selector54~7 .lut_mask = 64'h0000000000FF00FF;
defparam \Selector54~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N3
cyclonev_lcell_comb \Selector52~4 (
// Equation(s):
// \Selector52~4_combout  = ( \Selector52~0_combout  ) # ( !\Selector52~0_combout  & ( (!\Selector52~2_combout ) # ((\Selector54~7_combout  & \ShiftRight0~56_combout )) ) )

	.dataa(!\Selector54~7_combout ),
	.datab(!\ShiftRight0~56_combout ),
	.datac(gnd),
	.datad(!\Selector52~2_combout ),
	.datae(gnd),
	.dataf(!\Selector52~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector52~4 .extended_lut = "off";
defparam \Selector52~4 .lut_mask = 64'hFF11FF11FFFFFFFF;
defparam \Selector52~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \memaddr_M[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector52~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[4] .is_wysiwyg = "true";
defparam \memaddr_M[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[3]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCA1FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \mem_fwd[3]~46 (
// Equation(s):
// \mem_fwd[3]~46_combout  = ( dmem_rtl_0_bypass[36] & ( \mem_fwd[4]~7_combout  & ( (!\dmem~5_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ))))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\dmem~5_combout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datae(!dmem_rtl_0_bypass[36]),
	.dataf(!\mem_fwd[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[3]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[3]~46 .extended_lut = "off";
defparam \mem_fwd[3]~46 .lut_mask = 64'h000000000000404C;
defparam \mem_fwd[3]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \mem_fwd[3]~168 (
// Equation(s):
// \mem_fwd[3]~168_combout  = ( \dmem~5_combout  & ( \mem_fwd[4]~7_combout  & ( ((!dmem_rtl_0_bypass[35]) # (\mem_fwd[3]~169_combout )) # (\mem_fwd[3]~46_combout ) ) ) ) # ( !\dmem~5_combout  & ( \mem_fwd[4]~7_combout  & ( (((!dmem_rtl_0_bypass[36] & 
// !dmem_rtl_0_bypass[35])) # (\mem_fwd[3]~169_combout )) # (\mem_fwd[3]~46_combout ) ) ) ) # ( \dmem~5_combout  & ( !\mem_fwd[4]~7_combout  & ( (\mem_fwd[3]~169_combout ) # (\mem_fwd[3]~46_combout ) ) ) ) # ( !\dmem~5_combout  & ( !\mem_fwd[4]~7_combout  & 
// ( (\mem_fwd[3]~169_combout ) # (\mem_fwd[3]~46_combout ) ) ) )

	.dataa(!\mem_fwd[3]~46_combout ),
	.datab(!dmem_rtl_0_bypass[36]),
	.datac(!\mem_fwd[3]~169_combout ),
	.datad(!dmem_rtl_0_bypass[35]),
	.datae(!\dmem~5_combout ),
	.dataf(!\mem_fwd[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[3]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[3]~168 .extended_lut = "off";
defparam \mem_fwd[3]~168 .lut_mask = 64'h5F5F5F5FDF5FFF5F;
defparam \mem_fwd[3]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N51
cyclonev_lcell_comb \regs[8][3]~feeder (
// Equation(s):
// \regs[8][3]~feeder_combout  = ( \mem_fwd[3]~168_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[3]~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][3]~feeder .extended_lut = "off";
defparam \regs[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N53
dffeas \regs[8][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][3] .is_wysiwyg = "true";
defparam \regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N8
dffeas \regs[12][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~168_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][3] .is_wysiwyg = "true";
defparam \regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N12
cyclonev_lcell_comb \regs[4][3]~feeder (
// Equation(s):
// \regs[4][3]~feeder_combout  = ( \mem_fwd[3]~168_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[3]~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][3]~feeder .extended_lut = "off";
defparam \regs[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N14
dffeas \regs[4][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][3] .is_wysiwyg = "true";
defparam \regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N6
cyclonev_lcell_comb \Mux60~0 (
// Equation(s):
// \Mux60~0_combout  = ( \regs[12][3]~q  & ( \regs[4][3]~q  & ( (!\imem~31_combout ) # ((!\imem~30_combout  & ((\regs[8][3]~q ))) # (\imem~30_combout  & (\regs[0][3]~q ))) ) ) ) # ( !\regs[12][3]~q  & ( \regs[4][3]~q  & ( (!\imem~30_combout  & 
// (((\regs[8][3]~q  & \imem~31_combout )))) # (\imem~30_combout  & (((!\imem~31_combout )) # (\regs[0][3]~q ))) ) ) ) # ( \regs[12][3]~q  & ( !\regs[4][3]~q  & ( (!\imem~30_combout  & (((!\imem~31_combout ) # (\regs[8][3]~q )))) # (\imem~30_combout  & 
// (\regs[0][3]~q  & ((\imem~31_combout )))) ) ) ) # ( !\regs[12][3]~q  & ( !\regs[4][3]~q  & ( (\imem~31_combout  & ((!\imem~30_combout  & ((\regs[8][3]~q ))) # (\imem~30_combout  & (\regs[0][3]~q )))) ) ) )

	.dataa(!\regs[0][3]~q ),
	.datab(!\imem~30_combout ),
	.datac(!\regs[8][3]~q ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[12][3]~q ),
	.dataf(!\regs[4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~0 .extended_lut = "off";
defparam \Mux60~0 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N58
dffeas \regs[3][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~168_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][3] .is_wysiwyg = "true";
defparam \regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N26
dffeas \regs[11][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~168_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][3] .is_wysiwyg = "true";
defparam \regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \regs[7][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~168_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][3] .is_wysiwyg = "true";
defparam \regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N24
cyclonev_lcell_comb \Mux60~3 (
// Equation(s):
// \Mux60~3_combout  = ( \regs[11][3]~q  & ( \regs[7][3]~q  & ( (!\imem~30_combout  & (((\imem~31_combout ) # (\regs[15][3]~q )))) # (\imem~30_combout  & (((!\imem~31_combout )) # (\regs[3][3]~q ))) ) ) ) # ( !\regs[11][3]~q  & ( \regs[7][3]~q  & ( 
// (!\imem~30_combout  & (((\regs[15][3]~q  & !\imem~31_combout )))) # (\imem~30_combout  & (((!\imem~31_combout )) # (\regs[3][3]~q ))) ) ) ) # ( \regs[11][3]~q  & ( !\regs[7][3]~q  & ( (!\imem~30_combout  & (((\imem~31_combout ) # (\regs[15][3]~q )))) # 
// (\imem~30_combout  & (\regs[3][3]~q  & ((\imem~31_combout )))) ) ) ) # ( !\regs[11][3]~q  & ( !\regs[7][3]~q  & ( (!\imem~30_combout  & (((\regs[15][3]~q  & !\imem~31_combout )))) # (\imem~30_combout  & (\regs[3][3]~q  & ((\imem~31_combout )))) ) ) )

	.dataa(!\regs[3][3]~q ),
	.datab(!\regs[15][3]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[11][3]~q ),
	.dataf(!\regs[7][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~3 .extended_lut = "off";
defparam \Mux60~3 .lut_mask = 64'h300530F53F053FF5;
defparam \Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N42
cyclonev_lcell_comb \regs[9][3]~feeder (
// Equation(s):
// \regs[9][3]~feeder_combout  = ( \mem_fwd[3]~168_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[3]~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][3]~feeder .extended_lut = "off";
defparam \regs[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N43
dffeas \regs[9][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][3] .is_wysiwyg = "true";
defparam \regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N20
dffeas \regs[13][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~168_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][3] .is_wysiwyg = "true";
defparam \regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N17
dffeas \regs[1][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~168_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][3] .is_wysiwyg = "true";
defparam \regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N18
cyclonev_lcell_comb \Mux60~1 (
// Equation(s):
// \Mux60~1_combout  = ( \regs[13][3]~q  & ( \regs[1][3]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout ) # (\regs[5][3]~q )))) # (\imem~31_combout  & (((\imem~30_combout )) # (\regs[9][3]~q ))) ) ) ) # ( !\regs[13][3]~q  & ( \regs[1][3]~q  & ( 
// (!\imem~31_combout  & (((\regs[5][3]~q  & \imem~30_combout )))) # (\imem~31_combout  & (((\imem~30_combout )) # (\regs[9][3]~q ))) ) ) ) # ( \regs[13][3]~q  & ( !\regs[1][3]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout ) # (\regs[5][3]~q )))) # 
// (\imem~31_combout  & (\regs[9][3]~q  & ((!\imem~30_combout )))) ) ) ) # ( !\regs[13][3]~q  & ( !\regs[1][3]~q  & ( (!\imem~31_combout  & (((\regs[5][3]~q  & \imem~30_combout )))) # (\imem~31_combout  & (\regs[9][3]~q  & ((!\imem~30_combout )))) ) ) )

	.dataa(!\imem~31_combout ),
	.datab(!\regs[9][3]~q ),
	.datac(!\regs[5][3]~q ),
	.datad(!\imem~30_combout ),
	.datae(!\regs[13][3]~q ),
	.dataf(!\regs[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~1 .extended_lut = "off";
defparam \Mux60~1 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N38
dffeas \regs[6][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~168_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][3] .is_wysiwyg = "true";
defparam \regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y11_N2
dffeas \regs[14][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[3]~168_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][3] .is_wysiwyg = "true";
defparam \regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N51
cyclonev_lcell_comb \regs[2][3]~feeder (
// Equation(s):
// \regs[2][3]~feeder_combout  = ( \mem_fwd[3]~168_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[3]~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][3]~feeder .extended_lut = "off";
defparam \regs[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N52
dffeas \regs[2][3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][3] .is_wysiwyg = "true";
defparam \regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N0
cyclonev_lcell_comb \Mux60~2 (
// Equation(s):
// \Mux60~2_combout  = ( \regs[14][3]~q  & ( \regs[2][3]~q  & ( (!\imem~30_combout  & (((!\imem~31_combout ) # (\regs[10][3]~q )))) # (\imem~30_combout  & (((\imem~31_combout )) # (\regs[6][3]~q ))) ) ) ) # ( !\regs[14][3]~q  & ( \regs[2][3]~q  & ( 
// (!\imem~30_combout  & (((\regs[10][3]~q  & \imem~31_combout )))) # (\imem~30_combout  & (((\imem~31_combout )) # (\regs[6][3]~q ))) ) ) ) # ( \regs[14][3]~q  & ( !\regs[2][3]~q  & ( (!\imem~30_combout  & (((!\imem~31_combout ) # (\regs[10][3]~q )))) # 
// (\imem~30_combout  & (\regs[6][3]~q  & ((!\imem~31_combout )))) ) ) ) # ( !\regs[14][3]~q  & ( !\regs[2][3]~q  & ( (!\imem~30_combout  & (((\regs[10][3]~q  & \imem~31_combout )))) # (\imem~30_combout  & (\regs[6][3]~q  & ((!\imem~31_combout )))) ) ) )

	.dataa(!\regs[6][3]~q ),
	.datab(!\regs[10][3]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[14][3]~q ),
	.dataf(!\regs[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~2 .extended_lut = "off";
defparam \Mux60~2 .lut_mask = 64'h0530F530053FF53F;
defparam \Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \Mux60~4 (
// Equation(s):
// \Mux60~4_combout  = ( \imem~33_combout  & ( \Mux60~2_combout  & ( (\imem~32_combout ) # (\Mux60~0_combout ) ) ) ) # ( !\imem~33_combout  & ( \Mux60~2_combout  & ( (!\imem~32_combout  & ((\Mux60~1_combout ))) # (\imem~32_combout  & (\Mux60~3_combout )) ) ) 
// ) # ( \imem~33_combout  & ( !\Mux60~2_combout  & ( (\Mux60~0_combout  & !\imem~32_combout ) ) ) ) # ( !\imem~33_combout  & ( !\Mux60~2_combout  & ( (!\imem~32_combout  & ((\Mux60~1_combout ))) # (\imem~32_combout  & (\Mux60~3_combout )) ) ) )

	.dataa(!\Mux60~0_combout ),
	.datab(!\imem~32_combout ),
	.datac(!\Mux60~3_combout ),
	.datad(!\Mux60~1_combout ),
	.datae(!\imem~33_combout ),
	.dataf(!\Mux60~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux60~4 .extended_lut = "off";
defparam \Mux60~4 .lut_mask = 64'h03CF444403CF7777;
defparam \Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N18
cyclonev_lcell_comb \RTval_D[3]~11 (
// Equation(s):
// \RTval_D[3]~11_combout  = ( \Mux60~4_combout  & ( (!\rt_match_A~combout  & ((!\rt_match_M~combout ) # ((\mem_fwd[3]~168_combout )))) # (\rt_match_A~combout  & (((\Selector53~3_combout )))) ) ) # ( !\Mux60~4_combout  & ( (!\rt_match_A~combout  & 
// (\rt_match_M~combout  & (\mem_fwd[3]~168_combout ))) # (\rt_match_A~combout  & (((\Selector53~3_combout )))) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\rt_match_M~combout ),
	.datac(!\mem_fwd[3]~168_combout ),
	.datad(!\Selector53~3_combout ),
	.datae(gnd),
	.dataf(!\Mux60~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[3]~11 .extended_lut = "off";
defparam \RTval_D[3]~11 .lut_mask = 64'h025702578ADF8ADF;
defparam \RTval_D[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N36
cyclonev_lcell_comb \aluin2_A~12 (
// Equation(s):
// \aluin2_A~12_combout  = ( \RTval_D[3]~11_combout  & ( ((!\WideOr2~0_combout ) # (!\comb~5_combout )) # (\imem~29_combout ) ) ) # ( !\RTval_D[3]~11_combout  & ( (\imem~29_combout  & (\WideOr2~0_combout  & \comb~5_combout )) ) )

	.dataa(!\imem~29_combout ),
	.datab(!\WideOr2~0_combout ),
	.datac(!\comb~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RTval_D[3]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~12 .extended_lut = "off";
defparam \aluin2_A~12 .lut_mask = 64'h01010101FDFDFDFD;
defparam \aluin2_A~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N38
dffeas \aluin2_A[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[3] .is_wysiwyg = "true";
defparam \aluin2_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N42
cyclonev_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = ( \Add3~45_sumout  & ( (\Selector49~6_combout  & ((!alufunc_A[3]) # (\Add4~45_sumout ))) ) ) # ( !\Add3~45_sumout  & ( (alufunc_A[3] & (\Add4~45_sumout  & \Selector49~6_combout )) ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(!\Add4~45_sumout ),
	.datad(!\Selector49~6_combout ),
	.datae(gnd),
	.dataf(!\Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~0 .extended_lut = "off";
defparam \Selector53~0 .lut_mask = 64'h0003000300CF00CF;
defparam \Selector53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N45
cyclonev_lcell_comb \Selector53~4 (
// Equation(s):
// \Selector53~4_combout  = ( \ShiftRight0~58_combout  & ( ((!\Selector53~2_combout ) # (\Selector53~0_combout )) # (\Selector54~0_combout ) ) ) # ( !\ShiftRight0~58_combout  & ( (!\Selector53~2_combout ) # (\Selector53~0_combout ) ) )

	.dataa(!\Selector54~0_combout ),
	.datab(gnd),
	.datac(!\Selector53~0_combout ),
	.datad(!\Selector53~2_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector53~4 .extended_lut = "off";
defparam \Selector53~4 .lut_mask = 64'hFF0FFF0FFF5FFF5F;
defparam \Selector53~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N47
dffeas \memaddr_M[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector53~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[3] .is_wysiwyg = "true";
defparam \memaddr_M[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[0]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC21FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[29]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[29]~0_combout  = !wmemval_M[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[29]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N20
dffeas \dmem_rtl_0_bypass[29] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[29]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[0]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N24
cyclonev_lcell_comb \mem_fwd[0]~0 (
// Equation(s):
// \mem_fwd[0]~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( \dmem~5_combout  & ( !dmem_rtl_0_bypass[29] ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( \dmem~5_combout  & ( !dmem_rtl_0_bypass[29] ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( !\dmem~5_combout  & ( (!dmem_rtl_0_bypass[30] & (((!dmem_rtl_0_bypass[29])))) # (dmem_rtl_0_bypass[30] & (((\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( !\dmem~5_combout  & ( (!dmem_rtl_0_bypass[30] & (((!dmem_rtl_0_bypass[29])))) # (dmem_rtl_0_bypass[30] & 
// (\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[30]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(!dmem_rtl_0_bypass[29]),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.dataf(!\dmem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[0]~0 .extended_lut = "off";
defparam \mem_fwd[0]~0 .lut_mask = 64'hB1A0B1F5F0F0F0F0;
defparam \mem_fwd[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \mem_fwd[0]~1 (
// Equation(s):
// \mem_fwd[0]~1_combout  = ( \SW[0]~input_o  & ( (!memaddr_M[4] & (\KEY[0]~input_o  & \Equal5~6_combout )) ) ) # ( !\SW[0]~input_o  & ( (\Equal5~6_combout  & ((\KEY[0]~input_o ) # (memaddr_M[4]))) ) )

	.dataa(!memaddr_M[4]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\Equal5~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[0]~1 .extended_lut = "off";
defparam \mem_fwd[0]~1 .lut_mask = 64'h0707070702020202;
defparam \mem_fwd[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N48
cyclonev_lcell_comb \mem_fwd[0]~2 (
// Equation(s):
// \mem_fwd[0]~2_combout  = ( \mem_fwd[0]~1_combout  & ( (!\ldmem_M~DUPLICATE_q  & (((memaddr_M[0])))) # (\ldmem_M~DUPLICATE_q  & (\mem_fwd[0]~0_combout  & ((!\WideNor0~combout )))) ) ) # ( !\mem_fwd[0]~1_combout  & ( (!\ldmem_M~DUPLICATE_q  & 
// (((memaddr_M[0])))) # (\ldmem_M~DUPLICATE_q  & (((\WideNor0~combout )) # (\mem_fwd[0]~0_combout ))) ) )

	.dataa(!\mem_fwd[0]~0_combout ),
	.datab(!\ldmem_M~DUPLICATE_q ),
	.datac(!memaddr_M[0]),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[0]~2 .extended_lut = "off";
defparam \mem_fwd[0]~2 .lut_mask = 64'h1D3F1D3F1D0C1D0C;
defparam \mem_fwd[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N40
dffeas \regs[4][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][0] .is_wysiwyg = "true";
defparam \regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N12
cyclonev_lcell_comb \regs[6][0]~feeder (
// Equation(s):
// \regs[6][0]~feeder_combout  = ( \mem_fwd[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][0]~feeder .extended_lut = "off";
defparam \regs[6][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N13
dffeas \regs[6][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][0] .is_wysiwyg = "true";
defparam \regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N14
dffeas \regs[7][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][0] .is_wysiwyg = "true";
defparam \regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N12
cyclonev_lcell_comb \Mux63~1 (
// Equation(s):
// \Mux63~1_combout  = ( \regs[7][0]~q  & ( \regs[5][0]~q  & ( (!\imem~33_combout ) # ((!\imem~32_combout  & (\regs[4][0]~q )) # (\imem~32_combout  & ((\regs[6][0]~q )))) ) ) ) # ( !\regs[7][0]~q  & ( \regs[5][0]~q  & ( (!\imem~32_combout  & 
// (((!\imem~33_combout )) # (\regs[4][0]~q ))) # (\imem~32_combout  & (((\regs[6][0]~q  & \imem~33_combout )))) ) ) ) # ( \regs[7][0]~q  & ( !\regs[5][0]~q  & ( (!\imem~32_combout  & (\regs[4][0]~q  & ((\imem~33_combout )))) # (\imem~32_combout  & 
// (((!\imem~33_combout ) # (\regs[6][0]~q )))) ) ) ) # ( !\regs[7][0]~q  & ( !\regs[5][0]~q  & ( (\imem~33_combout  & ((!\imem~32_combout  & (\regs[4][0]~q )) # (\imem~32_combout  & ((\regs[6][0]~q ))))) ) ) )

	.dataa(!\regs[4][0]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[6][0]~q ),
	.datad(!\imem~33_combout ),
	.datae(!\regs[7][0]~q ),
	.dataf(!\regs[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~1 .extended_lut = "off";
defparam \Mux63~1 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y12_N28
dffeas \regs[12][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][0] .is_wysiwyg = "true";
defparam \regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N44
dffeas \regs[13][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0] .is_wysiwyg = "true";
defparam \regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y9_N24
cyclonev_lcell_comb \regs[14][0]~feeder (
// Equation(s):
// \regs[14][0]~feeder_combout  = ( \mem_fwd[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][0]~feeder .extended_lut = "off";
defparam \regs[14][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N25
dffeas \regs[14][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][0] .is_wysiwyg = "true";
defparam \regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \Mux63~3 (
// Equation(s):
// \Mux63~3_combout  = ( \regs[13][0]~q  & ( \regs[14][0]~q  & ( (!\imem~33_combout  & (((!\imem~32_combout ) # (\regs[15][0]~q )))) # (\imem~33_combout  & (((\imem~32_combout )) # (\regs[12][0]~q ))) ) ) ) # ( !\regs[13][0]~q  & ( \regs[14][0]~q  & ( 
// (!\imem~33_combout  & (((\regs[15][0]~q  & \imem~32_combout )))) # (\imem~33_combout  & (((\imem~32_combout )) # (\regs[12][0]~q ))) ) ) ) # ( \regs[13][0]~q  & ( !\regs[14][0]~q  & ( (!\imem~33_combout  & (((!\imem~32_combout ) # (\regs[15][0]~q )))) # 
// (\imem~33_combout  & (\regs[12][0]~q  & ((!\imem~32_combout )))) ) ) ) # ( !\regs[13][0]~q  & ( !\regs[14][0]~q  & ( (!\imem~33_combout  & (((\regs[15][0]~q  & \imem~32_combout )))) # (\imem~33_combout  & (\regs[12][0]~q  & ((!\imem~32_combout )))) ) ) )

	.dataa(!\regs[12][0]~q ),
	.datab(!\regs[15][0]~q ),
	.datac(!\imem~33_combout ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[13][0]~q ),
	.dataf(!\regs[14][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~3 .extended_lut = "off";
defparam \Mux63~3 .lut_mask = 64'h0530F530053FF53F;
defparam \Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \regs[2][0]~feeder (
// Equation(s):
// \regs[2][0]~feeder_combout  = ( \mem_fwd[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][0]~feeder .extended_lut = "off";
defparam \regs[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N13
dffeas \regs[2][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][0] .is_wysiwyg = "true";
defparam \regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N2
dffeas \regs[3][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][0] .is_wysiwyg = "true";
defparam \regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N48
cyclonev_lcell_comb \regs[1][0]~feeder (
// Equation(s):
// \regs[1][0]~feeder_combout  = ( \mem_fwd[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][0]~feeder .extended_lut = "off";
defparam \regs[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y14_N49
dffeas \regs[1][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][0] .is_wysiwyg = "true";
defparam \regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N0
cyclonev_lcell_comb \Mux63~0 (
// Equation(s):
// \Mux63~0_combout  = ( \regs[3][0]~q  & ( \regs[1][0]~q  & ( (!\imem~33_combout ) # ((!\imem~32_combout  & ((\regs[0][0]~q ))) # (\imem~32_combout  & (\regs[2][0]~q ))) ) ) ) # ( !\regs[3][0]~q  & ( \regs[1][0]~q  & ( (!\imem~32_combout  & 
// (((!\imem~33_combout ) # (\regs[0][0]~q )))) # (\imem~32_combout  & (\regs[2][0]~q  & (\imem~33_combout ))) ) ) ) # ( \regs[3][0]~q  & ( !\regs[1][0]~q  & ( (!\imem~32_combout  & (((\imem~33_combout  & \regs[0][0]~q )))) # (\imem~32_combout  & 
// (((!\imem~33_combout )) # (\regs[2][0]~q ))) ) ) ) # ( !\regs[3][0]~q  & ( !\regs[1][0]~q  & ( (\imem~33_combout  & ((!\imem~32_combout  & ((\regs[0][0]~q ))) # (\imem~32_combout  & (\regs[2][0]~q )))) ) ) )

	.dataa(!\regs[2][0]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\imem~33_combout ),
	.datad(!\regs[0][0]~q ),
	.datae(!\regs[3][0]~q ),
	.dataf(!\regs[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~0 .extended_lut = "off";
defparam \Mux63~0 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N30
cyclonev_lcell_comb \regs[9][0]~feeder (
// Equation(s):
// \regs[9][0]~feeder_combout  = ( \mem_fwd[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][0]~feeder .extended_lut = "off";
defparam \regs[9][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N31
dffeas \regs[9][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][0] .is_wysiwyg = "true";
defparam \regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y15_N0
cyclonev_lcell_comb \regs[8][0]~feeder (
// Equation(s):
// \regs[8][0]~feeder_combout  = ( \mem_fwd[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][0]~feeder .extended_lut = "off";
defparam \regs[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y15_N1
dffeas \regs[8][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][0] .is_wysiwyg = "true";
defparam \regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N20
dffeas \regs[11][0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][0] .is_wysiwyg = "true";
defparam \regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N18
cyclonev_lcell_comb \Mux63~2 (
// Equation(s):
// \Mux63~2_combout  = ( \regs[11][0]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & ((\regs[8][0]~q ))) # (\imem~32_combout  & (\regs[10][0]~q )) ) ) ) # ( !\regs[11][0]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & ((\regs[8][0]~q ))) # 
// (\imem~32_combout  & (\regs[10][0]~q )) ) ) ) # ( \regs[11][0]~q  & ( !\imem~33_combout  & ( (\regs[9][0]~q ) # (\imem~32_combout ) ) ) ) # ( !\regs[11][0]~q  & ( !\imem~33_combout  & ( (!\imem~32_combout  & \regs[9][0]~q ) ) ) )

	.dataa(!\regs[10][0]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[9][0]~q ),
	.datad(!\regs[8][0]~q ),
	.datae(!\regs[11][0]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~2 .extended_lut = "off";
defparam \Mux63~2 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N45
cyclonev_lcell_comb \Mux63~4 (
// Equation(s):
// \Mux63~4_combout  = ( \Mux63~0_combout  & ( \Mux63~2_combout  & ( ((!\imem~30_combout  & ((\Mux63~3_combout ))) # (\imem~30_combout  & (\Mux63~1_combout ))) # (\imem~31_combout ) ) ) ) # ( !\Mux63~0_combout  & ( \Mux63~2_combout  & ( (!\imem~30_combout  & 
// (((\Mux63~3_combout )) # (\imem~31_combout ))) # (\imem~30_combout  & (!\imem~31_combout  & (\Mux63~1_combout ))) ) ) ) # ( \Mux63~0_combout  & ( !\Mux63~2_combout  & ( (!\imem~30_combout  & (!\imem~31_combout  & ((\Mux63~3_combout )))) # 
// (\imem~30_combout  & (((\Mux63~1_combout )) # (\imem~31_combout ))) ) ) ) # ( !\Mux63~0_combout  & ( !\Mux63~2_combout  & ( (!\imem~31_combout  & ((!\imem~30_combout  & ((\Mux63~3_combout ))) # (\imem~30_combout  & (\Mux63~1_combout )))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\imem~31_combout ),
	.datac(!\Mux63~1_combout ),
	.datad(!\Mux63~3_combout ),
	.datae(!\Mux63~0_combout ),
	.dataf(!\Mux63~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux63~4 .extended_lut = "off";
defparam \Mux63~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N42
cyclonev_lcell_comb \RTval_D[0]~3 (
// Equation(s):
// \RTval_D[0]~3_combout  = ( \Mux63~4_combout  & ( (!\rt_match_A~combout  & (((!\rt_match_M~combout )) # (\mem_fwd[0]~2_combout ))) # (\rt_match_A~combout  & (((\Selector56~10_combout )))) ) ) # ( !\Mux63~4_combout  & ( (!\rt_match_A~combout  & 
// (\mem_fwd[0]~2_combout  & ((\rt_match_M~combout )))) # (\rt_match_A~combout  & (((\Selector56~10_combout )))) ) )

	.dataa(!\mem_fwd[0]~2_combout ),
	.datab(!\Selector56~10_combout ),
	.datac(!\rt_match_M~combout ),
	.datad(!\rt_match_A~combout ),
	.datae(gnd),
	.dataf(!\Mux63~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[0]~3 .extended_lut = "off";
defparam \RTval_D[0]~3 .lut_mask = 64'h05330533F533F533;
defparam \RTval_D[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N57
cyclonev_lcell_comb \aluin2_A~4 (
// Equation(s):
// \aluin2_A~4_combout  = ( \RTval_D[0]~3_combout  & ( (!\WideOr2~0_combout ) # ((!\comb~5_combout ) # ((\imem~1_combout  & \imem~20_combout ))) ) ) # ( !\RTval_D[0]~3_combout  & ( (\imem~1_combout  & (\WideOr2~0_combout  & (\imem~20_combout  & 
// \comb~5_combout ))) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\WideOr2~0_combout ),
	.datac(!\imem~20_combout ),
	.datad(!\comb~5_combout ),
	.datae(gnd),
	.dataf(!\RTval_D[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~4 .extended_lut = "off";
defparam \aluin2_A~4 .lut_mask = 64'h00010001FFCDFFCD;
defparam \aluin2_A~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N59
dffeas \aluin2_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[0] .is_wysiwyg = "true";
defparam \aluin2_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N54
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( aluin1_A[3] & ( aluin1_A[4] & ( (!aluin2_A[0] & (((aluin1_A[2]) # (aluin2_A[1])))) # (aluin2_A[0] & (((!aluin2_A[1])) # (aluin1_A[5]))) ) ) ) # ( !aluin1_A[3] & ( aluin1_A[4] & ( (!aluin2_A[0] & (((aluin1_A[2]) # 
// (aluin2_A[1])))) # (aluin2_A[0] & (aluin1_A[5] & (aluin2_A[1]))) ) ) ) # ( aluin1_A[3] & ( !aluin1_A[4] & ( (!aluin2_A[0] & (((!aluin2_A[1] & aluin1_A[2])))) # (aluin2_A[0] & (((!aluin2_A[1])) # (aluin1_A[5]))) ) ) ) # ( !aluin1_A[3] & ( !aluin1_A[4] & ( 
// (!aluin2_A[0] & (((!aluin2_A[1] & aluin1_A[2])))) # (aluin2_A[0] & (aluin1_A[5] & (aluin2_A[1]))) ) ) )

	.dataa(!aluin1_A[5]),
	.datab(!aluin2_A[0]),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[2]),
	.datae(!aluin1_A[3]),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N12
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( \ShiftRight0~26_combout  & ( aluin2_A[2] & ( (aluin2_A[3]) # (\ShiftRight0~36_combout ) ) ) ) # ( !\ShiftRight0~26_combout  & ( aluin2_A[2] & ( (\ShiftRight0~36_combout  & !aluin2_A[3]) ) ) ) # ( \ShiftRight0~26_combout  & ( 
// !aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftRight0~35_combout )) # (aluin2_A[3] & ((\ShiftRight0~37_combout ))) ) ) ) # ( !\ShiftRight0~26_combout  & ( !aluin2_A[2] & ( (!aluin2_A[3] & (\ShiftRight0~35_combout )) # (aluin2_A[3] & ((\ShiftRight0~37_combout ))) 
// ) ) )

	.dataa(!\ShiftRight0~35_combout ),
	.datab(!\ShiftRight0~37_combout ),
	.datac(!\ShiftRight0~36_combout ),
	.datad(!aluin2_A[3]),
	.datae(!\ShiftRight0~26_combout ),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h553355330F000FFF;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N3
cyclonev_lcell_comb \Selector54~2 (
// Equation(s):
// \Selector54~2_combout  = ( alufunc_A[3] & ( (!alufunc_A[4] & (!alufunc_A[5] & (pcpred_A[2] & alufunc_A[2]))) ) )

	.dataa(!alufunc_A[4]),
	.datab(!alufunc_A[5]),
	.datac(!pcpred_A[2]),
	.datad(!alufunc_A[2]),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~2 .extended_lut = "off";
defparam \Selector54~2 .lut_mask = 64'h0000000000080008;
defparam \Selector54~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N36
cyclonev_lcell_comb \Selector54~3 (
// Equation(s):
// \Selector54~3_combout  = ( \ShiftRight0~38_combout  & ( !\Selector54~2_combout  & ( (!\Selector56~11_combout ) # ((!\ShiftRight0~5_combout  & (!aluin1_A[31])) # (\ShiftRight0~5_combout  & ((aluin2_A[4])))) ) ) ) # ( !\ShiftRight0~38_combout  & ( 
// !\Selector54~2_combout  & ( ((!aluin1_A[31]) # (!\Selector56~11_combout )) # (\ShiftRight0~5_combout ) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!aluin1_A[31]),
	.datac(!\Selector56~11_combout ),
	.datad(!aluin2_A[4]),
	.datae(!\ShiftRight0~38_combout ),
	.dataf(!\Selector54~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~3 .extended_lut = "off";
defparam \Selector54~3 .lut_mask = 64'hFDFDF8FD00000000;
defparam \Selector54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N54
cyclonev_lcell_comb \Selector54~8 (
// Equation(s):
// \Selector54~8_combout  = ( \Selector54~1_combout  & ( \Selector54~4_combout  ) ) # ( !\Selector54~1_combout  & ( \Selector54~4_combout  & ( (!\Selector54~3_combout ) # ((\ShiftRight0~40_combout  & \Selector54~0_combout )) ) ) ) # ( \Selector54~1_combout  
// & ( !\Selector54~4_combout  & ( (!\Selector54~3_combout ) # ((\ShiftRight0~40_combout  & \Selector54~0_combout )) ) ) ) # ( !\Selector54~1_combout  & ( !\Selector54~4_combout  & ( (!\Selector54~3_combout ) # ((\ShiftRight0~40_combout  & 
// \Selector54~0_combout )) ) ) )

	.dataa(!\Selector54~3_combout ),
	.datab(!\ShiftRight0~40_combout ),
	.datac(!\Selector54~0_combout ),
	.datad(gnd),
	.datae(!\Selector54~1_combout ),
	.dataf(!\Selector54~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector54~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector54~8 .extended_lut = "off";
defparam \Selector54~8 .lut_mask = 64'hABABABABABABFFFF;
defparam \Selector54~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N56
dffeas \memaddr_M[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector54~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[2] .is_wysiwyg = "true";
defparam \memaddr_M[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[14]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[14]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \mem_fwd[14]~8 (
// Equation(s):
// \mem_fwd[14]~8_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[14]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[14]~8 .extended_lut = "off";
defparam \mem_fwd[14]~8 .lut_mask = 64'h03030303F3F3F3F3;
defparam \mem_fwd[14]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N51
cyclonev_lcell_comb \mem_fwd[14]~9 (
// Equation(s):
// \mem_fwd[14]~9_combout  = ( \Equal5~9_combout  & ( memaddr_M[14] & ( (!\ldmem_M~DUPLICATE_q ) # ((\WideNor0~combout  & ((!\Equal5~8_combout ) # (!\Equal5~0_combout )))) ) ) ) # ( !\Equal5~9_combout  & ( memaddr_M[14] & ( (!\ldmem_M~DUPLICATE_q ) # 
// (\WideNor0~combout ) ) ) ) # ( \Equal5~9_combout  & ( !memaddr_M[14] & ( (\ldmem_M~DUPLICATE_q  & (\WideNor0~combout  & ((!\Equal5~8_combout ) # (!\Equal5~0_combout )))) ) ) ) # ( !\Equal5~9_combout  & ( !memaddr_M[14] & ( (\ldmem_M~DUPLICATE_q  & 
// \WideNor0~combout ) ) ) )

	.dataa(!\ldmem_M~DUPLICATE_q ),
	.datab(!\WideNor0~combout ),
	.datac(!\Equal5~8_combout ),
	.datad(!\Equal5~0_combout ),
	.datae(!\Equal5~9_combout ),
	.dataf(!memaddr_M[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[14]~9 .extended_lut = "off";
defparam \mem_fwd[14]~9 .lut_mask = 64'h11111110BBBBBBBA;
defparam \mem_fwd[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N35
dffeas \dmem_rtl_0_bypass[58] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \mem_fwd[14]~10 (
// Equation(s):
// \mem_fwd[14]~10_combout  = ( \mem_fwd[14]~9_combout  & ( dmem_rtl_0_bypass[58] ) ) # ( !\mem_fwd[14]~9_combout  & ( dmem_rtl_0_bypass[58] & ( (\mem_fwd[4]~7_combout  & ((!\dmem~5_combout  & ((\mem_fwd[14]~8_combout ))) # (\dmem~5_combout  & 
// (!dmem_rtl_0_bypass[57])))) ) ) ) # ( \mem_fwd[14]~9_combout  & ( !dmem_rtl_0_bypass[58] ) ) # ( !\mem_fwd[14]~9_combout  & ( !dmem_rtl_0_bypass[58] & ( (\mem_fwd[4]~7_combout  & !dmem_rtl_0_bypass[57]) ) ) )

	.dataa(!\mem_fwd[4]~7_combout ),
	.datab(!\dmem~5_combout ),
	.datac(!dmem_rtl_0_bypass[57]),
	.datad(!\mem_fwd[14]~8_combout ),
	.datae(!\mem_fwd[14]~9_combout ),
	.dataf(!dmem_rtl_0_bypass[58]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[14]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[14]~10 .extended_lut = "off";
defparam \mem_fwd[14]~10 .lut_mask = 64'h5050FFFF1054FFFF;
defparam \mem_fwd[14]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N12
cyclonev_lcell_comb \regs[5][14]~feeder (
// Equation(s):
// \regs[5][14]~feeder_combout  = ( \mem_fwd[14]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][14]~feeder .extended_lut = "off";
defparam \regs[5][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N13
dffeas \regs[5][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][14] .is_wysiwyg = "true";
defparam \regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N22
dffeas \regs[15][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][14] .is_wysiwyg = "true";
defparam \regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N33
cyclonev_lcell_comb \regs[0][14]~feeder (
// Equation(s):
// \regs[0][14]~feeder_combout  = ( \mem_fwd[14]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][14]~feeder .extended_lut = "off";
defparam \regs[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N34
dffeas \regs[0][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][14] .is_wysiwyg = "true";
defparam \regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N19
dffeas \regs[10][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][14] .is_wysiwyg = "true";
defparam \regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N18
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \regs[10][14]~q  & ( \imem~10_combout  & ( (!\imem~11_combout  & ((\regs[15][14]~q ))) # (\imem~11_combout  & (\regs[5][14]~q )) ) ) ) # ( !\regs[10][14]~q  & ( \imem~10_combout  & ( (!\imem~11_combout  & ((\regs[15][14]~q ))) # 
// (\imem~11_combout  & (\regs[5][14]~q )) ) ) ) # ( \regs[10][14]~q  & ( !\imem~10_combout  & ( (!\imem~11_combout ) # (\regs[0][14]~q ) ) ) ) # ( !\regs[10][14]~q  & ( !\imem~10_combout  & ( (\regs[0][14]~q  & \imem~11_combout ) ) ) )

	.dataa(!\regs[5][14]~q ),
	.datab(!\regs[15][14]~q ),
	.datac(!\regs[0][14]~q ),
	.datad(!\imem~11_combout ),
	.datae(!\regs[10][14]~q ),
	.dataf(!\imem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h000FFF0F33553355;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N34
dffeas \dmem_rtl_0_bypass[58]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0_bypass[58]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~DUPLICATE .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N51
cyclonev_lcell_comb \mem_fwd[14]~18 (
// Equation(s):
// \mem_fwd[14]~18_combout  = ( \dmem~4_combout  & ( \dmem_rtl_0_bypass[58]~DUPLICATE_q  & ( ((!\dmem~3_combout ) # ((!\dmem~1_combout ) # (!\dmem~2_combout ))) # (\dmem~0_combout ) ) ) ) # ( !\dmem~4_combout  & ( \dmem_rtl_0_bypass[58]~DUPLICATE_q  ) )

	.dataa(!\dmem~0_combout ),
	.datab(!\dmem~3_combout ),
	.datac(!\dmem~1_combout ),
	.datad(!\dmem~2_combout ),
	.datae(!\dmem~4_combout ),
	.dataf(!\dmem_rtl_0_bypass[58]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[14]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[14]~18 .extended_lut = "off";
defparam \mem_fwd[14]~18 .lut_mask = 64'h00000000FFFFFFFD;
defparam \mem_fwd[14]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \mem_fwd[14]~19 (
// Equation(s):
// \mem_fwd[14]~19_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (\mem_fwd[4]~7_combout  & ((!\mem_fwd[14]~18_combout  & (!dmem_rtl_0_bypass[57])) # (\mem_fwd[14]~18_combout  & 
// ((\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ))))) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (\mem_fwd[4]~7_combout  & ((!dmem_rtl_0_bypass[57]) # 
// (\mem_fwd[14]~18_combout ))) ) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (\mem_fwd[4]~7_combout  & ((!\mem_fwd[14]~18_combout  & (!dmem_rtl_0_bypass[57])) # 
// (\mem_fwd[14]~18_combout  & ((\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ))))) ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!dmem_rtl_0_bypass[57] & 
// (\mem_fwd[4]~7_combout  & !\mem_fwd[14]~18_combout )) ) ) )

	.dataa(!dmem_rtl_0_bypass[57]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datac(!\mem_fwd[4]~7_combout ),
	.datad(!\mem_fwd[14]~18_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[14]~19 .extended_lut = "off";
defparam \mem_fwd[14]~19 .lut_mask = 64'h0A000A030A0F0A03;
defparam \mem_fwd[14]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N18
cyclonev_lcell_comb \RSreg_D[14]~4 (
// Equation(s):
// \RSreg_D[14]~4_combout  = ( \rs_match_M~combout  & ( \comb~3_combout  & ( \Selector42~3_combout  ) ) ) # ( !\rs_match_M~combout  & ( \comb~3_combout  & ( \Selector42~3_combout  ) ) ) # ( \rs_match_M~combout  & ( !\comb~3_combout  & ( 
// (\mem_fwd[14]~19_combout ) # (\mem_fwd[14]~9_combout ) ) ) ) # ( !\rs_match_M~combout  & ( !\comb~3_combout  & ( \Mux17~0_combout  ) ) )

	.dataa(!\Mux17~0_combout ),
	.datab(!\mem_fwd[14]~9_combout ),
	.datac(!\mem_fwd[14]~19_combout ),
	.datad(!\Selector42~3_combout ),
	.datae(!\rs_match_M~combout ),
	.dataf(!\comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[14]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[14]~4 .extended_lut = "off";
defparam \RSreg_D[14]~4 .lut_mask = 64'h55553F3F00FF00FF;
defparam \RSreg_D[14]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N20
dffeas \aluin1_A[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[14]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[14] .is_wysiwyg = "true";
defparam \aluin1_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N6
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( alufunc_A[3] & ( \Selector33~0_combout  & ( ((\Selector49~1_combout  & ((!aluin2_A[14]) # (!aluin1_A[14])))) # (pcpred_A[14]) ) ) ) # ( !alufunc_A[3] & ( \Selector33~0_combout  & ( ((aluin2_A[14] & (aluin1_A[14] & 
// \Selector49~1_combout ))) # (pcpred_A[14]) ) ) ) # ( alufunc_A[3] & ( !\Selector33~0_combout  & ( (\Selector49~1_combout  & ((!aluin2_A[14]) # (!aluin1_A[14]))) ) ) ) # ( !alufunc_A[3] & ( !\Selector33~0_combout  & ( (aluin2_A[14] & (aluin1_A[14] & 
// \Selector49~1_combout )) ) ) )

	.dataa(!pcpred_A[14]),
	.datab(!aluin2_A[14]),
	.datac(!aluin1_A[14]),
	.datad(!\Selector49~1_combout ),
	.datae(!alufunc_A[3]),
	.dataf(!\Selector33~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h000300FC555755FD;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N51
cyclonev_lcell_comb \Selector42~1 (
// Equation(s):
// \Selector42~1_combout  = ( \Add3~9_sumout  & ( (!\Selector49~0_combout  & !\Selector42~0_combout ) ) ) # ( !\Add3~9_sumout  & ( !\Selector42~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector49~0_combout ),
	.datad(!\Selector42~0_combout ),
	.datae(gnd),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~1 .extended_lut = "off";
defparam \Selector42~1 .lut_mask = 64'hFF00FF00F000F000;
defparam \Selector42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N48
cyclonev_lcell_comb \Selector42~3 (
// Equation(s):
// \Selector42~3_combout  = ( \Selector42~2_combout  & ( !alufunc_A[0] ) ) # ( !\Selector42~2_combout  & ( (!alufunc_A[0] & ((!\Selector42~1_combout ) # ((\Selector48~0_combout  & \Add4~9_sumout )))) ) )

	.dataa(!\Selector42~1_combout ),
	.datab(!\Selector48~0_combout ),
	.datac(!alufunc_A[0]),
	.datad(!\Add4~9_sumout ),
	.datae(gnd),
	.dataf(!\Selector42~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~3 .extended_lut = "off";
defparam \Selector42~3 .lut_mask = 64'hA0B0A0B0F0F0F0F0;
defparam \Selector42~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \regs[4][14]~feeder (
// Equation(s):
// \regs[4][14]~feeder_combout  = ( \mem_fwd[14]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][14]~feeder .extended_lut = "off";
defparam \regs[4][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N13
dffeas \regs[4][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][14] .is_wysiwyg = "true";
defparam \regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y11_N49
dffeas \regs[7][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][14] .is_wysiwyg = "true";
defparam \regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N29
dffeas \regs[6][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][14] .is_wysiwyg = "true";
defparam \regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N27
cyclonev_lcell_comb \Mux49~1 (
// Equation(s):
// \Mux49~1_combout  = ( \regs[6][14]~q  & ( \imem~32_combout  & ( (\regs[7][14]~q ) # (\imem~33_combout ) ) ) ) # ( !\regs[6][14]~q  & ( \imem~32_combout  & ( (!\imem~33_combout  & \regs[7][14]~q ) ) ) ) # ( \regs[6][14]~q  & ( !\imem~32_combout  & ( 
// (!\imem~33_combout  & (\regs[5][14]~q )) # (\imem~33_combout  & ((\regs[4][14]~q ))) ) ) ) # ( !\regs[6][14]~q  & ( !\imem~32_combout  & ( (!\imem~33_combout  & (\regs[5][14]~q )) # (\imem~33_combout  & ((\regs[4][14]~q ))) ) ) )

	.dataa(!\regs[5][14]~q ),
	.datab(!\regs[4][14]~q ),
	.datac(!\imem~33_combout ),
	.datad(!\regs[7][14]~q ),
	.datae(!\regs[6][14]~q ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~1 .extended_lut = "off";
defparam \Mux49~1 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N25
dffeas \regs[12][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][14] .is_wysiwyg = "true";
defparam \regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N28
dffeas \regs[13][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][14] .is_wysiwyg = "true";
defparam \regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N26
dffeas \regs[14][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][14] .is_wysiwyg = "true";
defparam \regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \Mux49~3 (
// Equation(s):
// \Mux49~3_combout  = ( \regs[14][14]~q  & ( \regs[15][14]~q  & ( ((!\imem~33_combout  & ((\regs[13][14]~q ))) # (\imem~33_combout  & (\regs[12][14]~q ))) # (\imem~32_combout ) ) ) ) # ( !\regs[14][14]~q  & ( \regs[15][14]~q  & ( (!\imem~33_combout  & 
// (((\imem~32_combout ) # (\regs[13][14]~q )))) # (\imem~33_combout  & (\regs[12][14]~q  & ((!\imem~32_combout )))) ) ) ) # ( \regs[14][14]~q  & ( !\regs[15][14]~q  & ( (!\imem~33_combout  & (((\regs[13][14]~q  & !\imem~32_combout )))) # (\imem~33_combout  
// & (((\imem~32_combout )) # (\regs[12][14]~q ))) ) ) ) # ( !\regs[14][14]~q  & ( !\regs[15][14]~q  & ( (!\imem~32_combout  & ((!\imem~33_combout  & ((\regs[13][14]~q ))) # (\imem~33_combout  & (\regs[12][14]~q )))) ) ) )

	.dataa(!\regs[12][14]~q ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[13][14]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[14][14]~q ),
	.dataf(!\regs[15][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~3 .extended_lut = "off";
defparam \Mux49~3 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \regs[2][14]~feeder (
// Equation(s):
// \regs[2][14]~feeder_combout  = ( \mem_fwd[14]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][14]~feeder .extended_lut = "off";
defparam \regs[2][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N1
dffeas \regs[2][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][14] .is_wysiwyg = "true";
defparam \regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N10
dffeas \regs[1][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][14] .is_wysiwyg = "true";
defparam \regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N54
cyclonev_lcell_comb \regs[3][14]~feeder (
// Equation(s):
// \regs[3][14]~feeder_combout  = ( \mem_fwd[14]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][14]~feeder .extended_lut = "off";
defparam \regs[3][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N55
dffeas \regs[3][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][14] .is_wysiwyg = "true";
defparam \regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N6
cyclonev_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = ( \imem~33_combout  & ( \imem~32_combout  & ( \regs[2][14]~q  ) ) ) # ( !\imem~33_combout  & ( \imem~32_combout  & ( \regs[3][14]~q  ) ) ) # ( \imem~33_combout  & ( !\imem~32_combout  & ( \regs[0][14]~q  ) ) ) # ( !\imem~33_combout  & 
// ( !\imem~32_combout  & ( \regs[1][14]~q  ) ) )

	.dataa(!\regs[0][14]~q ),
	.datab(!\regs[2][14]~q ),
	.datac(!\regs[1][14]~q ),
	.datad(!\regs[3][14]~q ),
	.datae(!\imem~33_combout ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~0 .extended_lut = "off";
defparam \Mux49~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N49
dffeas \regs[8][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][14] .is_wysiwyg = "true";
defparam \regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N21
cyclonev_lcell_comb \regs[9][14]~feeder (
// Equation(s):
// \regs[9][14]~feeder_combout  = ( \mem_fwd[14]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[14]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][14]~feeder .extended_lut = "off";
defparam \regs[9][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N22
dffeas \regs[9][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][14] .is_wysiwyg = "true";
defparam \regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N44
dffeas \regs[11][14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[14]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][14] .is_wysiwyg = "true";
defparam \regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N42
cyclonev_lcell_comb \Mux49~2 (
// Equation(s):
// \Mux49~2_combout  = ( \regs[11][14]~q  & ( \regs[10][14]~q  & ( ((!\imem~33_combout  & ((\regs[9][14]~q ))) # (\imem~33_combout  & (\regs[8][14]~q ))) # (\imem~32_combout ) ) ) ) # ( !\regs[11][14]~q  & ( \regs[10][14]~q  & ( (!\imem~32_combout  & 
// ((!\imem~33_combout  & ((\regs[9][14]~q ))) # (\imem~33_combout  & (\regs[8][14]~q )))) # (\imem~32_combout  & (((\imem~33_combout )))) ) ) ) # ( \regs[11][14]~q  & ( !\regs[10][14]~q  & ( (!\imem~32_combout  & ((!\imem~33_combout  & ((\regs[9][14]~q ))) 
// # (\imem~33_combout  & (\regs[8][14]~q )))) # (\imem~32_combout  & (((!\imem~33_combout )))) ) ) ) # ( !\regs[11][14]~q  & ( !\regs[10][14]~q  & ( (!\imem~32_combout  & ((!\imem~33_combout  & ((\regs[9][14]~q ))) # (\imem~33_combout  & (\regs[8][14]~q 
// )))) ) ) )

	.dataa(!\imem~32_combout ),
	.datab(!\regs[8][14]~q ),
	.datac(!\regs[9][14]~q ),
	.datad(!\imem~33_combout ),
	.datae(!\regs[11][14]~q ),
	.dataf(!\regs[10][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~2 .extended_lut = "off";
defparam \Mux49~2 .lut_mask = 64'h0A225F220A775F77;
defparam \Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N51
cyclonev_lcell_comb \Mux49~4 (
// Equation(s):
// \Mux49~4_combout  = ( \Mux49~2_combout  & ( \imem~30_combout  & ( (!\imem~31_combout  & (\Mux49~1_combout )) # (\imem~31_combout  & ((\Mux49~0_combout ))) ) ) ) # ( !\Mux49~2_combout  & ( \imem~30_combout  & ( (!\imem~31_combout  & (\Mux49~1_combout )) # 
// (\imem~31_combout  & ((\Mux49~0_combout ))) ) ) ) # ( \Mux49~2_combout  & ( !\imem~30_combout  & ( (\imem~31_combout ) # (\Mux49~3_combout ) ) ) ) # ( !\Mux49~2_combout  & ( !\imem~30_combout  & ( (\Mux49~3_combout  & !\imem~31_combout ) ) ) )

	.dataa(!\Mux49~1_combout ),
	.datab(!\Mux49~3_combout ),
	.datac(!\Mux49~0_combout ),
	.datad(!\imem~31_combout ),
	.datae(!\Mux49~2_combout ),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~4 .extended_lut = "off";
defparam \Mux49~4 .lut_mask = 64'h330033FF550F550F;
defparam \Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \RTval_D[14]~0 (
// Equation(s):
// \RTval_D[14]~0_combout  = ( \Mux49~4_combout  & ( \rt_match_A~combout  & ( \Selector42~3_combout  ) ) ) # ( !\Mux49~4_combout  & ( \rt_match_A~combout  & ( \Selector42~3_combout  ) ) ) # ( \Mux49~4_combout  & ( !\rt_match_A~combout  & ( 
// (!\rt_match_M~combout ) # (\mem_fwd[14]~10_combout ) ) ) ) # ( !\Mux49~4_combout  & ( !\rt_match_A~combout  & ( (\rt_match_M~combout  & \mem_fwd[14]~10_combout ) ) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!\Selector42~3_combout ),
	.datac(!\mem_fwd[14]~10_combout ),
	.datad(gnd),
	.datae(!\Mux49~4_combout ),
	.dataf(!\rt_match_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[14]~0 .extended_lut = "off";
defparam \RTval_D[14]~0 .lut_mask = 64'h0505AFAF33333333;
defparam \RTval_D[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N33
cyclonev_lcell_comb \aluin2_A~1 (
// Equation(s):
// \aluin2_A~1_combout  = ( \RTval_D[14]~0_combout  & ( ((!\WideOr2~0_combout ) # (!\comb~5_combout )) # (\aluin2_A~0_combout ) ) ) # ( !\RTval_D[14]~0_combout  & ( \aluin2_A~0_combout  ) )

	.dataa(!\aluin2_A~0_combout ),
	.datab(!\WideOr2~0_combout ),
	.datac(!\comb~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RTval_D[14]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~1 .extended_lut = "off";
defparam \aluin2_A~1 .lut_mask = 64'h55555555FDFDFDFD;
defparam \aluin2_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N28
dffeas \aluin2_A[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluin2_A~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[14] .is_wysiwyg = "true";
defparam \aluin2_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N36
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( !aluin2_A[15] & ( !aluin2_A[18] & ( (!aluin2_A[19] & (!aluin2_A[14] & (!aluin2_A[16] & !aluin2_A[17]))) ) ) )

	.dataa(!aluin2_A[19]),
	.datab(!aluin2_A[14]),
	.datac(!aluin2_A[16]),
	.datad(!aluin2_A[17]),
	.datae(!aluin2_A[15]),
	.dataf(!aluin2_A[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N42
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( \ShiftRight0~4_combout  & ( (\ShiftRight0~3_combout  & (\ShiftRight0~0_combout  & (\ShiftRight0~2_combout  & \ShiftRight0~1_combout ))) ) )

	.dataa(!\ShiftRight0~3_combout ),
	.datab(!\ShiftRight0~0_combout ),
	.datac(!\ShiftRight0~2_combout ),
	.datad(!\ShiftRight0~1_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'h0000000000010001;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N0
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( \ShiftRight0~46_combout  & ( \ShiftRight0~47_combout  & ( ((!aluin2_A[2] & ((\ShiftRight0~44_combout ))) # (aluin2_A[2] & (\ShiftRight0~45_combout ))) # (aluin2_A[3]) ) ) ) # ( !\ShiftRight0~46_combout  & ( 
// \ShiftRight0~47_combout  & ( (!aluin2_A[2] & (((!aluin2_A[3] & \ShiftRight0~44_combout )))) # (aluin2_A[2] & (((aluin2_A[3])) # (\ShiftRight0~45_combout ))) ) ) ) # ( \ShiftRight0~46_combout  & ( !\ShiftRight0~47_combout  & ( (!aluin2_A[2] & 
// (((\ShiftRight0~44_combout ) # (aluin2_A[3])))) # (aluin2_A[2] & (\ShiftRight0~45_combout  & (!aluin2_A[3]))) ) ) ) # ( !\ShiftRight0~46_combout  & ( !\ShiftRight0~47_combout  & ( (!aluin2_A[3] & ((!aluin2_A[2] & ((\ShiftRight0~44_combout ))) # 
// (aluin2_A[2] & (\ShiftRight0~45_combout )))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~45_combout ),
	.datac(!aluin2_A[3]),
	.datad(!\ShiftRight0~44_combout ),
	.datae(!\ShiftRight0~46_combout ),
	.dataf(!\ShiftRight0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N54
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( aluin2_A[3] & ( aluin1_A[31] ) ) # ( !aluin2_A[3] & ( (!aluin2_A[2] & ((\ShiftRight0~49_combout ))) # (aluin2_A[2] & (\ShiftRight0~50_combout )) ) )

	.dataa(!aluin2_A[2]),
	.datab(!\ShiftRight0~50_combout ),
	.datac(!aluin1_A[31]),
	.datad(!\ShiftRight0~49_combout ),
	.datae(gnd),
	.dataf(!aluin2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h11BB11BB0F0F0F0F;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N51
cyclonev_lcell_comb \Selector49~4 (
// Equation(s):
// \Selector49~4_combout  = ( \ShiftRight0~48_combout  & ( \ShiftRight0~51_combout  & ( (\Selector56~11_combout  & ((\ShiftRight0~5_combout ) # (aluin1_A[31]))) ) ) ) # ( !\ShiftRight0~48_combout  & ( \ShiftRight0~51_combout  & ( (\Selector56~11_combout  & 
// ((!\ShiftRight0~5_combout  & (aluin1_A[31])) # (\ShiftRight0~5_combout  & ((aluin2_A[4]))))) ) ) ) # ( \ShiftRight0~48_combout  & ( !\ShiftRight0~51_combout  & ( (\Selector56~11_combout  & ((!\ShiftRight0~5_combout  & (aluin1_A[31])) # 
// (\ShiftRight0~5_combout  & ((!aluin2_A[4]))))) ) ) ) # ( !\ShiftRight0~48_combout  & ( !\ShiftRight0~51_combout  & ( (aluin1_A[31] & (\Selector56~11_combout  & !\ShiftRight0~5_combout )) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!\Selector56~11_combout ),
	.datac(!aluin2_A[4]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~48_combout ),
	.dataf(!\ShiftRight0~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~4 .extended_lut = "off";
defparam \Selector49~4 .lut_mask = 64'h1100113011031133;
defparam \Selector49~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N18
cyclonev_lcell_comb \Selector49~7 (
// Equation(s):
// \Selector49~7_combout  = ( \Selector49~0_combout  & ( \Selector49~3_combout  ) ) # ( !\Selector49~0_combout  & ( \Selector49~3_combout  ) ) # ( \Selector49~0_combout  & ( !\Selector49~3_combout  & ( ((\Selector49~2_combout ) # (\Add3~29_sumout )) # 
// (\Selector49~4_combout ) ) ) ) # ( !\Selector49~0_combout  & ( !\Selector49~3_combout  & ( (\Selector49~2_combout ) # (\Selector49~4_combout ) ) ) )

	.dataa(!\Selector49~4_combout ),
	.datab(!\Add3~29_sumout ),
	.datac(gnd),
	.datad(!\Selector49~2_combout ),
	.datae(!\Selector49~0_combout ),
	.dataf(!\Selector49~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~7 .extended_lut = "off";
defparam \Selector49~7 .lut_mask = 64'h55FF77FFFFFFFFFF;
defparam \Selector49~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N6
cyclonev_lcell_comb \PC~16 (
// Equation(s):
// \PC~16_combout  = ( pcpred_A[7] & ( ((!\comb~4_combout  & ((\Add2~21_sumout ))) # (\comb~4_combout  & (PC[7]))) # (\mispred~combout ) ) ) # ( !pcpred_A[7] & ( (!\mispred~combout  & ((!\comb~4_combout  & ((\Add2~21_sumout ))) # (\comb~4_combout  & 
// (PC[7])))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\comb~4_combout ),
	.datac(!PC[7]),
	.datad(!\Add2~21_sumout ),
	.datae(gnd),
	.dataf(!pcpred_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~16 .extended_lut = "off";
defparam \PC~16 .lut_mask = 64'h028A028A57DF57DF;
defparam \PC~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N3
cyclonev_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = ( \imem~4_combout  & ( (!\isbranch_D~1_combout  & ((\PC~16_combout ))) # (\isbranch_D~1_combout  & (\Add1~21_sumout )) ) ) # ( !\imem~4_combout  & ( (!\isbranch_D~1_combout  & (\PC~16_combout )) # (\isbranch_D~1_combout  & 
// ((\Add0~21_sumout ))) ) )

	.dataa(!\isbranch_D~1_combout ),
	.datab(!\Add1~21_sumout ),
	.datac(!\PC~16_combout ),
	.datad(!\Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~17 .extended_lut = "off";
defparam \PC~17 .lut_mask = 64'h0A5F0A5F1B1B1B1B;
defparam \PC~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \PC[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N21
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( PC[9] ) + ( GND ) + ( \Add2~26  ))

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N6
cyclonev_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = ( PC[9] & ( (!\mispred~combout  & (((\Add2~29_sumout )) # (\comb~4_combout ))) # (\mispred~combout  & (((pcpred_A[9])))) ) ) # ( !PC[9] & ( (!\mispred~combout  & (!\comb~4_combout  & ((\Add2~29_sumout )))) # (\mispred~combout  & 
// (((pcpred_A[9])))) ) )

	.dataa(!\comb~4_combout ),
	.datab(!\mispred~combout ),
	.datac(!pcpred_A[9]),
	.datad(!\Add2~29_sumout ),
	.datae(gnd),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~22 .extended_lut = "off";
defparam \PC~22 .lut_mask = 64'h038B038B47CF47CF;
defparam \PC~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N30
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( \PC~22_combout  & ( (!\isbranch_D~1_combout ) # ((!\imem~4_combout  & (\Add0~29_sumout )) # (\imem~4_combout  & ((\Add1~29_sumout )))) ) ) # ( !\PC~22_combout  & ( (\isbranch_D~1_combout  & ((!\imem~4_combout  & (\Add0~29_sumout )) # 
// (\imem~4_combout  & ((\Add1~29_sumout ))))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add0~29_sumout ),
	.datad(!\Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\PC~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "off";
defparam \PC~23 .lut_mask = 64'h02130213CEDFCEDF;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N32
dffeas \PC[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N24
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( PC[10] ) + ( GND ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( PC[10] ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(!PC[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N11
dffeas \pcpred_A[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[10] .is_wysiwyg = "true";
defparam \pcpred_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N9
cyclonev_lcell_comb \PC~12 (
// Equation(s):
// \PC~12_combout  = ( PC[10] & ( (!\mispred~combout  & (((\Add2~33_sumout )) # (\comb~4_combout ))) # (\mispred~combout  & (((pcpred_A[10])))) ) ) # ( !PC[10] & ( (!\mispred~combout  & (!\comb~4_combout  & ((\Add2~33_sumout )))) # (\mispred~combout  & 
// (((pcpred_A[10])))) ) )

	.dataa(!\comb~4_combout ),
	.datab(!\mispred~combout ),
	.datac(!pcpred_A[10]),
	.datad(!\Add2~33_sumout ),
	.datae(gnd),
	.dataf(!PC[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~12 .extended_lut = "off";
defparam \PC~12 .lut_mask = 64'h038B038B47CF47CF;
defparam \PC~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N36
cyclonev_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = ( \Add1~33_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~12_combout )))) # (\isbranch_D~1_combout  & (((\Add0~33_sumout )) # (\imem~4_combout ))) ) ) # ( !\Add1~33_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~12_combout )))) # 
// (\isbranch_D~1_combout  & (!\imem~4_combout  & ((\Add0~33_sumout )))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\PC~12_combout ),
	.datad(!\Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~13 .extended_lut = "off";
defparam \PC~13 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \PC~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N38
dffeas \PC[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N30
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( PC[12] ) + ( GND ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(!PC[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N29
dffeas \pcpred_A[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[12] .is_wysiwyg = "true";
defparam \pcpred_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N30
cyclonev_lcell_comb \PC~18 (
// Equation(s):
// \PC~18_combout  = ( PC[12] & ( (!\mispred~combout  & (((\Add2~41_sumout )) # (\comb~4_combout ))) # (\mispred~combout  & (((pcpred_A[12])))) ) ) # ( !PC[12] & ( (!\mispred~combout  & (!\comb~4_combout  & (\Add2~41_sumout ))) # (\mispred~combout  & 
// (((pcpred_A[12])))) ) )

	.dataa(!\comb~4_combout ),
	.datab(!\mispred~combout ),
	.datac(!\Add2~41_sumout ),
	.datad(!pcpred_A[12]),
	.datae(gnd),
	.dataf(!PC[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~18 .extended_lut = "off";
defparam \PC~18 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \PC~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N12
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( \PC~18_combout  & ( (!\isbranch_D~1_combout ) # ((!\imem~4_combout  & (\Add0~41_sumout )) # (\imem~4_combout  & ((\Add1~41_sumout )))) ) ) # ( !\PC~18_combout  & ( (\isbranch_D~1_combout  & ((!\imem~4_combout  & (\Add0~41_sumout )) # 
// (\imem~4_combout  & ((\Add1~41_sumout ))))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add0~41_sumout ),
	.datad(!\Add1~41_sumout ),
	.datae(gnd),
	.dataf(!\PC~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "off";
defparam \PC~19 .lut_mask = 64'h02130213CEDFCEDF;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N14
dffeas \PC[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N26
dffeas \pcpred_A[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[15] .is_wysiwyg = "true";
defparam \pcpred_A[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N0
cyclonev_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ( alufunc_A[3] & ( pcpred_A[15] & ( ((\Selector49~1_combout  & ((!aluin2_A[15]) # (!\aluin1_A[15]~DUPLICATE_q )))) # (\Selector33~0_combout ) ) ) ) # ( !alufunc_A[3] & ( pcpred_A[15] & ( ((aluin2_A[15] & (\aluin1_A[15]~DUPLICATE_q 
//  & \Selector49~1_combout ))) # (\Selector33~0_combout ) ) ) ) # ( alufunc_A[3] & ( !pcpred_A[15] & ( (\Selector49~1_combout  & ((!aluin2_A[15]) # (!\aluin1_A[15]~DUPLICATE_q ))) ) ) ) # ( !alufunc_A[3] & ( !pcpred_A[15] & ( (aluin2_A[15] & 
// (\aluin1_A[15]~DUPLICATE_q  & \Selector49~1_combout )) ) ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!aluin2_A[15]),
	.datac(!\aluin1_A[15]~DUPLICATE_q ),
	.datad(!\Selector49~1_combout ),
	.datae(!alufunc_A[3]),
	.dataf(!pcpred_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~0 .extended_lut = "off";
defparam \Selector41~0 .lut_mask = 64'h000300FC555755FD;
defparam \Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N42
cyclonev_lcell_comb \ShiftRight0~68 (
// Equation(s):
// \ShiftRight0~68_combout  = ( \ShiftRight0~49_combout  & ( \ShiftRight0~47_combout  & ( (!aluin2_A[3] & (((\ShiftRight0~46_combout ) # (aluin2_A[2])))) # (aluin2_A[3] & (((!aluin2_A[2])) # (\ShiftRight0~50_combout ))) ) ) ) # ( !\ShiftRight0~49_combout  & 
// ( \ShiftRight0~47_combout  & ( (!aluin2_A[3] & (((\ShiftRight0~46_combout ) # (aluin2_A[2])))) # (aluin2_A[3] & (\ShiftRight0~50_combout  & (aluin2_A[2]))) ) ) ) # ( \ShiftRight0~49_combout  & ( !\ShiftRight0~47_combout  & ( (!aluin2_A[3] & 
// (((!aluin2_A[2] & \ShiftRight0~46_combout )))) # (aluin2_A[3] & (((!aluin2_A[2])) # (\ShiftRight0~50_combout ))) ) ) ) # ( !\ShiftRight0~49_combout  & ( !\ShiftRight0~47_combout  & ( (!aluin2_A[3] & (((!aluin2_A[2] & \ShiftRight0~46_combout )))) # 
// (aluin2_A[3] & (\ShiftRight0~50_combout  & (aluin2_A[2]))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~50_combout ),
	.datac(!aluin2_A[2]),
	.datad(!\ShiftRight0~46_combout ),
	.datae(!\ShiftRight0~49_combout ),
	.dataf(!\ShiftRight0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~68 .extended_lut = "off";
defparam \ShiftRight0~68 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \ShiftRight0~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N12
cyclonev_lcell_comb \Selector41~1 (
// Equation(s):
// \Selector41~1_combout  = ( \ShiftRight0~68_combout  & ( (!\Selector41~0_combout  & ((!\Selector56~11_combout ) # ((!aluin1_A[31] & !\Selector54~6_combout )))) ) ) # ( !\ShiftRight0~68_combout  & ( (!\Selector41~0_combout  & ((!\Selector56~11_combout ) # 
// ((!aluin1_A[31]) # (\Selector54~6_combout )))) ) )

	.dataa(!\Selector56~11_combout ),
	.datab(!aluin1_A[31]),
	.datac(!\Selector41~0_combout ),
	.datad(!\Selector54~6_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~1 .extended_lut = "off";
defparam \Selector41~1 .lut_mask = 64'hE0F0E0F0E0A0E0A0;
defparam \Selector41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N6
cyclonev_lcell_comb \Selector41~2 (
// Equation(s):
// \Selector41~2_combout  = ( \Selector49~0_combout  & ( \Add4~101_sumout  & ( (!alufunc_A[0] & (((!\Selector41~1_combout ) # (\Selector48~0_combout )) # (\Add3~101_sumout ))) ) ) ) # ( !\Selector49~0_combout  & ( \Add4~101_sumout  & ( (!alufunc_A[0] & 
// ((!\Selector41~1_combout ) # (\Selector48~0_combout ))) ) ) ) # ( \Selector49~0_combout  & ( !\Add4~101_sumout  & ( (!alufunc_A[0] & ((!\Selector41~1_combout ) # (\Add3~101_sumout ))) ) ) ) # ( !\Selector49~0_combout  & ( !\Add4~101_sumout  & ( 
// (!alufunc_A[0] & !\Selector41~1_combout ) ) ) )

	.dataa(!\Add3~101_sumout ),
	.datab(!alufunc_A[0]),
	.datac(!\Selector41~1_combout ),
	.datad(!\Selector48~0_combout ),
	.datae(!\Selector49~0_combout ),
	.dataf(!\Add4~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~2 .extended_lut = "off";
defparam \Selector41~2 .lut_mask = 64'hC0C0C4C4C0CCC4CC;
defparam \Selector41~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N59
dffeas \dmem_rtl_0|auto_generated|addr_store_b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N42
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout  = ( \dmem_rtl_0|auto_generated|addr_store_b [0] & ( \Selector41~2_combout  ) ) # ( !\dmem_rtl_0|auto_generated|addr_store_b [0] & ( \Selector41~2_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire 
// [0] ) ) ) # ( \dmem_rtl_0|auto_generated|addr_store_b [0] & ( !\Selector41~2_combout  & ( !\myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.dataf(!\Selector41~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N43
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N40
dffeas \RTreg_A[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[15]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[15] .is_wysiwyg = "true";
defparam \RTreg_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N38
dffeas \wmemval_M[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[15] .is_wysiwyg = "true";
defparam \wmemval_M[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[15]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \mem_fwd[15]~102 (
// Equation(s):
// \mem_fwd[15]~102_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[15]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[15]~102 .extended_lut = "off";
defparam \mem_fwd[15]~102 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \mem_fwd[15]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \mem_fwd[15]~103 (
// Equation(s):
// \mem_fwd[15]~103_combout  = ( \mem_fwd[15]~102_combout  & ( \WideNor0~3_combout  & ( (\WideNor0~1_combout  & (\WideNor0~2_combout  & (\WideNor0~0_combout  & \ldmem_M~DUPLICATE_q ))) ) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!\WideNor0~2_combout ),
	.datac(!\WideNor0~0_combout ),
	.datad(!\ldmem_M~DUPLICATE_q ),
	.datae(!\mem_fwd[15]~102_combout ),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[15]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[15]~103 .extended_lut = "off";
defparam \mem_fwd[15]~103 .lut_mask = 64'h0000000000000001;
defparam \mem_fwd[15]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N15
cyclonev_lcell_comb \mem_fwd[15]~99 (
// Equation(s):
// \mem_fwd[15]~99_combout  = ( memaddr_M[15] & ( !\ldmem_M~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ldmem_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!memaddr_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[15]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[15]~99 .extended_lut = "off";
defparam \mem_fwd[15]~99 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mem_fwd[15]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[59]~10 (
// Equation(s):
// \dmem_rtl_0_bypass[59]~10_combout  = !wmemval_M[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[59]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59]~10 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[59]~10 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem_rtl_0_bypass[59]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N14
dffeas \dmem_rtl_0_bypass[59] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[59]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N6
cyclonev_lcell_comb \mem_fwd[15]~101 (
// Equation(s):
// \mem_fwd[15]~101_combout  = ( \ldmem_M~DUPLICATE_q  & ( !dmem_rtl_0_bypass[59] & ( (\WideNor0~3_combout  & (\WideNor0~2_combout  & (\WideNor0~0_combout  & \WideNor0~1_combout ))) ) ) )

	.dataa(!\WideNor0~3_combout ),
	.datab(!\WideNor0~2_combout ),
	.datac(!\WideNor0~0_combout ),
	.datad(!\WideNor0~1_combout ),
	.datae(!\ldmem_M~DUPLICATE_q ),
	.dataf(!dmem_rtl_0_bypass[59]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[15]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[15]~101 .extended_lut = "off";
defparam \mem_fwd[15]~101 .lut_mask = 64'h0000000100000000;
defparam \mem_fwd[15]~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y10_N14
dffeas \dmem_rtl_0_bypass[60] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y10_N48
cyclonev_lcell_comb \mem_fwd[15]~100 (
// Equation(s):
// \mem_fwd[15]~100_combout  = ( \dmem~2_combout  & ( dmem_rtl_0_bypass[60] & ( (!\dmem~4_combout ) # ((!\dmem~1_combout ) # ((!\dmem~3_combout ) # (\dmem~0_combout ))) ) ) ) # ( !\dmem~2_combout  & ( dmem_rtl_0_bypass[60] ) )

	.dataa(!\dmem~4_combout ),
	.datab(!\dmem~1_combout ),
	.datac(!\dmem~0_combout ),
	.datad(!\dmem~3_combout ),
	.datae(!\dmem~2_combout ),
	.dataf(!dmem_rtl_0_bypass[60]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[15]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[15]~100 .extended_lut = "off";
defparam \mem_fwd[15]~100 .lut_mask = 64'h00000000FFFFFFEF;
defparam \mem_fwd[15]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N54
cyclonev_lcell_comb \mem_fwd[15]~104 (
// Equation(s):
// \mem_fwd[15]~104_combout  = ( \mem_fwd[15]~100_combout  & ( \mem_fwd[2]~4_combout  & ( ((!\Equal5~6_combout ) # (\mem_fwd[15]~99_combout )) # (\mem_fwd[15]~103_combout ) ) ) ) # ( !\mem_fwd[15]~100_combout  & ( \mem_fwd[2]~4_combout  & ( 
// ((!\Equal5~6_combout ) # (\mem_fwd[15]~101_combout )) # (\mem_fwd[15]~99_combout ) ) ) ) # ( \mem_fwd[15]~100_combout  & ( !\mem_fwd[2]~4_combout  & ( (\mem_fwd[15]~99_combout ) # (\mem_fwd[15]~103_combout ) ) ) ) # ( !\mem_fwd[15]~100_combout  & ( 
// !\mem_fwd[2]~4_combout  & ( (\mem_fwd[15]~101_combout ) # (\mem_fwd[15]~99_combout ) ) ) )

	.dataa(!\mem_fwd[15]~103_combout ),
	.datab(!\mem_fwd[15]~99_combout ),
	.datac(!\Equal5~6_combout ),
	.datad(!\mem_fwd[15]~101_combout ),
	.datae(!\mem_fwd[15]~100_combout ),
	.dataf(!\mem_fwd[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[15]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[15]~104 .extended_lut = "off";
defparam \mem_fwd[15]~104 .lut_mask = 64'h33FF7777F3FFF7F7;
defparam \mem_fwd[15]~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N43
dffeas \regs[10][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][15] .is_wysiwyg = "true";
defparam \regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N14
dffeas \regs[6][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][15] .is_wysiwyg = "true";
defparam \regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N29
dffeas \regs[2][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][15] .is_wysiwyg = "true";
defparam \regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N26
dffeas \regs[14][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][15] .is_wysiwyg = "true";
defparam \regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N24
cyclonev_lcell_comb \Mux48~2 (
// Equation(s):
// \Mux48~2_combout  = ( \regs[14][15]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & (\regs[10][15]~q )) # (\imem~30_combout  & ((\regs[2][15]~q ))) ) ) ) # ( !\regs[14][15]~q  & ( \imem~31_combout  & ( (!\imem~30_combout  & (\regs[10][15]~q )) # 
// (\imem~30_combout  & ((\regs[2][15]~q ))) ) ) ) # ( \regs[14][15]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout ) # (\regs[6][15]~q ) ) ) ) # ( !\regs[14][15]~q  & ( !\imem~31_combout  & ( (\regs[6][15]~q  & \imem~30_combout ) ) ) )

	.dataa(!\regs[10][15]~q ),
	.datab(!\regs[6][15]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[2][15]~q ),
	.datae(!\regs[14][15]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~2 .extended_lut = "off";
defparam \Mux48~2 .lut_mask = 64'h0303F3F3505F505F;
defparam \Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N46
dffeas \regs[1][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][15] .is_wysiwyg = "true";
defparam \regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N26
dffeas \regs[9][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][15] .is_wysiwyg = "true";
defparam \regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N47
dffeas \regs[13][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][15] .is_wysiwyg = "true";
defparam \regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y13_N53
dffeas \regs[5][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][15] .is_wysiwyg = "true";
defparam \regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N45
cyclonev_lcell_comb \Mux48~1 (
// Equation(s):
// \Mux48~1_combout  = ( \regs[13][15]~q  & ( \regs[5][15]~q  & ( (!\imem~31_combout ) # ((!\imem~30_combout  & ((\regs[9][15]~q ))) # (\imem~30_combout  & (\regs[1][15]~q ))) ) ) ) # ( !\regs[13][15]~q  & ( \regs[5][15]~q  & ( (!\imem~31_combout  & 
// (((\imem~30_combout )))) # (\imem~31_combout  & ((!\imem~30_combout  & ((\regs[9][15]~q ))) # (\imem~30_combout  & (\regs[1][15]~q )))) ) ) ) # ( \regs[13][15]~q  & ( !\regs[5][15]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout )))) # (\imem~31_combout 
//  & ((!\imem~30_combout  & ((\regs[9][15]~q ))) # (\imem~30_combout  & (\regs[1][15]~q )))) ) ) ) # ( !\regs[13][15]~q  & ( !\regs[5][15]~q  & ( (\imem~31_combout  & ((!\imem~30_combout  & ((\regs[9][15]~q ))) # (\imem~30_combout  & (\regs[1][15]~q )))) ) 
// ) )

	.dataa(!\regs[1][15]~q ),
	.datab(!\imem~31_combout ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[9][15]~q ),
	.datae(!\regs[13][15]~q ),
	.dataf(!\regs[5][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~1 .extended_lut = "off";
defparam \Mux48~1 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N48
cyclonev_lcell_comb \regs[15][15]~feeder (
// Equation(s):
// \regs[15][15]~feeder_combout  = ( \mem_fwd[15]~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[15]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[15][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[15][15]~feeder .extended_lut = "off";
defparam \regs[15][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[15][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N49
dffeas \regs[15][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[15][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][15] .is_wysiwyg = "true";
defparam \regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N42
cyclonev_lcell_comb \regs[3][15]~feeder (
// Equation(s):
// \regs[3][15]~feeder_combout  = ( \mem_fwd[15]~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[15]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][15]~feeder .extended_lut = "off";
defparam \regs[3][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y11_N43
dffeas \regs[3][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][15] .is_wysiwyg = "true";
defparam \regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N11
dffeas \regs[7][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][15] .is_wysiwyg = "true";
defparam \regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y11_N14
dffeas \regs[11][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][15] .is_wysiwyg = "true";
defparam \regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y11_N12
cyclonev_lcell_comb \Mux48~3 (
// Equation(s):
// \Mux48~3_combout  = ( \regs[11][15]~q  & ( \imem~31_combout  & ( (!\imem~30_combout ) # (\regs[3][15]~q ) ) ) ) # ( !\regs[11][15]~q  & ( \imem~31_combout  & ( (\regs[3][15]~q  & \imem~30_combout ) ) ) ) # ( \regs[11][15]~q  & ( !\imem~31_combout  & ( 
// (!\imem~30_combout  & (\regs[15][15]~q )) # (\imem~30_combout  & ((\regs[7][15]~q ))) ) ) ) # ( !\regs[11][15]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout  & (\regs[15][15]~q )) # (\imem~30_combout  & ((\regs[7][15]~q ))) ) ) )

	.dataa(!\regs[15][15]~q ),
	.datab(!\regs[3][15]~q ),
	.datac(!\regs[7][15]~q ),
	.datad(!\imem~30_combout ),
	.datae(!\regs[11][15]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~3 .extended_lut = "off";
defparam \Mux48~3 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N15
cyclonev_lcell_comb \regs[0][15]~feeder (
// Equation(s):
// \regs[0][15]~feeder_combout  = ( \mem_fwd[15]~104_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[15]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][15]~feeder .extended_lut = "off";
defparam \regs[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N16
dffeas \regs[0][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][15] .is_wysiwyg = "true";
defparam \regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y13_N46
dffeas \regs[8][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][15] .is_wysiwyg = "true";
defparam \regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N20
dffeas \regs[12][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][15] .is_wysiwyg = "true";
defparam \regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N1
dffeas \regs[4][15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[15]~104_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][15] .is_wysiwyg = "true";
defparam \regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y11_N18
cyclonev_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = ( \regs[12][15]~q  & ( \regs[4][15]~q  & ( (!\imem~31_combout ) # ((!\imem~30_combout  & ((\regs[8][15]~q ))) # (\imem~30_combout  & (\regs[0][15]~q ))) ) ) ) # ( !\regs[12][15]~q  & ( \regs[4][15]~q  & ( (!\imem~31_combout  & 
// (((\imem~30_combout )))) # (\imem~31_combout  & ((!\imem~30_combout  & ((\regs[8][15]~q ))) # (\imem~30_combout  & (\regs[0][15]~q )))) ) ) ) # ( \regs[12][15]~q  & ( !\regs[4][15]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout )))) # (\imem~31_combout 
//  & ((!\imem~30_combout  & ((\regs[8][15]~q ))) # (\imem~30_combout  & (\regs[0][15]~q )))) ) ) ) # ( !\regs[12][15]~q  & ( !\regs[4][15]~q  & ( (\imem~31_combout  & ((!\imem~30_combout  & ((\regs[8][15]~q ))) # (\imem~30_combout  & (\regs[0][15]~q )))) ) 
// ) )

	.dataa(!\imem~31_combout ),
	.datab(!\regs[0][15]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[8][15]~q ),
	.datae(!\regs[12][15]~q ),
	.dataf(!\regs[4][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~0 .extended_lut = "off";
defparam \Mux48~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y11_N12
cyclonev_lcell_comb \Mux48~4 (
// Equation(s):
// \Mux48~4_combout  = ( \Mux48~3_combout  & ( \Mux48~0_combout  & ( (!\imem~33_combout  & (((\Mux48~1_combout ) # (\imem~32_combout )))) # (\imem~33_combout  & (((!\imem~32_combout )) # (\Mux48~2_combout ))) ) ) ) # ( !\Mux48~3_combout  & ( \Mux48~0_combout 
//  & ( (!\imem~33_combout  & (((!\imem~32_combout  & \Mux48~1_combout )))) # (\imem~33_combout  & (((!\imem~32_combout )) # (\Mux48~2_combout ))) ) ) ) # ( \Mux48~3_combout  & ( !\Mux48~0_combout  & ( (!\imem~33_combout  & (((\Mux48~1_combout ) # 
// (\imem~32_combout )))) # (\imem~33_combout  & (\Mux48~2_combout  & (\imem~32_combout ))) ) ) ) # ( !\Mux48~3_combout  & ( !\Mux48~0_combout  & ( (!\imem~33_combout  & (((!\imem~32_combout  & \Mux48~1_combout )))) # (\imem~33_combout  & (\Mux48~2_combout  
// & (\imem~32_combout ))) ) ) )

	.dataa(!\Mux48~2_combout ),
	.datab(!\imem~33_combout ),
	.datac(!\imem~32_combout ),
	.datad(!\Mux48~1_combout ),
	.datae(!\Mux48~3_combout ),
	.dataf(!\Mux48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~4 .extended_lut = "off";
defparam \Mux48~4 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N39
cyclonev_lcell_comb \RTval_D[15]~25 (
// Equation(s):
// \RTval_D[15]~25_combout  = ( \Selector41~2_combout  & ( ((!\rt_match_M~combout  & (\Mux48~4_combout )) # (\rt_match_M~combout  & ((\mem_fwd[15]~104_combout )))) # (\rt_match_A~combout ) ) ) # ( !\Selector41~2_combout  & ( (!\rt_match_A~combout  & 
// ((!\rt_match_M~combout  & (\Mux48~4_combout )) # (\rt_match_M~combout  & ((\mem_fwd[15]~104_combout ))))) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!\Mux48~4_combout ),
	.datac(!\mem_fwd[15]~104_combout ),
	.datad(!\rt_match_A~combout ),
	.datae(!\Selector41~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[15]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[15]~25 .extended_lut = "off";
defparam \RTval_D[15]~25 .lut_mask = 64'h270027FF270027FF;
defparam \RTval_D[15]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \aluin2_A~26 (
// Equation(s):
// \aluin2_A~26_combout  = ( \aluin2_A~0_combout  ) # ( !\aluin2_A~0_combout  & ( (\RTval_D[15]~25_combout  & ((!\WideOr2~0_combout ) # (!\comb~5_combout ))) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\RTval_D[15]~25_combout ),
	.datac(!\comb~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluin2_A~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~26 .extended_lut = "off";
defparam \aluin2_A~26 .lut_mask = 64'h32323232FFFFFFFF;
defparam \aluin2_A~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N13
dffeas \aluin2_A[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[15] .is_wysiwyg = "true";
defparam \aluin2_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N21
cyclonev_lcell_comb \Selector41~3 (
// Equation(s):
// \Selector41~3_combout  = ( \Add4~101_sumout  & ( ((\Add3~101_sumout  & \Selector49~0_combout )) # (\Selector48~0_combout ) ) ) # ( !\Add4~101_sumout  & ( (\Add3~101_sumout  & \Selector49~0_combout ) ) )

	.dataa(!\Add3~101_sumout ),
	.datab(!\Selector48~0_combout ),
	.datac(!\Selector49~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add4~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~3 .extended_lut = "off";
defparam \Selector41~3 .lut_mask = 64'h0505050537373737;
defparam \Selector41~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N32
dffeas \dmem_rtl_0|auto_generated|addrstall_reg_b[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addrstall_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N30
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|_~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|_~0_combout  = ( \dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( \Selector41~1_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((\Selector41~3_combout  & !alufunc_A[0])) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( \Selector41~1_combout  & ( (\Selector41~3_combout  & (!alufunc_A[0] & \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( !\Selector41~1_combout  & 
// ( (!alufunc_A[0]) # (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) ) # ( !\dmem_rtl_0|auto_generated|addrstall_reg_b [0] & ( !\Selector41~1_combout  & ( (!alufunc_A[0] & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) )

	.dataa(!\Selector41~3_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|addrstall_reg_b [0]),
	.dataf(!\Selector41~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|_~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|_~0 .lut_mask = 64'h0C0CFCFC0404F4F4;
defparam \dmem_rtl_0|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N8
dffeas \RTreg_A[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[27] .is_wysiwyg = "true";
defparam \RTreg_A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y13_N59
dffeas \wmemval_M[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[27] .is_wysiwyg = "true";
defparam \wmemval_M[27] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[27]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X51_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[27]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001600000000000000000";
// synopsys translate_on

// Location: MLABCELL_X45_Y13_N6
cyclonev_lcell_comb \mem_fwd[27]~114 (
// Equation(s):
// \mem_fwd[27]~114_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[27]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[27]~114 .extended_lut = "off";
defparam \mem_fwd[27]~114 .lut_mask = 64'h03030303F3F3F3F3;
defparam \mem_fwd[27]~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N38
dffeas \dmem_rtl_0_bypass[83] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N37
dffeas \dmem_rtl_0_bypass[84] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N33
cyclonev_lcell_comb \mem_fwd[27]~115 (
// Equation(s):
// \mem_fwd[27]~115_combout  = ( \dmem~4_combout  & ( dmem_rtl_0_bypass[84] & ( ((!\dmem~1_combout ) # ((!\dmem~3_combout ) # (!\dmem~2_combout ))) # (\dmem~0_combout ) ) ) ) # ( !\dmem~4_combout  & ( dmem_rtl_0_bypass[84] ) )

	.dataa(!\dmem~0_combout ),
	.datab(!\dmem~1_combout ),
	.datac(!\dmem~3_combout ),
	.datad(!\dmem~2_combout ),
	.datae(!\dmem~4_combout ),
	.dataf(!dmem_rtl_0_bypass[84]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[27]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[27]~115 .extended_lut = "off";
defparam \mem_fwd[27]~115 .lut_mask = 64'h00000000FFFFFFFD;
defparam \mem_fwd[27]~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N36
cyclonev_lcell_comb \mem_fwd[27]~116 (
// Equation(s):
// \mem_fwd[27]~116_combout  = ( dmem_rtl_0_bypass[83] & ( \mem_fwd[27]~115_combout  & ( (\ldmem_M~DUPLICATE_q  & ((!\WideNor0~combout  & (!\mem_fwd[27]~114_combout )) # (\WideNor0~combout  & ((\Equal5~6_combout ))))) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( 
// \mem_fwd[27]~115_combout  & ( (\ldmem_M~DUPLICATE_q  & ((!\WideNor0~combout  & (!\mem_fwd[27]~114_combout )) # (\WideNor0~combout  & ((\Equal5~6_combout ))))) ) ) ) # ( dmem_rtl_0_bypass[83] & ( !\mem_fwd[27]~115_combout  & ( (\Equal5~6_combout  & 
// (\ldmem_M~DUPLICATE_q  & \WideNor0~combout )) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( !\mem_fwd[27]~115_combout  & ( (\ldmem_M~DUPLICATE_q  & ((!\WideNor0~combout ) # (\Equal5~6_combout ))) ) ) )

	.dataa(!\mem_fwd[27]~114_combout ),
	.datab(!\Equal5~6_combout ),
	.datac(!\ldmem_M~DUPLICATE_q ),
	.datad(!\WideNor0~combout ),
	.datae(!dmem_rtl_0_bypass[83]),
	.dataf(!\mem_fwd[27]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[27]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[27]~116 .extended_lut = "off";
defparam \mem_fwd[27]~116 .lut_mask = 64'h0F0300030A030A03;
defparam \mem_fwd[27]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N18
cyclonev_lcell_comb \mem_fwd[27]~117 (
// Equation(s):
// \mem_fwd[27]~117_combout  = ( !\mem_fwd[27]~116_combout  & ( !\mem_fwd[27]~113_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mem_fwd[27]~113_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[27]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[27]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[27]~117 .extended_lut = "off";
defparam \mem_fwd[27]~117 .lut_mask = 64'hF0F0F0F000000000;
defparam \mem_fwd[27]~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N10
dffeas \regs[15][27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[27]~117_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][27] .is_wysiwyg = "true";
defparam \regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N0
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \regs[10][27]~q  & ( \regs[0][27]~q  & ( (!\imem~10_combout ) # ((!\imem~11_combout  & (\regs[15][27]~q )) # (\imem~11_combout  & ((\regs[5][27]~q )))) ) ) ) # ( !\regs[10][27]~q  & ( \regs[0][27]~q  & ( (!\imem~10_combout  & 
// (((\imem~11_combout )))) # (\imem~10_combout  & ((!\imem~11_combout  & (\regs[15][27]~q )) # (\imem~11_combout  & ((\regs[5][27]~q ))))) ) ) ) # ( \regs[10][27]~q  & ( !\regs[0][27]~q  & ( (!\imem~10_combout  & (((!\imem~11_combout )))) # 
// (\imem~10_combout  & ((!\imem~11_combout  & (\regs[15][27]~q )) # (\imem~11_combout  & ((\regs[5][27]~q ))))) ) ) ) # ( !\regs[10][27]~q  & ( !\regs[0][27]~q  & ( (\imem~10_combout  & ((!\imem~11_combout  & (\regs[15][27]~q )) # (\imem~11_combout  & 
// ((\regs[5][27]~q ))))) ) ) )

	.dataa(!\imem~10_combout ),
	.datab(!\regs[15][27]~q ),
	.datac(!\regs[5][27]~q ),
	.datad(!\imem~11_combout ),
	.datae(!\regs[10][27]~q ),
	.dataf(!\regs[0][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N36
cyclonev_lcell_comb \RSreg_D[27]~36 (
// Equation(s):
// \RSreg_D[27]~36_combout  = (\RSreg_D[1]~15_combout  & \Selector29~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RSreg_D[1]~15_combout ),
	.datad(!\Selector29~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[27]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[27]~36 .extended_lut = "off";
defparam \RSreg_D[27]~36 .lut_mask = 64'h000F000F000F000F;
defparam \RSreg_D[27]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N30
cyclonev_lcell_comb \RSreg_D[27]~37 (
// Equation(s):
// \RSreg_D[27]~37_combout  = ( \mem_fwd[27]~113_combout  & ( \mem_fwd[27]~116_combout  & ( ((!\comb~3_combout  & (\Mux4~0_combout  & !\rs_match_M~combout ))) # (\RSreg_D[27]~36_combout ) ) ) ) # ( !\mem_fwd[27]~113_combout  & ( \mem_fwd[27]~116_combout  & ( 
// ((!\comb~3_combout  & (\Mux4~0_combout  & !\rs_match_M~combout ))) # (\RSreg_D[27]~36_combout ) ) ) ) # ( \mem_fwd[27]~113_combout  & ( !\mem_fwd[27]~116_combout  & ( ((!\comb~3_combout  & (\Mux4~0_combout  & !\rs_match_M~combout ))) # 
// (\RSreg_D[27]~36_combout ) ) ) ) # ( !\mem_fwd[27]~113_combout  & ( !\mem_fwd[27]~116_combout  & ( ((!\comb~3_combout  & ((\rs_match_M~combout ) # (\Mux4~0_combout )))) # (\RSreg_D[27]~36_combout ) ) ) )

	.dataa(!\comb~3_combout ),
	.datab(!\Mux4~0_combout ),
	.datac(!\RSreg_D[27]~36_combout ),
	.datad(!\rs_match_M~combout ),
	.datae(!\mem_fwd[27]~113_combout ),
	.dataf(!\mem_fwd[27]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[27]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[27]~37 .extended_lut = "off";
defparam \RSreg_D[27]~37 .lut_mask = 64'h2FAF2F0F2F0F2F0F;
defparam \RSreg_D[27]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y11_N32
dffeas \aluin1_A[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RSreg_D[27]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[27] .is_wysiwyg = "true";
defparam \aluin1_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N36
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( !aluin2_A[4] & ( (!aluin2_A[2] & !aluin2_A[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin2_A[2]),
	.datad(!aluin2_A[3]),
	.datae(gnd),
	.dataf(!aluin2_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'hF000F00000000000;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N6
cyclonev_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = ( aluin1_A[31] & ( (\Selector56~11_combout  & (((!\Selector29~0_combout ) # (!\ShiftRight0~5_combout )) # (\ShiftRight0~50_combout ))) ) ) # ( !aluin1_A[31] & ( (\ShiftRight0~50_combout  & (\Selector56~11_combout  & 
// (\Selector29~0_combout  & \ShiftRight0~5_combout ))) ) )

	.dataa(!\ShiftRight0~50_combout ),
	.datab(!\Selector56~11_combout ),
	.datac(!\Selector29~0_combout ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(gnd),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~2 .extended_lut = "off";
defparam \Selector29~2 .lut_mask = 64'h0001000133313331;
defparam \Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N18
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( alufunc_A[3] & ( pcpred_A[27] & ( ((\Selector49~1_combout  & ((!aluin1_A[27]) # (!aluin2_A[27])))) # (\Selector33~0_combout ) ) ) ) # ( !alufunc_A[3] & ( pcpred_A[27] & ( ((aluin1_A[27] & (\Selector49~1_combout  & 
// aluin2_A[27]))) # (\Selector33~0_combout ) ) ) ) # ( alufunc_A[3] & ( !pcpred_A[27] & ( (\Selector49~1_combout  & ((!aluin1_A[27]) # (!aluin2_A[27]))) ) ) ) # ( !alufunc_A[3] & ( !pcpred_A[27] & ( (aluin1_A[27] & (\Selector49~1_combout  & aluin2_A[27])) ) 
// ) )

	.dataa(!\Selector33~0_combout ),
	.datab(!aluin1_A[27]),
	.datac(!\Selector49~1_combout ),
	.datad(!aluin2_A[27]),
	.datae(!alufunc_A[3]),
	.dataf(!pcpred_A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h00030F0C55575F5D;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N54
cyclonev_lcell_comb \Selector29~3 (
// Equation(s):
// \Selector29~3_combout  = ( \Add4~109_sumout  & ( \Selector27~0_combout  & ( (((\Selector48~0_combout ) # (\Selector29~1_combout )) # (\Selector29~2_combout )) # (\Add3~109_sumout ) ) ) ) # ( !\Add4~109_sumout  & ( \Selector27~0_combout  & ( 
// ((\Selector29~1_combout ) # (\Selector29~2_combout )) # (\Add3~109_sumout ) ) ) ) # ( \Add4~109_sumout  & ( !\Selector27~0_combout  & ( ((\Selector48~0_combout ) # (\Selector29~1_combout )) # (\Selector29~2_combout ) ) ) ) # ( !\Add4~109_sumout  & ( 
// !\Selector27~0_combout  & ( (\Selector29~1_combout ) # (\Selector29~2_combout ) ) ) )

	.dataa(!\Add3~109_sumout ),
	.datab(!\Selector29~2_combout ),
	.datac(!\Selector29~1_combout ),
	.datad(!\Selector48~0_combout ),
	.datae(!\Add4~109_sumout ),
	.dataf(!\Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~3 .extended_lut = "off";
defparam \Selector29~3 .lut_mask = 64'h3F3F3FFF7F7F7FFF;
defparam \Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N25
dffeas \memaddr_M[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector29~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[27] .is_wysiwyg = "true";
defparam \memaddr_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N42
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( !\memaddr_M[29]~DUPLICATE_q  & ( (!memaddr_M[27] & (!\memaddr_M[26]~DUPLICATE_q  & !memaddr_M[28])) ) )

	.dataa(gnd),
	.datab(!memaddr_M[27]),
	.datac(!\memaddr_M[26]~DUPLICATE_q ),
	.datad(!memaddr_M[28]),
	.datae(gnd),
	.dataf(!\memaddr_M[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'hC000C00000000000;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N42
cyclonev_lcell_comb \mem_fwd[2]~4 (
// Equation(s):
// \mem_fwd[2]~4_combout  = ( \WideNor0~3_combout  & ( (\ldmem_M~DUPLICATE_q  & ((!\WideNor0~0_combout ) # ((!\WideNor0~2_combout ) # (!\WideNor0~1_combout )))) ) ) # ( !\WideNor0~3_combout  & ( \ldmem_M~DUPLICATE_q  ) )

	.dataa(!\WideNor0~0_combout ),
	.datab(!\WideNor0~2_combout ),
	.datac(!\ldmem_M~DUPLICATE_q ),
	.datad(!\WideNor0~1_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[2]~4 .extended_lut = "off";
defparam \mem_fwd[2]~4 .lut_mask = 64'h0F0F0F0F0F0E0F0E;
defparam \mem_fwd[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \mem_fwd[1]~5 (
// Equation(s):
// \mem_fwd[1]~5_combout  = ( \mem_fwd[2]~4_combout  & ( memaddr_M[4] & ( (!\SW[1]~input_o  & \Equal5~6_combout ) ) ) ) # ( \mem_fwd[2]~4_combout  & ( !memaddr_M[4] & ( (\KEY[1]~input_o  & \Equal5~6_combout ) ) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\Equal5~6_combout ),
	.datad(gnd),
	.datae(!\mem_fwd[2]~4_combout ),
	.dataf(!memaddr_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[1]~5 .extended_lut = "off";
defparam \mem_fwd[1]~5 .lut_mask = 64'h0000030300000A0A;
defparam \mem_fwd[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N56
dffeas \RTreg_A[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[1] .is_wysiwyg = "true";
defparam \RTreg_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y8_N59
dffeas \wmemval_M[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[1] .is_wysiwyg = "true";
defparam \wmemval_M[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[1]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[1]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001AF0000000000000000";
// synopsys translate_on

// Location: FF_X28_Y8_N20
dffeas \dmem_rtl_0_bypass[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y8_N41
dffeas \dmem_rtl_0_bypass[32] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N18
cyclonev_lcell_comb \mem_fwd[1]~3 (
// Equation(s):
// \mem_fwd[1]~3_combout  = ( dmem_rtl_0_bypass[31] & ( dmem_rtl_0_bypass[32] & ( ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ))) # (\dmem~5_combout ) ) ) ) # ( !dmem_rtl_0_bypass[31] & ( dmem_rtl_0_bypass[32] & ( (!\dmem~5_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )))) ) ) ) # ( dmem_rtl_0_bypass[31] & ( !dmem_rtl_0_bypass[32] ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datac(!\dmem~5_combout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datae(!dmem_rtl_0_bypass[31]),
	.dataf(!dmem_rtl_0_bypass[32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[1]~3 .extended_lut = "off";
defparam \mem_fwd[1]~3 .lut_mask = 64'h0000FFFF10B01FBF;
defparam \mem_fwd[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \mem_fwd[1]~6 (
// Equation(s):
// \mem_fwd[1]~6_combout  = ( \mem_fwd[1]~3_combout  & ( (!\mem_fwd[1]~5_combout  & ((memaddr_M[1]) # (\ldmem_M~DUPLICATE_q ))) ) ) # ( !\mem_fwd[1]~3_combout  & ( (!\mem_fwd[1]~5_combout  & ((!\ldmem_M~DUPLICATE_q  & (memaddr_M[1])) # (\ldmem_M~DUPLICATE_q  
// & ((\WideNor0~combout ))))) ) )

	.dataa(!\ldmem_M~DUPLICATE_q ),
	.datab(!memaddr_M[1]),
	.datac(!\WideNor0~combout ),
	.datad(!\mem_fwd[1]~5_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[1]~6 .extended_lut = "off";
defparam \mem_fwd[1]~6 .lut_mask = 64'h2700270077007700;
defparam \mem_fwd[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N16
dffeas \regs[8][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][1] .is_wysiwyg = "true";
defparam \regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y12_N26
dffeas \regs[4][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][1] .is_wysiwyg = "true";
defparam \regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N32
dffeas \regs[12][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][1] .is_wysiwyg = "true";
defparam \regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y12_N2
dffeas \regs[0][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][1] .is_wysiwyg = "true";
defparam \regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \Mux62~0 (
// Equation(s):
// \Mux62~0_combout  = ( \regs[12][1]~q  & ( \regs[0][1]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout ) # (\regs[4][1]~q )))) # (\imem~31_combout  & (((\imem~30_combout )) # (\regs[8][1]~q ))) ) ) ) # ( !\regs[12][1]~q  & ( \regs[0][1]~q  & ( 
// (!\imem~31_combout  & (((\regs[4][1]~q  & \imem~30_combout )))) # (\imem~31_combout  & (((\imem~30_combout )) # (\regs[8][1]~q ))) ) ) ) # ( \regs[12][1]~q  & ( !\regs[0][1]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout ) # (\regs[4][1]~q )))) # 
// (\imem~31_combout  & (\regs[8][1]~q  & ((!\imem~30_combout )))) ) ) ) # ( !\regs[12][1]~q  & ( !\regs[0][1]~q  & ( (!\imem~31_combout  & (((\regs[4][1]~q  & \imem~30_combout )))) # (\imem~31_combout  & (\regs[8][1]~q  & ((!\imem~30_combout )))) ) ) )

	.dataa(!\regs[8][1]~q ),
	.datab(!\imem~31_combout ),
	.datac(!\regs[4][1]~q ),
	.datad(!\imem~30_combout ),
	.datae(!\regs[12][1]~q ),
	.dataf(!\regs[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~0 .extended_lut = "off";
defparam \Mux62~0 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N37
dffeas \regs[1][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][1] .is_wysiwyg = "true";
defparam \regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y12_N30
cyclonev_lcell_comb \regs[5][1]~feeder (
// Equation(s):
// \regs[5][1]~feeder_combout  = ( \mem_fwd[1]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][1]~feeder .extended_lut = "off";
defparam \regs[5][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N32
dffeas \regs[5][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][1] .is_wysiwyg = "true";
defparam \regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N8
dffeas \regs[13][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][1] .is_wysiwyg = "true";
defparam \regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N14
dffeas \regs[9][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][1] .is_wysiwyg = "true";
defparam \regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N6
cyclonev_lcell_comb \Mux62~1 (
// Equation(s):
// \Mux62~1_combout  = ( \regs[13][1]~q  & ( \regs[9][1]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & ((\regs[5][1]~q ))) # (\imem~31_combout  & (\regs[1][1]~q ))) ) ) ) # ( !\regs[13][1]~q  & ( \regs[9][1]~q  & ( (!\imem~31_combout  & 
// (((\imem~30_combout  & \regs[5][1]~q )))) # (\imem~31_combout  & (((!\imem~30_combout )) # (\regs[1][1]~q ))) ) ) ) # ( \regs[13][1]~q  & ( !\regs[9][1]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout ) # (\regs[5][1]~q )))) # (\imem~31_combout  & 
// (\regs[1][1]~q  & (\imem~30_combout ))) ) ) ) # ( !\regs[13][1]~q  & ( !\regs[9][1]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & ((\regs[5][1]~q ))) # (\imem~31_combout  & (\regs[1][1]~q )))) ) ) )

	.dataa(!\imem~31_combout ),
	.datab(!\regs[1][1]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[5][1]~q ),
	.datae(!\regs[13][1]~q ),
	.dataf(!\regs[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~1 .extended_lut = "off";
defparam \Mux62~1 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y12_N56
dffeas \regs[15][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][1] .is_wysiwyg = "true";
defparam \regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N22
dffeas \regs[11][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][1] .is_wysiwyg = "true";
defparam \regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N52
dffeas \regs[3][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][1] .is_wysiwyg = "true";
defparam \regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y12_N26
dffeas \regs[7][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][1] .is_wysiwyg = "true";
defparam \regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \Mux62~3 (
// Equation(s):
// \Mux62~3_combout  = ( \regs[7][1]~q  & ( \imem~30_combout  & ( (!\imem~31_combout ) # (\regs[3][1]~q ) ) ) ) # ( !\regs[7][1]~q  & ( \imem~30_combout  & ( (\imem~31_combout  & \regs[3][1]~q ) ) ) ) # ( \regs[7][1]~q  & ( !\imem~30_combout  & ( 
// (!\imem~31_combout  & (\regs[15][1]~q )) # (\imem~31_combout  & ((\regs[11][1]~q ))) ) ) ) # ( !\regs[7][1]~q  & ( !\imem~30_combout  & ( (!\imem~31_combout  & (\regs[15][1]~q )) # (\imem~31_combout  & ((\regs[11][1]~q ))) ) ) )

	.dataa(!\regs[15][1]~q ),
	.datab(!\imem~31_combout ),
	.datac(!\regs[11][1]~q ),
	.datad(!\regs[3][1]~q ),
	.datae(!\regs[7][1]~q ),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~3 .extended_lut = "off";
defparam \Mux62~3 .lut_mask = 64'h474747470033CCFF;
defparam \Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N17
dffeas \regs[10][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][1] .is_wysiwyg = "true";
defparam \regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N21
cyclonev_lcell_comb \regs[6][1]~feeder (
// Equation(s):
// \regs[6][1]~feeder_combout  = ( \mem_fwd[1]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][1]~feeder .extended_lut = "off";
defparam \regs[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N22
dffeas \regs[6][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][1] .is_wysiwyg = "true";
defparam \regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N55
dffeas \regs[2][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][1] .is_wysiwyg = "true";
defparam \regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N14
dffeas \regs[14][1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[1]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][1] .is_wysiwyg = "true";
defparam \regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \Mux62~2 (
// Equation(s):
// \Mux62~2_combout  = ( \imem~30_combout  & ( \regs[14][1]~q  & ( (!\imem~31_combout  & (\regs[6][1]~q )) # (\imem~31_combout  & ((\regs[2][1]~q ))) ) ) ) # ( !\imem~30_combout  & ( \regs[14][1]~q  & ( (!\imem~31_combout ) # (\regs[10][1]~q ) ) ) ) # ( 
// \imem~30_combout  & ( !\regs[14][1]~q  & ( (!\imem~31_combout  & (\regs[6][1]~q )) # (\imem~31_combout  & ((\regs[2][1]~q ))) ) ) ) # ( !\imem~30_combout  & ( !\regs[14][1]~q  & ( (\regs[10][1]~q  & \imem~31_combout ) ) ) )

	.dataa(!\regs[10][1]~q ),
	.datab(!\imem~31_combout ),
	.datac(!\regs[6][1]~q ),
	.datad(!\regs[2][1]~q ),
	.datae(!\imem~30_combout ),
	.dataf(!\regs[14][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~2 .extended_lut = "off";
defparam \Mux62~2 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N15
cyclonev_lcell_comb \Mux62~4 (
// Equation(s):
// \Mux62~4_combout  = ( \Mux62~3_combout  & ( \Mux62~2_combout  & ( ((!\imem~33_combout  & ((\Mux62~1_combout ))) # (\imem~33_combout  & (\Mux62~0_combout ))) # (\imem~32_combout ) ) ) ) # ( !\Mux62~3_combout  & ( \Mux62~2_combout  & ( (!\imem~32_combout  & 
// ((!\imem~33_combout  & ((\Mux62~1_combout ))) # (\imem~33_combout  & (\Mux62~0_combout )))) # (\imem~32_combout  & (((\imem~33_combout )))) ) ) ) # ( \Mux62~3_combout  & ( !\Mux62~2_combout  & ( (!\imem~32_combout  & ((!\imem~33_combout  & 
// ((\Mux62~1_combout ))) # (\imem~33_combout  & (\Mux62~0_combout )))) # (\imem~32_combout  & (((!\imem~33_combout )))) ) ) ) # ( !\Mux62~3_combout  & ( !\Mux62~2_combout  & ( (!\imem~32_combout  & ((!\imem~33_combout  & ((\Mux62~1_combout ))) # 
// (\imem~33_combout  & (\Mux62~0_combout )))) ) ) )

	.dataa(!\imem~32_combout ),
	.datab(!\Mux62~0_combout ),
	.datac(!\imem~33_combout ),
	.datad(!\Mux62~1_combout ),
	.datae(!\Mux62~3_combout ),
	.dataf(!\Mux62~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux62~4 .extended_lut = "off";
defparam \Mux62~4 .lut_mask = 64'h02A252F207A757F7;
defparam \Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \RTval_D[1]~4 (
// Equation(s):
// \RTval_D[1]~4_combout  = ( !\rt_match_A~combout  & ( alufunc_A[0] & ( (!\rt_match_M~combout  & ((\Mux62~4_combout ))) # (\rt_match_M~combout  & (\mem_fwd[1]~6_combout )) ) ) ) # ( \rt_match_A~combout  & ( !alufunc_A[0] & ( \Selector55~3_combout  ) ) ) # ( 
// !\rt_match_A~combout  & ( !alufunc_A[0] & ( (!\rt_match_M~combout  & ((\Mux62~4_combout ))) # (\rt_match_M~combout  & (\mem_fwd[1]~6_combout )) ) ) )

	.dataa(!\Selector55~3_combout ),
	.datab(!\mem_fwd[1]~6_combout ),
	.datac(!\Mux62~4_combout ),
	.datad(!\rt_match_M~combout ),
	.datae(!\rt_match_A~combout ),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[1]~4 .extended_lut = "off";
defparam \RTval_D[1]~4 .lut_mask = 64'h0F3355550F330000;
defparam \RTval_D[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N27
cyclonev_lcell_comb \aluin2_A~5 (
// Equation(s):
// \aluin2_A~5_combout  = ( \RTval_D[1]~4_combout  & ( (!\WideOr2~0_combout ) # ((!\imem~1_combout ) # ((!\comb~5_combout ) # (\imem~22_combout ))) ) ) # ( !\RTval_D[1]~4_combout  & ( (\WideOr2~0_combout  & (\comb~5_combout  & ((!\imem~1_combout ) # 
// (\imem~22_combout )))) ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\imem~1_combout ),
	.datac(!\imem~22_combout ),
	.datad(!\comb~5_combout ),
	.datae(gnd),
	.dataf(!\RTval_D[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~5 .extended_lut = "off";
defparam \aluin2_A~5 .lut_mask = 64'h00450045FFEFFFEF;
defparam \aluin2_A~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \aluin2_A[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[1] .is_wysiwyg = "true";
defparam \aluin2_A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N24
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( aluin1_A[30] & ( aluin2_A[2] & ( aluin1_A[31] ) ) ) # ( !aluin1_A[30] & ( aluin2_A[2] & ( aluin1_A[31] ) ) ) # ( aluin1_A[30] & ( !aluin2_A[2] & ( ((!aluin2_A[1] & (!aluin2_A[0] & !aluin2_A[3]))) # (aluin1_A[31]) ) ) ) # ( 
// !aluin1_A[30] & ( !aluin2_A[2] & ( (aluin1_A[31] & (((aluin2_A[3]) # (aluin2_A[0])) # (aluin2_A[1]))) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!aluin2_A[1]),
	.datac(!aluin2_A[0]),
	.datad(!aluin2_A[3]),
	.datae(!aluin1_A[30]),
	.dataf(!aluin2_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h1555D55555555555;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N15
cyclonev_lcell_comb \PC~54 (
// Equation(s):
// \PC~54_combout  = ( PC[30] & ( \comb~4_combout  & ( (!\isbranch_D~1_combout  & ((!\mispred~combout ) # (pcpred_A[30]))) ) ) ) # ( !PC[30] & ( \comb~4_combout  & ( (!\isbranch_D~1_combout  & (pcpred_A[30] & \mispred~combout )) ) ) ) # ( PC[30] & ( 
// !\comb~4_combout  & ( (!\isbranch_D~1_combout  & ((!\mispred~combout  & ((\Add2~109_sumout ))) # (\mispred~combout  & (pcpred_A[30])))) ) ) ) # ( !PC[30] & ( !\comb~4_combout  & ( (!\isbranch_D~1_combout  & ((!\mispred~combout  & ((\Add2~109_sumout ))) # 
// (\mispred~combout  & (pcpred_A[30])))) ) ) )

	.dataa(!\isbranch_D~1_combout ),
	.datab(!pcpred_A[30]),
	.datac(!\Add2~109_sumout ),
	.datad(!\mispred~combout ),
	.datae(!PC[30]),
	.dataf(!\comb~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~54 .extended_lut = "off";
defparam \PC~54 .lut_mask = 64'h0A220A220022AA22;
defparam \PC~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N54
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add2~109_sumout  ) + ( \Add0~114  ))
// \Add0~110  = CARRY(( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add2~109_sumout  ) + ( \Add0~114  ))

	.dataa(!PC[14]),
	.datab(!PC[15]),
	.datac(!PC[13]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FF0000000080;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N24
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \RSreg_D[30]~42_combout  ) + ( \Add1~114  ))
// \Add1~110  = CARRY(( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \RSreg_D[30]~42_combout  ) + ( \Add1~114  ))

	.dataa(!PC[14]),
	.datab(!PC[15]),
	.datac(!PC[13]),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\RSreg_D[30]~42_combout ),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000FF0000000080;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N3
cyclonev_lcell_comb \PC~55 (
// Equation(s):
// \PC~55_combout  = ( \Add1~109_sumout  & ( ((\isbranch_D~1_combout  & ((\Add0~109_sumout ) # (\imem~4_combout )))) # (\PC~54_combout ) ) ) # ( !\Add1~109_sumout  & ( ((\isbranch_D~1_combout  & (!\imem~4_combout  & \Add0~109_sumout ))) # (\PC~54_combout ) ) 
// )

	.dataa(!\isbranch_D~1_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\PC~54_combout ),
	.datad(!\Add0~109_sumout ),
	.datae(gnd),
	.dataf(!\Add1~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~55 .extended_lut = "off";
defparam \PC~55 .lut_mask = 64'h0F4F0F4F1F5F1F5F;
defparam \PC~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \PC[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~55_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N24
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( PC[30] ) + ( GND ) + ( \Add2~114  ))
// \Add2~110  = CARRY(( PC[30] ) + ( GND ) + ( \Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \pcpred_A[30] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~109_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[30] .is_wysiwyg = "true";
defparam \pcpred_A[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N54
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( alufunc_A[3] & ( aluin1_A[30] & ( (!pcpred_A[30] & (\Selector49~1_combout  & (!aluin2_A[30]))) # (pcpred_A[30] & (((\Selector49~1_combout  & !aluin2_A[30])) # (\Selector33~0_combout ))) ) ) ) # ( !alufunc_A[3] & ( aluin1_A[30] & 
// ( (!pcpred_A[30] & (\Selector49~1_combout  & (aluin2_A[30]))) # (pcpred_A[30] & (((\Selector49~1_combout  & aluin2_A[30])) # (\Selector33~0_combout ))) ) ) ) # ( alufunc_A[3] & ( !aluin1_A[30] & ( ((pcpred_A[30] & \Selector33~0_combout )) # 
// (\Selector49~1_combout ) ) ) ) # ( !alufunc_A[3] & ( !aluin1_A[30] & ( (pcpred_A[30] & \Selector33~0_combout ) ) ) )

	.dataa(!pcpred_A[30]),
	.datab(!\Selector49~1_combout ),
	.datac(!aluin2_A[30]),
	.datad(!\Selector33~0_combout ),
	.datae(!alufunc_A[3]),
	.dataf(!aluin1_A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h0055337703573075;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N30
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( !\Selector26~0_combout  & ( (!\Selector56~11_combout ) # ((!\Selector54~6_combout  & (!aluin1_A[31])) # (\Selector54~6_combout  & ((!\ShiftRight0~31_combout )))) ) )

	.dataa(!\Selector56~11_combout ),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftRight0~31_combout ),
	.datad(!\Selector54~6_combout ),
	.datae(gnd),
	.dataf(!\Selector26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'hEEFAEEFA00000000;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N30
cyclonev_lcell_comb \Add4~113 (
// Equation(s):
// \Add4~113_sumout  = SUM(( !aluin2_A[30] $ (aluin1_A[30]) ) + ( \Add4~119  ) + ( \Add4~118  ))
// \Add4~114  = CARRY(( !aluin2_A[30] $ (aluin1_A[30]) ) + ( \Add4~119  ) + ( \Add4~118  ))
// \Add4~115  = SHARE((!aluin2_A[30] & aluin1_A[30]))

	.dataa(gnd),
	.datab(!aluin2_A[30]),
	.datac(!aluin1_A[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~118 ),
	.sharein(\Add4~119 ),
	.combout(),
	.sumout(\Add4~113_sumout ),
	.cout(\Add4~114 ),
	.shareout(\Add4~115 ));
// synopsys translate_off
defparam \Add4~113 .extended_lut = "off";
defparam \Add4~113 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add4~113 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N30
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( aluin2_A[30] ) + ( aluin1_A[30] ) + ( \Add3~118  ))
// \Add3~114  = CARRY(( aluin2_A[30] ) + ( aluin1_A[30] ) + ( \Add3~118  ))

	.dataa(gnd),
	.datab(!aluin1_A[30]),
	.datac(!aluin2_A[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y13_N30
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( \Selector49~6_combout  & ( \Add3~113_sumout  & ( (!alufunc_A[3]) # ((!\Selector26~1_combout ) # (\Add4~113_sumout )) ) ) ) # ( !\Selector49~6_combout  & ( \Add3~113_sumout  & ( !\Selector26~1_combout  ) ) ) # ( 
// \Selector49~6_combout  & ( !\Add3~113_sumout  & ( (!\Selector26~1_combout ) # ((alufunc_A[3] & \Add4~113_sumout )) ) ) ) # ( !\Selector49~6_combout  & ( !\Add3~113_sumout  & ( !\Selector26~1_combout  ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Selector26~1_combout ),
	.datac(!\Add4~113_sumout ),
	.datad(gnd),
	.datae(!\Selector49~6_combout ),
	.dataf(!\Add3~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'hCCCCCDCDCCCCEFEF;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N48
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \regs[10][30]~q  & ( \imem~10_combout  & ( (!\imem~11_combout  & ((\regs[15][30]~q ))) # (\imem~11_combout  & (\regs[5][30]~q )) ) ) ) # ( !\regs[10][30]~q  & ( \imem~10_combout  & ( (!\imem~11_combout  & ((\regs[15][30]~q ))) # 
// (\imem~11_combout  & (\regs[5][30]~q )) ) ) ) # ( \regs[10][30]~q  & ( !\imem~10_combout  & ( (!\imem~11_combout ) # (\regs[0][30]~q ) ) ) ) # ( !\regs[10][30]~q  & ( !\imem~10_combout  & ( (\regs[0][30]~q  & \imem~11_combout ) ) ) )

	.dataa(!\regs[5][30]~q ),
	.datab(!\regs[0][30]~q ),
	.datac(!\regs[15][30]~q ),
	.datad(!\imem~11_combout ),
	.datae(!\regs[10][30]~q ),
	.dataf(!\imem~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h0033FF330F550F55;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N42
cyclonev_lcell_comb \RSreg_D[30]~42 (
// Equation(s):
// \RSreg_D[30]~42_combout  = ( \mem_fwd[30]~119_combout  & ( \Mux1~0_combout  & ( (!\comb~3_combout ) # ((\Selector26~2_combout  & !alufunc_A[0])) ) ) ) # ( !\mem_fwd[30]~119_combout  & ( \Mux1~0_combout  & ( (!\comb~3_combout  & (((!\rs_match_M~combout 
// )))) # (\comb~3_combout  & (\Selector26~2_combout  & ((!alufunc_A[0])))) ) ) ) # ( \mem_fwd[30]~119_combout  & ( !\Mux1~0_combout  & ( (!\comb~3_combout  & (((\rs_match_M~combout )))) # (\comb~3_combout  & (\Selector26~2_combout  & ((!alufunc_A[0])))) ) ) 
// ) # ( !\mem_fwd[30]~119_combout  & ( !\Mux1~0_combout  & ( (\Selector26~2_combout  & (\comb~3_combout  & !alufunc_A[0])) ) ) )

	.dataa(!\Selector26~2_combout ),
	.datab(!\rs_match_M~combout ),
	.datac(!\comb~3_combout ),
	.datad(!alufunc_A[0]),
	.datae(!\mem_fwd[30]~119_combout ),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[30]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[30]~42 .extended_lut = "off";
defparam \RSreg_D[30]~42 .lut_mask = 64'h05003530C5C0F5F0;
defparam \RSreg_D[30]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N27
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( \RSreg_D[31]~43_combout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add1~110  ))

	.dataa(!PC[14]),
	.datab(!PC[15]),
	.datac(!PC[13]),
	.datad(!\RSreg_D[31]~43_combout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N57
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( \Add2~117_sumout  ) + ( (!PC[14] & (!PC[15] & (!PC[13] & \imem~17_combout ))) ) + ( \Add0~110  ))

	.dataa(!PC[14]),
	.datab(!PC[15]),
	.datac(!PC[13]),
	.datad(!\Add2~117_sumout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FF7F000000FF;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N30
cyclonev_lcell_comb \PC~58 (
// Equation(s):
// \PC~58_combout  = ( \Add2~117_sumout  & ( \comb~4_combout  & ( (!\isbranch_D~1_combout  & ((!\mispred~combout  & (PC[31])) # (\mispred~combout  & ((pcpred_A[31]))))) ) ) ) # ( !\Add2~117_sumout  & ( \comb~4_combout  & ( (!\isbranch_D~1_combout  & 
// ((!\mispred~combout  & (PC[31])) # (\mispred~combout  & ((pcpred_A[31]))))) ) ) ) # ( \Add2~117_sumout  & ( !\comb~4_combout  & ( (!\isbranch_D~1_combout  & ((!\mispred~combout ) # (pcpred_A[31]))) ) ) ) # ( !\Add2~117_sumout  & ( !\comb~4_combout  & ( 
// (!\isbranch_D~1_combout  & (\mispred~combout  & pcpred_A[31])) ) ) )

	.dataa(!PC[31]),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\mispred~combout ),
	.datad(!pcpred_A[31]),
	.datae(!\Add2~117_sumout ),
	.dataf(!\comb~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~58 .extended_lut = "off";
defparam \PC~58 .lut_mask = 64'h000CC0CC404C404C;
defparam \PC~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N48
cyclonev_lcell_comb \PC~59 (
// Equation(s):
// \PC~59_combout  = ( \PC~58_combout  ) # ( !\PC~58_combout  & ( (\isbranch_D~1_combout  & ((!\imem~4_combout  & ((\Add0~117_sumout ))) # (\imem~4_combout  & (\Add1~117_sumout )))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add1~117_sumout ),
	.datad(!\Add0~117_sumout ),
	.datae(gnd),
	.dataf(!\PC~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~59 .extended_lut = "off";
defparam \PC~59 .lut_mask = 64'h01230123FFFFFFFF;
defparam \PC~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N50
dffeas \PC[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~59_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N27
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( PC[31] ) + ( GND ) + ( \Add2~110  ))

	.dataa(!PC[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N32
dffeas \pcpred_A[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~117_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[31] .is_wysiwyg = "true";
defparam \pcpred_A[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N48
cyclonev_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = ( !alufunc_A[5] & ( (alufunc_A[2] & (!alufunc_A[4] & (pcpred_A[31] & (alufunc_A[3])))) ) ) # ( alufunc_A[5] & ( (!alufunc_A[2] & (alufunc_A[4] & (((!alufunc_A[3] & aluin1_A[31]))))) # (alufunc_A[2] & (!alufunc_A[4] & 
// (!alufunc_A[3] $ (((!aluin2_A[31]) # (!aluin1_A[31])))))) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[4]),
	.datac(!aluin2_A[31]),
	.datad(!alufunc_A[3]),
	.datae(!alufunc_A[5]),
	.dataf(!aluin1_A[31]),
	.datag(!pcpred_A[31]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~2 .extended_lut = "on";
defparam \Selector25~2 .lut_mask = 64'h0004004400042640;
defparam \Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N33
cyclonev_lcell_comb \Add3~121 (
// Equation(s):
// \Add3~121_sumout  = SUM(( aluin2_A[31] ) + ( aluin1_A[31] ) + ( \Add3~114  ))

	.dataa(!aluin1_A[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin2_A[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~121_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~121 .extended_lut = "off";
defparam \Add3~121 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N33
cyclonev_lcell_comb \Add4~121 (
// Equation(s):
// \Add4~121_sumout  = SUM(( !aluin2_A[31] $ (aluin1_A[31]) ) + ( \Add4~115  ) + ( \Add4~114  ))

	.dataa(!aluin2_A[31]),
	.datab(gnd),
	.datac(!aluin1_A[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~114 ),
	.sharein(\Add4~115 ),
	.combout(),
	.sumout(\Add4~121_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~121 .extended_lut = "off";
defparam \Add4~121 .lut_mask = 64'h000000000000A5A5;
defparam \Add4~121 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y14_N42
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( \Selector49~6_combout  & ( ((!alufunc_A[3] & (\Add3~121_sumout )) # (alufunc_A[3] & ((\Add4~121_sumout )))) # (\Selector25~2_combout ) ) ) # ( !\Selector49~6_combout  & ( \Selector25~2_combout  ) )

	.dataa(!\Selector25~2_combout ),
	.datab(!\Add3~121_sumout ),
	.datac(!alufunc_A[3]),
	.datad(!\Add4~121_sumout ),
	.datae(gnd),
	.dataf(!\Selector49~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h55555555757F757F;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N37
dffeas \memaddr_M[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector25~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[31] .is_wysiwyg = "true";
defparam \memaddr_M[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N45
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( !memaddr_M[25] & ( (!memaddr_M[31] & (!\memaddr_M[24]~DUPLICATE_q  & !memaddr_M[30])) ) )

	.dataa(!memaddr_M[31]),
	.datab(gnd),
	.datac(!\memaddr_M[24]~DUPLICATE_q ),
	.datad(!memaddr_M[30]),
	.datae(gnd),
	.dataf(!memaddr_M[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'hA000A00000000000;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~0_combout  & ( (!\WideNor0~3_combout ) # ((!\WideNor0~2_combout ) # (!\WideNor0~1_combout )) ) ) # ( !\WideNor0~0_combout  )

	.dataa(!\WideNor0~3_combout ),
	.datab(!\WideNor0~2_combout ),
	.datac(!\WideNor0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'hFFFFFFFFFEFEFEFE;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y14_N5
dffeas \dmem_rtl_0_bypass[92] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N56
dffeas \RTreg_A[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[31]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[31] .is_wysiwyg = "true";
defparam \RTreg_A[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N59
dffeas \wmemval_M[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[31] .is_wysiwyg = "true";
defparam \wmemval_M[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[31]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000";
// synopsys translate_on

// Location: FF_X34_Y14_N32
dffeas \dmem_rtl_0_bypass[91] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[31]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N30
cyclonev_lcell_comb \mem_fwd[31]~122 (
// Equation(s):
// \mem_fwd[31]~122_combout  = ( dmem_rtl_0_bypass[91] & ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (((!dmem_rtl_0_bypass[92]) # (\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # 
// (\dmem~5_combout ) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\dmem~5_combout  & (dmem_rtl_0_bypass[92] & ((\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( dmem_rtl_0_bypass[91] & ( !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( ((!dmem_rtl_0_bypass[92]) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ))) # (\dmem~5_combout ) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\dmem~5_combout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (dmem_rtl_0_bypass[92] & \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ))) ) ) )

	.dataa(!\dmem~5_combout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!dmem_rtl_0_bypass[92]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datae(!dmem_rtl_0_bypass[91]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[31]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[31]~122 .extended_lut = "off";
defparam \mem_fwd[31]~122 .lut_mask = 64'h0008F5FD020AF7FF;
defparam \mem_fwd[31]~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N0
cyclonev_lcell_comb \mem_fwd[31]~123 (
// Equation(s):
// \mem_fwd[31]~123_combout  = ( \mem_fwd[31]~122_combout  & ( (!\ldmem_M~DUPLICATE_q  & (((memaddr_M[31])))) # (\ldmem_M~DUPLICATE_q  & ((!\WideNor0~combout ) # ((!\Equal5~6_combout )))) ) ) # ( !\mem_fwd[31]~122_combout  & ( (!\ldmem_M~DUPLICATE_q  & 
// (((memaddr_M[31])))) # (\ldmem_M~DUPLICATE_q  & (\WideNor0~combout  & (!\Equal5~6_combout ))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\Equal5~6_combout ),
	.datac(!\ldmem_M~DUPLICATE_q ),
	.datad(!memaddr_M[31]),
	.datae(gnd),
	.dataf(!\mem_fwd[31]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[31]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[31]~123 .extended_lut = "off";
defparam \mem_fwd[31]~123 .lut_mask = 64'h04F404F40EFE0EFE;
defparam \mem_fwd[31]~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y12_N37
dffeas \regs[10][31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[31]~123_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][31] .is_wysiwyg = "true";
defparam \regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \regs[15][31]~q  & ( \regs[5][31]~q  & ( ((!\imem~11_combout  & (\regs[10][31]~q )) # (\imem~11_combout  & ((\regs[0][31]~q )))) # (\imem~10_combout ) ) ) ) # ( !\regs[15][31]~q  & ( \regs[5][31]~q  & ( (!\imem~11_combout  & 
// (\regs[10][31]~q  & (!\imem~10_combout ))) # (\imem~11_combout  & (((\regs[0][31]~q ) # (\imem~10_combout )))) ) ) ) # ( \regs[15][31]~q  & ( !\regs[5][31]~q  & ( (!\imem~11_combout  & (((\imem~10_combout )) # (\regs[10][31]~q ))) # (\imem~11_combout  & 
// (((!\imem~10_combout  & \regs[0][31]~q )))) ) ) ) # ( !\regs[15][31]~q  & ( !\regs[5][31]~q  & ( (!\imem~10_combout  & ((!\imem~11_combout  & (\regs[10][31]~q )) # (\imem~11_combout  & ((\regs[0][31]~q ))))) ) ) )

	.dataa(!\regs[10][31]~q ),
	.datab(!\imem~11_combout ),
	.datac(!\imem~10_combout ),
	.datad(!\regs[0][31]~q ),
	.datae(!\regs[15][31]~q ),
	.dataf(!\regs[5][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N6
cyclonev_lcell_comb \RSreg_D[31]~43 (
// Equation(s):
// \RSreg_D[31]~43_combout  = ( \rs_match_M~combout  & ( \comb~3_combout  & ( (!alufunc_A[0] & \Selector25~1_combout ) ) ) ) # ( !\rs_match_M~combout  & ( \comb~3_combout  & ( (!alufunc_A[0] & \Selector25~1_combout ) ) ) ) # ( \rs_match_M~combout  & ( 
// !\comb~3_combout  & ( \mem_fwd[31]~123_combout  ) ) ) # ( !\rs_match_M~combout  & ( !\comb~3_combout  & ( \Mux0~0_combout  ) ) )

	.dataa(!\Mux0~0_combout ),
	.datab(!alufunc_A[0]),
	.datac(!\mem_fwd[31]~123_combout ),
	.datad(!\Selector25~1_combout ),
	.datae(!\rs_match_M~combout ),
	.dataf(!\comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[31]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[31]~43 .extended_lut = "off";
defparam \RSreg_D[31]~43 .lut_mask = 64'h55550F0F00CC00CC;
defparam \RSreg_D[31]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \aluin1_A[31] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSreg_D[31]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[31] .is_wysiwyg = "true";
defparam \aluin1_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N30
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( \ShiftRight0~14_combout  & ( \ShiftRight0~6_combout  & ( (!aluin2_A[3]) # ((!aluin2_A[2] & ((\ShiftRight0~7_combout ))) # (aluin2_A[2] & (\ShiftRight0~8_combout ))) ) ) ) # ( !\ShiftRight0~14_combout  & ( 
// \ShiftRight0~6_combout  & ( (!aluin2_A[3] & (((aluin2_A[2])))) # (aluin2_A[3] & ((!aluin2_A[2] & ((\ShiftRight0~7_combout ))) # (aluin2_A[2] & (\ShiftRight0~8_combout )))) ) ) ) # ( \ShiftRight0~14_combout  & ( !\ShiftRight0~6_combout  & ( (!aluin2_A[3] & 
// (((!aluin2_A[2])))) # (aluin2_A[3] & ((!aluin2_A[2] & ((\ShiftRight0~7_combout ))) # (aluin2_A[2] & (\ShiftRight0~8_combout )))) ) ) ) # ( !\ShiftRight0~14_combout  & ( !\ShiftRight0~6_combout  & ( (aluin2_A[3] & ((!aluin2_A[2] & ((\ShiftRight0~7_combout 
// ))) # (aluin2_A[2] & (\ShiftRight0~8_combout )))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~8_combout ),
	.datac(!\ShiftRight0~7_combout ),
	.datad(!aluin2_A[2]),
	.datae(!\ShiftRight0~14_combout ),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N30
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( \ShiftRight0~9_combout  & ( ((!aluin2_A[2] & !aluin2_A[3])) # (aluin1_A[31]) ) ) # ( !\ShiftRight0~9_combout  & ( (aluin1_A[31] & ((aluin2_A[3]) # (aluin2_A[2]))) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin2_A[3]),
	.datac(!aluin1_A[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h070707078F8F8F8F;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N48
cyclonev_lcell_comb \Selector44~2 (
// Equation(s):
// \Selector44~2_combout  = ( \ShiftRight0~33_combout  & ( \ShiftRight0~34_combout  & ( (\Selector56~11_combout  & ((\ShiftRight0~5_combout ) # (aluin1_A[31]))) ) ) ) # ( !\ShiftRight0~33_combout  & ( \ShiftRight0~34_combout  & ( (\Selector56~11_combout  & 
// ((!\ShiftRight0~5_combout  & (aluin1_A[31])) # (\ShiftRight0~5_combout  & ((aluin2_A[4]))))) ) ) ) # ( \ShiftRight0~33_combout  & ( !\ShiftRight0~34_combout  & ( (\Selector56~11_combout  & ((!\ShiftRight0~5_combout  & (aluin1_A[31])) # 
// (\ShiftRight0~5_combout  & ((!aluin2_A[4]))))) ) ) ) # ( !\ShiftRight0~33_combout  & ( !\ShiftRight0~34_combout  & ( (aluin1_A[31] & (\Selector56~11_combout  & !\ShiftRight0~5_combout )) ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!\Selector56~11_combout ),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!aluin2_A[4]),
	.datae(!\ShiftRight0~33_combout ),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~2 .extended_lut = "off";
defparam \Selector44~2 .lut_mask = 64'h1010131010131313;
defparam \Selector44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N6
cyclonev_lcell_comb \Selector44~3 (
// Equation(s):
// \Selector44~3_combout  = ( \Selector44~2_combout  & ( !alufunc_A[0] ) ) # ( !\Selector44~2_combout  & ( (!\Selector44~1_combout  & (!alufunc_A[4] & !alufunc_A[0])) ) )

	.dataa(!\Selector44~1_combout ),
	.datab(!alufunc_A[4]),
	.datac(!alufunc_A[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~3 .extended_lut = "off";
defparam \Selector44~3 .lut_mask = 64'h80808080F0F0F0F0;
defparam \Selector44~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N57
cyclonev_lcell_comb \regs[6][12]~feeder (
// Equation(s):
// \regs[6][12]~feeder_combout  = ( \mem_fwd[12]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[12]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][12]~feeder .extended_lut = "off";
defparam \regs[6][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N58
dffeas \regs[6][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][12] .is_wysiwyg = "true";
defparam \regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N44
dffeas \regs[7][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][12] .is_wysiwyg = "true";
defparam \regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N12
cyclonev_lcell_comb \regs[4][12]~feeder (
// Equation(s):
// \regs[4][12]~feeder_combout  = ( \mem_fwd[12]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[12]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][12]~feeder .extended_lut = "off";
defparam \regs[4][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N14
dffeas \regs[4][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][12] .is_wysiwyg = "true";
defparam \regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N42
cyclonev_lcell_comb \Mux51~1 (
// Equation(s):
// \Mux51~1_combout  = ( \regs[7][12]~q  & ( \regs[4][12]~q  & ( (!\imem~32_combout  & (((\imem~33_combout )) # (\regs[5][12]~q ))) # (\imem~32_combout  & (((!\imem~33_combout ) # (\regs[6][12]~q )))) ) ) ) # ( !\regs[7][12]~q  & ( \regs[4][12]~q  & ( 
// (!\imem~32_combout  & (((\imem~33_combout )) # (\regs[5][12]~q ))) # (\imem~32_combout  & (((\regs[6][12]~q  & \imem~33_combout )))) ) ) ) # ( \regs[7][12]~q  & ( !\regs[4][12]~q  & ( (!\imem~32_combout  & (\regs[5][12]~q  & ((!\imem~33_combout )))) # 
// (\imem~32_combout  & (((!\imem~33_combout ) # (\regs[6][12]~q )))) ) ) ) # ( !\regs[7][12]~q  & ( !\regs[4][12]~q  & ( (!\imem~32_combout  & (\regs[5][12]~q  & ((!\imem~33_combout )))) # (\imem~32_combout  & (((\regs[6][12]~q  & \imem~33_combout )))) ) ) 
// )

	.dataa(!\regs[5][12]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[6][12]~q ),
	.datad(!\imem~33_combout ),
	.datae(!\regs[7][12]~q ),
	.dataf(!\regs[4][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~1 .extended_lut = "off";
defparam \Mux51~1 .lut_mask = 64'h4403770344CF77CF;
defparam \Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N29
dffeas \regs[1][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][12] .is_wysiwyg = "true";
defparam \regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \regs[2][12]~feeder (
// Equation(s):
// \regs[2][12]~feeder_combout  = ( \mem_fwd[12]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[12]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][12]~feeder .extended_lut = "off";
defparam \regs[2][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N43
dffeas \regs[2][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][12] .is_wysiwyg = "true";
defparam \regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N17
dffeas \regs[3][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][12] .is_wysiwyg = "true";
defparam \regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N15
cyclonev_lcell_comb \Mux51~0 (
// Equation(s):
// \Mux51~0_combout  = ( \regs[3][12]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[0][12]~q )) # (\imem~32_combout  & ((\regs[2][12]~q ))) ) ) ) # ( !\regs[3][12]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[0][12]~q )) # 
// (\imem~32_combout  & ((\regs[2][12]~q ))) ) ) ) # ( \regs[3][12]~q  & ( !\imem~33_combout  & ( (\imem~32_combout ) # (\regs[1][12]~q ) ) ) ) # ( !\regs[3][12]~q  & ( !\imem~33_combout  & ( (\regs[1][12]~q  & !\imem~32_combout ) ) ) )

	.dataa(!\regs[1][12]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[0][12]~q ),
	.datad(!\regs[2][12]~q ),
	.datae(!\regs[3][12]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~0 .extended_lut = "off";
defparam \Mux51~0 .lut_mask = 64'h444477770C3F0C3F;
defparam \Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N36
cyclonev_lcell_comb \regs[13][12]~feeder (
// Equation(s):
// \regs[13][12]~feeder_combout  = ( \mem_fwd[12]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[12]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][12]~feeder .extended_lut = "off";
defparam \regs[13][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N37
dffeas \regs[13][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][12] .is_wysiwyg = "true";
defparam \regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N14
dffeas \regs[14][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][12] .is_wysiwyg = "true";
defparam \regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \regs[12][12]~feeder (
// Equation(s):
// \regs[12][12]~feeder_combout  = ( \mem_fwd[12]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[12]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][12]~feeder .extended_lut = "off";
defparam \regs[12][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N44
dffeas \regs[12][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][12] .is_wysiwyg = "true";
defparam \regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \Mux51~3 (
// Equation(s):
// \Mux51~3_combout  = ( \regs[14][12]~q  & ( \regs[12][12]~q  & ( ((!\imem~32_combout  & (\regs[13][12]~q )) # (\imem~32_combout  & ((\regs[15][12]~q )))) # (\imem~33_combout ) ) ) ) # ( !\regs[14][12]~q  & ( \regs[12][12]~q  & ( (!\imem~33_combout  & 
// ((!\imem~32_combout  & (\regs[13][12]~q )) # (\imem~32_combout  & ((\regs[15][12]~q ))))) # (\imem~33_combout  & (((!\imem~32_combout )))) ) ) ) # ( \regs[14][12]~q  & ( !\regs[12][12]~q  & ( (!\imem~33_combout  & ((!\imem~32_combout  & (\regs[13][12]~q 
// )) # (\imem~32_combout  & ((\regs[15][12]~q ))))) # (\imem~33_combout  & (((\imem~32_combout )))) ) ) ) # ( !\regs[14][12]~q  & ( !\regs[12][12]~q  & ( (!\imem~33_combout  & ((!\imem~32_combout  & (\regs[13][12]~q )) # (\imem~32_combout  & 
// ((\regs[15][12]~q ))))) ) ) )

	.dataa(!\regs[13][12]~q ),
	.datab(!\regs[15][12]~q ),
	.datac(!\imem~33_combout ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[14][12]~q ),
	.dataf(!\regs[12][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~3 .extended_lut = "off";
defparam \Mux51~3 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N36
cyclonev_lcell_comb \regs[9][12]~feeder (
// Equation(s):
// \regs[9][12]~feeder_combout  = ( \mem_fwd[12]~15_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[12]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][12]~feeder .extended_lut = "off";
defparam \regs[9][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N37
dffeas \regs[9][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][12] .is_wysiwyg = "true";
defparam \regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N13
dffeas \regs[8][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][12] .is_wysiwyg = "true";
defparam \regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N20
dffeas \regs[11][12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[12]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][12] .is_wysiwyg = "true";
defparam \regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N18
cyclonev_lcell_comb \Mux51~2 (
// Equation(s):
// \Mux51~2_combout  = ( \regs[11][12]~q  & ( \imem~32_combout  & ( (!\imem~33_combout ) # (\regs[10][12]~q ) ) ) ) # ( !\regs[11][12]~q  & ( \imem~32_combout  & ( (\imem~33_combout  & \regs[10][12]~q ) ) ) ) # ( \regs[11][12]~q  & ( !\imem~32_combout  & ( 
// (!\imem~33_combout  & (\regs[9][12]~q )) # (\imem~33_combout  & ((\regs[8][12]~q ))) ) ) ) # ( !\regs[11][12]~q  & ( !\imem~32_combout  & ( (!\imem~33_combout  & (\regs[9][12]~q )) # (\imem~33_combout  & ((\regs[8][12]~q ))) ) ) )

	.dataa(!\regs[9][12]~q ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[8][12]~q ),
	.datad(!\regs[10][12]~q ),
	.datae(!\regs[11][12]~q ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~2 .extended_lut = "off";
defparam \Mux51~2 .lut_mask = 64'h474747470033CCFF;
defparam \Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y10_N36
cyclonev_lcell_comb \Mux51~4 (
// Equation(s):
// \Mux51~4_combout  = ( \Mux51~3_combout  & ( \Mux51~2_combout  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & (\Mux51~1_combout )) # (\imem~31_combout  & ((\Mux51~0_combout )))) ) ) ) # ( !\Mux51~3_combout  & ( \Mux51~2_combout  & ( (!\imem~30_combout  
// & (((\imem~31_combout )))) # (\imem~30_combout  & ((!\imem~31_combout  & (\Mux51~1_combout )) # (\imem~31_combout  & ((\Mux51~0_combout ))))) ) ) ) # ( \Mux51~3_combout  & ( !\Mux51~2_combout  & ( (!\imem~30_combout  & (((!\imem~31_combout )))) # 
// (\imem~30_combout  & ((!\imem~31_combout  & (\Mux51~1_combout )) # (\imem~31_combout  & ((\Mux51~0_combout ))))) ) ) ) # ( !\Mux51~3_combout  & ( !\Mux51~2_combout  & ( (\imem~30_combout  & ((!\imem~31_combout  & (\Mux51~1_combout )) # (\imem~31_combout  
// & ((\Mux51~0_combout ))))) ) ) )

	.dataa(!\Mux51~1_combout ),
	.datab(!\Mux51~0_combout ),
	.datac(!\imem~30_combout ),
	.datad(!\imem~31_combout ),
	.datae(!\Mux51~3_combout ),
	.dataf(!\Mux51~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux51~4 .extended_lut = "off";
defparam \Mux51~4 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N57
cyclonev_lcell_comb \RTval_D[12]~2 (
// Equation(s):
// \RTval_D[12]~2_combout  = ( \mem_fwd[12]~15_combout  & ( \Mux51~4_combout  & ( (!\rt_match_A~combout ) # (\Selector44~3_combout ) ) ) ) # ( !\mem_fwd[12]~15_combout  & ( \Mux51~4_combout  & ( (!\rt_match_A~combout  & ((!\rt_match_M~combout ))) # 
// (\rt_match_A~combout  & (\Selector44~3_combout )) ) ) ) # ( \mem_fwd[12]~15_combout  & ( !\Mux51~4_combout  & ( (!\rt_match_A~combout  & ((\rt_match_M~combout ))) # (\rt_match_A~combout  & (\Selector44~3_combout )) ) ) ) # ( !\mem_fwd[12]~15_combout  & ( 
// !\Mux51~4_combout  & ( (\rt_match_A~combout  & \Selector44~3_combout ) ) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\Selector44~3_combout ),
	.datac(gnd),
	.datad(!\rt_match_M~combout ),
	.datae(!\mem_fwd[12]~15_combout ),
	.dataf(!\Mux51~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[12]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[12]~2 .extended_lut = "off";
defparam \RTval_D[12]~2 .lut_mask = 64'h111111BBBB11BBBB;
defparam \RTval_D[12]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \aluin2_A~3 (
// Equation(s):
// \aluin2_A~3_combout  = ( \WideOr2~0_combout  & ( ((\RTval_D[12]~2_combout  & !\comb~5_combout )) # (\aluin2_A~0_combout ) ) ) # ( !\WideOr2~0_combout  & ( (\RTval_D[12]~2_combout ) # (\aluin2_A~0_combout ) ) )

	.dataa(!\aluin2_A~0_combout ),
	.datab(!\RTval_D[12]~2_combout ),
	.datac(!\comb~5_combout ),
	.datad(gnd),
	.datae(!\WideOr2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~3 .extended_lut = "off";
defparam \aluin2_A~3 .lut_mask = 64'h7777757577777575;
defparam \aluin2_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N43
dffeas \aluin2_A[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[12] .is_wysiwyg = "true";
defparam \aluin2_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N48
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( alufunc_A[5] & ( alufunc_A[2] & ( !alufunc_A[3] $ (((!aluin1_A[12]) # (!aluin2_A[12]))) ) ) ) # ( !alufunc_A[5] & ( alufunc_A[2] & ( (pcpred_A[12] & alufunc_A[3]) ) ) )

	.dataa(!pcpred_A[12]),
	.datab(!aluin1_A[12]),
	.datac(!alufunc_A[3]),
	.datad(!aluin2_A[12]),
	.datae(!alufunc_A[5]),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h0000000005050F3C;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N24
cyclonev_lcell_comb \Selector44~1 (
// Equation(s):
// \Selector44~1_combout  = ( \Add4~17_sumout  & ( (!\Selector46~0_combout  & (!\Selector44~0_combout  & ((!\Add3~17_sumout ) # (!\Selector56~1_combout )))) ) ) # ( !\Add4~17_sumout  & ( (!\Selector44~0_combout  & ((!\Add3~17_sumout ) # 
// (!\Selector56~1_combout ))) ) )

	.dataa(!\Add3~17_sumout ),
	.datab(!\Selector46~0_combout ),
	.datac(!\Selector44~0_combout ),
	.datad(!\Selector56~1_combout ),
	.datae(!\Add4~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~1 .extended_lut = "off";
defparam \Selector44~1 .lut_mask = 64'hF0A0C080F0A0C080;
defparam \Selector44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N9
cyclonev_lcell_comb \Selector44~4 (
// Equation(s):
// \Selector44~4_combout  = ( \Selector44~2_combout  ) # ( !\Selector44~2_combout  & ( (!\Selector44~1_combout  & !alufunc_A[4]) ) )

	.dataa(!\Selector44~1_combout ),
	.datab(!alufunc_A[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~4 .extended_lut = "off";
defparam \Selector44~4 .lut_mask = 64'h88888888FFFFFFFF;
defparam \Selector44~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \memaddr_M[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector44~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[12] .is_wysiwyg = "true";
defparam \memaddr_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N42
cyclonev_lcell_comb \Equal5~4 (
// Equation(s):
// \Equal5~4_combout  = ( !memaddr_M[11] & ( memaddr_M[13] & ( (memaddr_M[12] & memaddr_M[14]) ) ) )

	.dataa(gnd),
	.datab(!memaddr_M[12]),
	.datac(!memaddr_M[14]),
	.datad(gnd),
	.datae(!memaddr_M[11]),
	.dataf(!memaddr_M[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~4 .extended_lut = "off";
defparam \Equal5~4 .lut_mask = 64'h0000000003030000;
defparam \Equal5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N0
cyclonev_lcell_comb \Equal5~5 (
// Equation(s):
// \Equal5~5_combout  = ( !memaddr_M[9] & ( (!memaddr_M[8] & (!memaddr_M[10] & memaddr_M[7])) ) )

	.dataa(gnd),
	.datab(!memaddr_M[8]),
	.datac(!memaddr_M[10]),
	.datad(!memaddr_M[7]),
	.datae(gnd),
	.dataf(!memaddr_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~5 .extended_lut = "off";
defparam \Equal5~5 .lut_mask = 64'h00C000C000000000;
defparam \Equal5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N42
cyclonev_lcell_comb \Equal5~3 (
// Equation(s):
// \Equal5~3_combout  = ( memaddr_M[16] & ( memaddr_M[17] & ( (memaddr_M[20] & (memaddr_M[18] & (memaddr_M[19] & memaddr_M[15]))) ) ) )

	.dataa(!memaddr_M[20]),
	.datab(!memaddr_M[18]),
	.datac(!memaddr_M[19]),
	.datad(!memaddr_M[15]),
	.datae(!memaddr_M[16]),
	.dataf(!memaddr_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~3 .extended_lut = "off";
defparam \Equal5~3 .lut_mask = 64'h0000000000000001;
defparam \Equal5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N15
cyclonev_lcell_comb \Equal5~9 (
// Equation(s):
// \Equal5~9_combout  = ( \Equal5~3_combout  & ( (\Equal5~4_combout  & \Equal5~5_combout ) ) )

	.dataa(!\Equal5~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal5~5_combout ),
	.datae(gnd),
	.dataf(!\Equal5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~9 .extended_lut = "off";
defparam \Equal5~9 .lut_mask = 64'h0000000000550055;
defparam \Equal5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \mem_fwd[31]~61 (
// Equation(s):
// \mem_fwd[31]~61_combout  = ( \ldmem_M~DUPLICATE_q  & ( (!\WideNor0~combout ) # ((\Equal5~9_combout  & (\Equal5~8_combout  & \Equal5~0_combout ))) ) )

	.dataa(!\Equal5~9_combout ),
	.datab(!\Equal5~8_combout ),
	.datac(!\Equal5~0_combout ),
	.datad(!\WideNor0~combout ),
	.datae(gnd),
	.dataf(!\ldmem_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[31]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[31]~61 .extended_lut = "off";
defparam \mem_fwd[31]~61 .lut_mask = 64'h00000000FF01FF01;
defparam \mem_fwd[31]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y11_N57
cyclonev_lcell_comb \mem_fwd[19]~84 (
// Equation(s):
// \mem_fwd[19]~84_combout  = ( \mem_fwd[19]~82_combout  & ( !\mem_fwd[19]~81_combout  & ( (!\mem_fwd[31]~61_combout ) # ((!\WideNor0~combout  & ((\mem_fwd[19]~83_combout ) # (dmem_rtl_0_bypass[67])))) ) ) ) # ( !\mem_fwd[19]~82_combout  & ( 
// !\mem_fwd[19]~81_combout  & ( (!\mem_fwd[31]~61_combout ) # ((dmem_rtl_0_bypass[67] & (!\WideNor0~combout  & !\mem_fwd[19]~83_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[67]),
	.datab(!\mem_fwd[31]~61_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!\mem_fwd[19]~83_combout ),
	.datae(!\mem_fwd[19]~82_combout ),
	.dataf(!\mem_fwd[19]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[19]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[19]~84 .extended_lut = "off";
defparam \mem_fwd[19]~84 .lut_mask = 64'hDCCCDCFC00000000;
defparam \mem_fwd[19]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y11_N23
dffeas \regs[6][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][19] .is_wysiwyg = "true";
defparam \regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N20
dffeas \regs[14][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][19] .is_wysiwyg = "true";
defparam \regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y14_N53
dffeas \regs[2][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][19] .is_wysiwyg = "true";
defparam \regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y14_N18
cyclonev_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = ( \regs[14][19]~q  & ( \regs[2][19]~q  & ( (!\imem~30_combout  & (((!\imem~31_combout )) # (\regs[10][19]~q ))) # (\imem~30_combout  & (((\imem~31_combout ) # (\regs[6][19]~q )))) ) ) ) # ( !\regs[14][19]~q  & ( \regs[2][19]~q  & ( 
// (!\imem~30_combout  & (\regs[10][19]~q  & ((\imem~31_combout )))) # (\imem~30_combout  & (((\imem~31_combout ) # (\regs[6][19]~q )))) ) ) ) # ( \regs[14][19]~q  & ( !\regs[2][19]~q  & ( (!\imem~30_combout  & (((!\imem~31_combout )) # (\regs[10][19]~q ))) 
// # (\imem~30_combout  & (((\regs[6][19]~q  & !\imem~31_combout )))) ) ) ) # ( !\regs[14][19]~q  & ( !\regs[2][19]~q  & ( (!\imem~30_combout  & (\regs[10][19]~q  & ((\imem~31_combout )))) # (\imem~30_combout  & (((\regs[6][19]~q  & !\imem~31_combout )))) ) 
// ) )

	.dataa(!\regs[10][19]~q ),
	.datab(!\regs[6][19]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\imem~31_combout ),
	.datae(!\regs[14][19]~q ),
	.dataf(!\regs[2][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~2 .extended_lut = "off";
defparam \Mux44~2 .lut_mask = 64'h0350F350035FF35F;
defparam \Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y12_N6
cyclonev_lcell_comb \regs[4][19]~feeder (
// Equation(s):
// \regs[4][19]~feeder_combout  = ( \mem_fwd[19]~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[19]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][19]~feeder .extended_lut = "off";
defparam \regs[4][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N7
dffeas \regs[4][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][19] .is_wysiwyg = "true";
defparam \regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y12_N44
dffeas \regs[12][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][19] .is_wysiwyg = "true";
defparam \regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N48
cyclonev_lcell_comb \regs[8][19]~feeder (
// Equation(s):
// \regs[8][19]~feeder_combout  = ( \mem_fwd[19]~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[19]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][19]~feeder .extended_lut = "off";
defparam \regs[8][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N50
dffeas \regs[8][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][19] .is_wysiwyg = "true";
defparam \regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y12_N42
cyclonev_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = ( \regs[12][19]~q  & ( \regs[8][19]~q  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & (\regs[4][19]~q )) # (\imem~31_combout  & ((\regs[0][19]~q )))) ) ) ) # ( !\regs[12][19]~q  & ( \regs[8][19]~q  & ( (!\imem~30_combout  & 
// (\imem~31_combout )) # (\imem~30_combout  & ((!\imem~31_combout  & (\regs[4][19]~q )) # (\imem~31_combout  & ((\regs[0][19]~q ))))) ) ) ) # ( \regs[12][19]~q  & ( !\regs[8][19]~q  & ( (!\imem~30_combout  & (!\imem~31_combout )) # (\imem~30_combout  & 
// ((!\imem~31_combout  & (\regs[4][19]~q )) # (\imem~31_combout  & ((\regs[0][19]~q ))))) ) ) ) # ( !\regs[12][19]~q  & ( !\regs[8][19]~q  & ( (\imem~30_combout  & ((!\imem~31_combout  & (\regs[4][19]~q )) # (\imem~31_combout  & ((\regs[0][19]~q ))))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\imem~31_combout ),
	.datac(!\regs[4][19]~q ),
	.datad(!\regs[0][19]~q ),
	.datae(!\regs[12][19]~q ),
	.dataf(!\regs[8][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~0 .extended_lut = "off";
defparam \Mux44~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N30
cyclonev_lcell_comb \regs[1][19]~feeder (
// Equation(s):
// \regs[1][19]~feeder_combout  = ( \mem_fwd[19]~84_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[19]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][19]~feeder .extended_lut = "off";
defparam \regs[1][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N31
dffeas \regs[1][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][19] .is_wysiwyg = "true";
defparam \regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N37
dffeas \regs[9][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][19] .is_wysiwyg = "true";
defparam \regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y13_N20
dffeas \regs[13][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][19] .is_wysiwyg = "true";
defparam \regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N18
cyclonev_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = ( \regs[13][19]~q  & ( \regs[5][19]~q  & ( (!\imem~31_combout ) # ((!\imem~30_combout  & ((\regs[9][19]~q ))) # (\imem~30_combout  & (\regs[1][19]~q ))) ) ) ) # ( !\regs[13][19]~q  & ( \regs[5][19]~q  & ( (!\imem~31_combout  & 
// (((\imem~30_combout )))) # (\imem~31_combout  & ((!\imem~30_combout  & ((\regs[9][19]~q ))) # (\imem~30_combout  & (\regs[1][19]~q )))) ) ) ) # ( \regs[13][19]~q  & ( !\regs[5][19]~q  & ( (!\imem~31_combout  & (((!\imem~30_combout )))) # (\imem~31_combout 
//  & ((!\imem~30_combout  & ((\regs[9][19]~q ))) # (\imem~30_combout  & (\regs[1][19]~q )))) ) ) ) # ( !\regs[13][19]~q  & ( !\regs[5][19]~q  & ( (\imem~31_combout  & ((!\imem~30_combout  & ((\regs[9][19]~q ))) # (\imem~30_combout  & (\regs[1][19]~q )))) ) 
// ) )

	.dataa(!\regs[1][19]~q ),
	.datab(!\regs[9][19]~q ),
	.datac(!\imem~31_combout ),
	.datad(!\imem~30_combout ),
	.datae(!\regs[13][19]~q ),
	.dataf(!\regs[5][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~1 .extended_lut = "off";
defparam \Mux44~1 .lut_mask = 64'h0305F30503F5F3F5;
defparam \Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N46
dffeas \regs[7][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][19] .is_wysiwyg = "true";
defparam \regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N53
dffeas \regs[3][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][19] .is_wysiwyg = "true";
defparam \regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y14_N35
dffeas \regs[11][19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[19]~84_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][19] .is_wysiwyg = "true";
defparam \regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N33
cyclonev_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = ( \regs[11][19]~q  & ( \imem~31_combout  & ( (!\imem~30_combout ) # (\regs[3][19]~q ) ) ) ) # ( !\regs[11][19]~q  & ( \imem~31_combout  & ( (\imem~30_combout  & \regs[3][19]~q ) ) ) ) # ( \regs[11][19]~q  & ( !\imem~31_combout  & ( 
// (!\imem~30_combout  & ((\regs[15][19]~q ))) # (\imem~30_combout  & (\regs[7][19]~q )) ) ) ) # ( !\regs[11][19]~q  & ( !\imem~31_combout  & ( (!\imem~30_combout  & ((\regs[15][19]~q ))) # (\imem~30_combout  & (\regs[7][19]~q )) ) ) )

	.dataa(!\regs[7][19]~q ),
	.datab(!\regs[15][19]~q ),
	.datac(!\imem~30_combout ),
	.datad(!\regs[3][19]~q ),
	.datae(!\regs[11][19]~q ),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~3 .extended_lut = "off";
defparam \Mux44~3 .lut_mask = 64'h35353535000FF0FF;
defparam \Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y14_N48
cyclonev_lcell_comb \Mux44~4 (
// Equation(s):
// \Mux44~4_combout  = ( \imem~32_combout  & ( \Mux44~3_combout  & ( (!\imem~33_combout ) # (\Mux44~2_combout ) ) ) ) # ( !\imem~32_combout  & ( \Mux44~3_combout  & ( (!\imem~33_combout  & ((\Mux44~1_combout ))) # (\imem~33_combout  & (\Mux44~0_combout )) ) 
// ) ) # ( \imem~32_combout  & ( !\Mux44~3_combout  & ( (\imem~33_combout  & \Mux44~2_combout ) ) ) ) # ( !\imem~32_combout  & ( !\Mux44~3_combout  & ( (!\imem~33_combout  & ((\Mux44~1_combout ))) # (\imem~33_combout  & (\Mux44~0_combout )) ) ) )

	.dataa(!\imem~33_combout ),
	.datab(!\Mux44~2_combout ),
	.datac(!\Mux44~0_combout ),
	.datad(!\Mux44~1_combout ),
	.datae(!\imem~32_combout ),
	.dataf(!\Mux44~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~4 .extended_lut = "off";
defparam \Mux44~4 .lut_mask = 64'h05AF111105AFBBBB;
defparam \Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N48
cyclonev_lcell_comb \RTval_D[19]~20 (
// Equation(s):
// \RTval_D[19]~20_combout  = ( \rt_match_A~combout  & ( \Selector37~2_combout  & ( !alufunc_A[0] ) ) ) # ( !\rt_match_A~combout  & ( \Selector37~2_combout  & ( (!\rt_match_M~combout  & ((\Mux44~4_combout ))) # (\rt_match_M~combout  & 
// (\mem_fwd[19]~84_combout )) ) ) ) # ( !\rt_match_A~combout  & ( !\Selector37~2_combout  & ( (!\rt_match_M~combout  & ((\Mux44~4_combout ))) # (\rt_match_M~combout  & (\mem_fwd[19]~84_combout )) ) ) )

	.dataa(!\rt_match_M~combout ),
	.datab(!\mem_fwd[19]~84_combout ),
	.datac(!\Mux44~4_combout ),
	.datad(!alufunc_A[0]),
	.datae(!\rt_match_A~combout ),
	.dataf(!\Selector37~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[19]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[19]~20 .extended_lut = "off";
defparam \RTval_D[19]~20 .lut_mask = 64'h1B1B00001B1BFF00;
defparam \RTval_D[19]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N12
cyclonev_lcell_comb \aluin2_A~21 (
// Equation(s):
// \aluin2_A~21_combout  = ( \comb~5_combout  & ( \RTval_D[19]~20_combout  & ( (!\WideOr2~0_combout ) # (\aluin2_A~0_combout ) ) ) ) # ( !\comb~5_combout  & ( \RTval_D[19]~20_combout  ) ) # ( \comb~5_combout  & ( !\RTval_D[19]~20_combout  & ( 
// \aluin2_A~0_combout  ) ) ) # ( !\comb~5_combout  & ( !\RTval_D[19]~20_combout  & ( \aluin2_A~0_combout  ) ) )

	.dataa(!\aluin2_A~0_combout ),
	.datab(gnd),
	.datac(!\WideOr2~0_combout ),
	.datad(gnd),
	.datae(!\comb~5_combout ),
	.dataf(!\RTval_D[19]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~21 .extended_lut = "off";
defparam \aluin2_A~21 .lut_mask = 64'h55555555FFFFF5F5;
defparam \aluin2_A~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \aluin2_A[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[19] .is_wysiwyg = "true";
defparam \aluin2_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N48
cyclonev_lcell_comb \Selector37~2 (
// Equation(s):
// \Selector37~2_combout  = ( \Add3~81_sumout  & ( ((!\Selector37~1_combout ) # ((\Selector48~0_combout  & \Add4~81_sumout ))) # (\Selector49~0_combout ) ) ) # ( !\Add3~81_sumout  & ( (!\Selector37~1_combout ) # ((\Selector48~0_combout  & \Add4~81_sumout )) 
// ) )

	.dataa(!\Selector49~0_combout ),
	.datab(!\Selector48~0_combout ),
	.datac(!\Add4~81_sumout ),
	.datad(!\Selector37~1_combout ),
	.datae(gnd),
	.dataf(!\Add3~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~2 .extended_lut = "off";
defparam \Selector37~2 .lut_mask = 64'hFF03FF03FF57FF57;
defparam \Selector37~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N50
dffeas \memaddr_M[19] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector37~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[19] .is_wysiwyg = "true";
defparam \memaddr_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N36
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( !memaddr_M[17] & ( (!memaddr_M[19] & (!memaddr_M[16] & !memaddr_M[18])) ) )

	.dataa(!memaddr_M[19]),
	.datab(gnd),
	.datac(!memaddr_M[16]),
	.datad(!memaddr_M[18]),
	.datae(gnd),
	.dataf(!memaddr_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'hA000A00000000000;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N45
cyclonev_lcell_comb \mem_fwd[4]~7 (
// Equation(s):
// \mem_fwd[4]~7_combout  = ( \WideNor0~3_combout  & ( (\WideNor0~0_combout  & (\WideNor0~2_combout  & (\ldmem_M~DUPLICATE_q  & \WideNor0~1_combout ))) ) )

	.dataa(!\WideNor0~0_combout ),
	.datab(!\WideNor0~2_combout ),
	.datac(!\ldmem_M~DUPLICATE_q ),
	.datad(!\WideNor0~1_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[4]~7 .extended_lut = "off";
defparam \mem_fwd[4]~7 .lut_mask = 64'h0000000000010001;
defparam \mem_fwd[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y14_N48
cyclonev_lcell_comb \mem_fwd[20]~144 (
// Equation(s):
// \mem_fwd[20]~144_combout  = ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((\mem_fwd[4]~7_combout  & ((!\mem_fwd[20]~80_combout  & ((dmem_rtl_0_bypass[69]))) # (\mem_fwd[20]~80_combout  & (\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ))))) 
// # (\mem_fwd[20]~79_combout ) ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( ((\mem_fwd[4]~7_combout  & ((!\mem_fwd[20]~80_combout  & ((dmem_rtl_0_bypass[69]))) # (\mem_fwd[20]~80_combout  & (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout 
// ))))) # (\mem_fwd[20]~79_combout ) ) )

	.dataa(!\mem_fwd[4]~7_combout ),
	.datab(!\mem_fwd[20]~79_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datad(!\mem_fwd[20]~80_combout ),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!dmem_rtl_0_bypass[69]),
	.datag(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[20]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[20]~144 .extended_lut = "on";
defparam \mem_fwd[20]~144 .lut_mask = 64'h3337333777377737;
defparam \mem_fwd[20]~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y12_N40
dffeas \regs[5][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~144_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][20] .is_wysiwyg = "true";
defparam \regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N10
dffeas \regs[6][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~144_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][20] .is_wysiwyg = "true";
defparam \regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N20
dffeas \regs[7][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~144_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][20] .is_wysiwyg = "true";
defparam \regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N25
dffeas \regs[4][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~144_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][20] .is_wysiwyg = "true";
defparam \regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N18
cyclonev_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = ( \regs[7][20]~q  & ( \regs[4][20]~q  & ( (!\imem~33_combout  & (((\imem~32_combout )) # (\regs[5][20]~q ))) # (\imem~33_combout  & (((!\imem~32_combout ) # (\regs[6][20]~q )))) ) ) ) # ( !\regs[7][20]~q  & ( \regs[4][20]~q  & ( 
// (!\imem~33_combout  & (\regs[5][20]~q  & ((!\imem~32_combout )))) # (\imem~33_combout  & (((!\imem~32_combout ) # (\regs[6][20]~q )))) ) ) ) # ( \regs[7][20]~q  & ( !\regs[4][20]~q  & ( (!\imem~33_combout  & (((\imem~32_combout )) # (\regs[5][20]~q ))) # 
// (\imem~33_combout  & (((\regs[6][20]~q  & \imem~32_combout )))) ) ) ) # ( !\regs[7][20]~q  & ( !\regs[4][20]~q  & ( (!\imem~33_combout  & (\regs[5][20]~q  & ((!\imem~32_combout )))) # (\imem~33_combout  & (((\regs[6][20]~q  & \imem~32_combout )))) ) ) )

	.dataa(!\regs[5][20]~q ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[6][20]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[7][20]~q ),
	.dataf(!\regs[4][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~1 .extended_lut = "off";
defparam \Mux43~1 .lut_mask = 64'h440344CF770377CF;
defparam \Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y13_N54
cyclonev_lcell_comb \regs[13][20]~feeder (
// Equation(s):
// \regs[13][20]~feeder_combout  = ( \mem_fwd[20]~144_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[20]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][20]~feeder .extended_lut = "off";
defparam \regs[13][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N55
dffeas \regs[13][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[13][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][20] .is_wysiwyg = "true";
defparam \regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N39
cyclonev_lcell_comb \regs[12][20]~feeder (
// Equation(s):
// \regs[12][20]~feeder_combout  = ( \mem_fwd[20]~144_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[20]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][20]~feeder .extended_lut = "off";
defparam \regs[12][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y12_N40
dffeas \regs[12][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][20] .is_wysiwyg = "true";
defparam \regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N20
dffeas \regs[14][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~144_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][20] .is_wysiwyg = "true";
defparam \regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N18
cyclonev_lcell_comb \Mux43~3 (
// Equation(s):
// \Mux43~3_combout  = ( \regs[14][20]~q  & ( \imem~33_combout  & ( (\imem~32_combout ) # (\regs[12][20]~q ) ) ) ) # ( !\regs[14][20]~q  & ( \imem~33_combout  & ( (\regs[12][20]~q  & !\imem~32_combout ) ) ) ) # ( \regs[14][20]~q  & ( !\imem~33_combout  & ( 
// (!\imem~32_combout  & ((\regs[13][20]~q ))) # (\imem~32_combout  & (\regs[15][20]~q )) ) ) ) # ( !\regs[14][20]~q  & ( !\imem~33_combout  & ( (!\imem~32_combout  & ((\regs[13][20]~q ))) # (\imem~32_combout  & (\regs[15][20]~q )) ) ) )

	.dataa(!\regs[15][20]~q ),
	.datab(!\regs[13][20]~q ),
	.datac(!\regs[12][20]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[14][20]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~3 .extended_lut = "off";
defparam \Mux43~3 .lut_mask = 64'h335533550F000FFF;
defparam \Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N12
cyclonev_lcell_comb \regs[8][20]~feeder (
// Equation(s):
// \regs[8][20]~feeder_combout  = ( \mem_fwd[20]~144_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[20]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][20]~feeder .extended_lut = "off";
defparam \regs[8][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N13
dffeas \regs[8][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][20] .is_wysiwyg = "true";
defparam \regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N52
dffeas \regs[9][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~144_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][20] .is_wysiwyg = "true";
defparam \regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N56
dffeas \regs[11][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~144_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][20] .is_wysiwyg = "true";
defparam \regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N54
cyclonev_lcell_comb \Mux43~2 (
// Equation(s):
// \Mux43~2_combout  = ( \regs[11][20]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[8][20]~q )) # (\imem~32_combout  & ((\regs[10][20]~q ))) ) ) ) # ( !\regs[11][20]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[8][20]~q )) # 
// (\imem~32_combout  & ((\regs[10][20]~q ))) ) ) ) # ( \regs[11][20]~q  & ( !\imem~33_combout  & ( (\imem~32_combout ) # (\regs[9][20]~q ) ) ) ) # ( !\regs[11][20]~q  & ( !\imem~33_combout  & ( (\regs[9][20]~q  & !\imem~32_combout ) ) ) )

	.dataa(!\regs[8][20]~q ),
	.datab(!\regs[10][20]~q ),
	.datac(!\regs[9][20]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[11][20]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~2 .extended_lut = "off";
defparam \Mux43~2 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y13_N27
cyclonev_lcell_comb \regs[1][20]~feeder (
// Equation(s):
// \regs[1][20]~feeder_combout  = ( \mem_fwd[20]~144_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[20]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][20]~feeder .extended_lut = "off";
defparam \regs[1][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N29
dffeas \regs[1][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][20] .is_wysiwyg = "true";
defparam \regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N14
dffeas \regs[3][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[20]~144_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][20] .is_wysiwyg = "true";
defparam \regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N18
cyclonev_lcell_comb \regs[2][20]~feeder (
// Equation(s):
// \regs[2][20]~feeder_combout  = ( \mem_fwd[20]~144_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[20]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][20]~feeder .extended_lut = "off";
defparam \regs[2][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N19
dffeas \regs[2][20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][20] .is_wysiwyg = "true";
defparam \regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N12
cyclonev_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = ( \regs[3][20]~q  & ( \regs[2][20]~q  & ( ((!\imem~33_combout  & (\regs[1][20]~q )) # (\imem~33_combout  & ((\regs[0][20]~q )))) # (\imem~32_combout ) ) ) ) # ( !\regs[3][20]~q  & ( \regs[2][20]~q  & ( (!\imem~33_combout  & 
// (\regs[1][20]~q  & ((!\imem~32_combout )))) # (\imem~33_combout  & (((\imem~32_combout ) # (\regs[0][20]~q )))) ) ) ) # ( \regs[3][20]~q  & ( !\regs[2][20]~q  & ( (!\imem~33_combout  & (((\imem~32_combout )) # (\regs[1][20]~q ))) # (\imem~33_combout  & 
// (((\regs[0][20]~q  & !\imem~32_combout )))) ) ) ) # ( !\regs[3][20]~q  & ( !\regs[2][20]~q  & ( (!\imem~32_combout  & ((!\imem~33_combout  & (\regs[1][20]~q )) # (\imem~33_combout  & ((\regs[0][20]~q ))))) ) ) )

	.dataa(!\regs[1][20]~q ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[0][20]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[3][20]~q ),
	.dataf(!\regs[2][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~0 .extended_lut = "off";
defparam \Mux43~0 .lut_mask = 64'h470047CC473347FF;
defparam \Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N36
cyclonev_lcell_comb \Mux43~4 (
// Equation(s):
// \Mux43~4_combout  = ( \Mux43~2_combout  & ( \Mux43~0_combout  & ( ((!\imem~30_combout  & ((\Mux43~3_combout ))) # (\imem~30_combout  & (\Mux43~1_combout ))) # (\imem~31_combout ) ) ) ) # ( !\Mux43~2_combout  & ( \Mux43~0_combout  & ( (!\imem~31_combout  & 
// ((!\imem~30_combout  & ((\Mux43~3_combout ))) # (\imem~30_combout  & (\Mux43~1_combout )))) # (\imem~31_combout  & (((\imem~30_combout )))) ) ) ) # ( \Mux43~2_combout  & ( !\Mux43~0_combout  & ( (!\imem~31_combout  & ((!\imem~30_combout  & 
// ((\Mux43~3_combout ))) # (\imem~30_combout  & (\Mux43~1_combout )))) # (\imem~31_combout  & (((!\imem~30_combout )))) ) ) ) # ( !\Mux43~2_combout  & ( !\Mux43~0_combout  & ( (!\imem~31_combout  & ((!\imem~30_combout  & ((\Mux43~3_combout ))) # 
// (\imem~30_combout  & (\Mux43~1_combout )))) ) ) )

	.dataa(!\imem~31_combout ),
	.datab(!\Mux43~1_combout ),
	.datac(!\Mux43~3_combout ),
	.datad(!\imem~30_combout ),
	.datae(!\Mux43~2_combout ),
	.dataf(!\Mux43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~4 .extended_lut = "off";
defparam \Mux43~4 .lut_mask = 64'h0A225F220A775F77;
defparam \Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y14_N39
cyclonev_lcell_comb \RTval_D[20]~19 (
// Equation(s):
// \RTval_D[20]~19_combout  = ( \rt_match_M~combout  & ( \rt_match_A~combout  & ( (\Selector36~2_combout  & !alufunc_A[0]) ) ) ) # ( !\rt_match_M~combout  & ( \rt_match_A~combout  & ( (\Selector36~2_combout  & !alufunc_A[0]) ) ) ) # ( \rt_match_M~combout  & 
// ( !\rt_match_A~combout  & ( \mem_fwd[20]~144_combout  ) ) ) # ( !\rt_match_M~combout  & ( !\rt_match_A~combout  & ( \Mux43~4_combout  ) ) )

	.dataa(!\Selector36~2_combout ),
	.datab(!\Mux43~4_combout ),
	.datac(!alufunc_A[0]),
	.datad(!\mem_fwd[20]~144_combout ),
	.datae(!\rt_match_M~combout ),
	.dataf(!\rt_match_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[20]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[20]~19 .extended_lut = "off";
defparam \RTval_D[20]~19 .lut_mask = 64'h333300FF50505050;
defparam \RTval_D[20]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y14_N39
cyclonev_lcell_comb \aluin2_A~20 (
// Equation(s):
// \aluin2_A~20_combout  = ( \comb~5_combout  & ( \RTval_D[20]~19_combout  & ( (!\WideOr2~0_combout ) # (\aluin2_A~0_combout ) ) ) ) # ( !\comb~5_combout  & ( \RTval_D[20]~19_combout  ) ) # ( \comb~5_combout  & ( !\RTval_D[20]~19_combout  & ( 
// \aluin2_A~0_combout  ) ) ) # ( !\comb~5_combout  & ( !\RTval_D[20]~19_combout  & ( \aluin2_A~0_combout  ) ) )

	.dataa(!\aluin2_A~0_combout ),
	.datab(gnd),
	.datac(!\WideOr2~0_combout ),
	.datad(gnd),
	.datae(!\comb~5_combout ),
	.dataf(!\RTval_D[20]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~20 .extended_lut = "off";
defparam \aluin2_A~20 .lut_mask = 64'h55555555FFFFF5F5;
defparam \aluin2_A~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N40
dffeas \aluin2_A[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[20] .is_wysiwyg = "true";
defparam \aluin2_A[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N0
cyclonev_lcell_comb \Selector36~2 (
// Equation(s):
// \Selector36~2_combout  = ( \Add4~77_sumout  & ( \Selector36~1_combout  & ( ((\Add3~77_sumout  & \Selector49~0_combout )) # (\Selector48~0_combout ) ) ) ) # ( !\Add4~77_sumout  & ( \Selector36~1_combout  & ( (\Add3~77_sumout  & \Selector49~0_combout ) ) ) 
// ) # ( \Add4~77_sumout  & ( !\Selector36~1_combout  ) ) # ( !\Add4~77_sumout  & ( !\Selector36~1_combout  ) )

	.dataa(!\Add3~77_sumout ),
	.datab(gnd),
	.datac(!\Selector48~0_combout ),
	.datad(!\Selector49~0_combout ),
	.datae(!\Add4~77_sumout ),
	.dataf(!\Selector36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~2 .extended_lut = "off";
defparam \Selector36~2 .lut_mask = 64'hFFFFFFFF00550F5F;
defparam \Selector36~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N2
dffeas \memaddr_M[20] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector36~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[20] .is_wysiwyg = "true";
defparam \memaddr_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N21
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( !memaddr_M[23] & ( (!memaddr_M[20] & (!memaddr_M[21] & !memaddr_M[22])) ) )

	.dataa(!memaddr_M[20]),
	.datab(gnd),
	.datac(!memaddr_M[21]),
	.datad(!memaddr_M[22]),
	.datae(gnd),
	.dataf(!memaddr_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'hA000A00000000000;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N30
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( \WideNor0~2_combout  & ( \WideNor0~3_combout  & ( (\WideNor0~1_combout  & (memaddr_M[15] & (\WideNor0~0_combout  & \MemWE~0_combout ))) ) ) )

	.dataa(!\WideNor0~1_combout ),
	.datab(!memaddr_M[15]),
	.datac(!\WideNor0~0_combout ),
	.datad(!\MemWE~0_combout ),
	.datae(!\WideNor0~2_combout ),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h0000000000000001;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[15]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N51
cyclonev_lcell_comb \mem_fwd[15]~107 (
// Equation(s):
// \mem_fwd[15]~107_combout  = ( \mem_fwd[4]~7_combout  & ( dmem_rtl_0_bypass[59] & ( (\mem_fwd[15]~100_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # 
// (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout )))) ) ) ) # ( \mem_fwd[4]~7_combout  & ( !dmem_rtl_0_bypass[59] & ( (!\mem_fwd[15]~100_combout ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datab(!\mem_fwd[15]~100_combout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\mem_fwd[4]~7_combout ),
	.dataf(!dmem_rtl_0_bypass[59]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[15]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[15]~107 .extended_lut = "off";
defparam \mem_fwd[15]~107 .lut_mask = 64'h0000CFDD00000311;
defparam \mem_fwd[15]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N39
cyclonev_lcell_comb \mem_fwd[15]~106 (
// Equation(s):
// \mem_fwd[15]~106_combout  = ( \Equal5~0_combout  & ( (!\mem_fwd[15]~99_combout  & ((!\mem_fwd[2]~4_combout ) # ((\Equal5~9_combout  & \Equal5~8_combout )))) ) ) # ( !\Equal5~0_combout  & ( (!\mem_fwd[2]~4_combout  & !\mem_fwd[15]~99_combout ) ) )

	.dataa(!\Equal5~9_combout ),
	.datab(!\mem_fwd[2]~4_combout ),
	.datac(!\mem_fwd[15]~99_combout ),
	.datad(!\Equal5~8_combout ),
	.datae(gnd),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[15]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[15]~106 .extended_lut = "off";
defparam \mem_fwd[15]~106 .lut_mask = 64'hC0C0C0C0C0D0C0D0;
defparam \mem_fwd[15]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N42
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \regs[10][15]~q  & ( \regs[15][15]~q  & ( (!\imem~11_combout ) # ((!\imem~10_combout  & (\regs[0][15]~q )) # (\imem~10_combout  & ((\regs[5][15]~q )))) ) ) ) # ( !\regs[10][15]~q  & ( \regs[15][15]~q  & ( (!\imem~11_combout  & 
// (\imem~10_combout )) # (\imem~11_combout  & ((!\imem~10_combout  & (\regs[0][15]~q )) # (\imem~10_combout  & ((\regs[5][15]~q ))))) ) ) ) # ( \regs[10][15]~q  & ( !\regs[15][15]~q  & ( (!\imem~11_combout  & (!\imem~10_combout )) # (\imem~11_combout  & 
// ((!\imem~10_combout  & (\regs[0][15]~q )) # (\imem~10_combout  & ((\regs[5][15]~q ))))) ) ) ) # ( !\regs[10][15]~q  & ( !\regs[15][15]~q  & ( (\imem~11_combout  & ((!\imem~10_combout  & (\regs[0][15]~q )) # (\imem~10_combout  & ((\regs[5][15]~q ))))) ) ) 
// )

	.dataa(!\imem~11_combout ),
	.datab(!\imem~10_combout ),
	.datac(!\regs[0][15]~q ),
	.datad(!\regs[5][15]~q ),
	.datae(!\regs[10][15]~q ),
	.dataf(!\regs[15][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N3
cyclonev_lcell_comb \RSreg_D[15]~35 (
// Equation(s):
// \RSreg_D[15]~35_combout  = ( \comb~3_combout  & ( \Selector41~2_combout  ) ) # ( !\comb~3_combout  & ( \Selector41~2_combout  & ( (!\rs_match_M~combout  & (((\Mux16~0_combout )))) # (\rs_match_M~combout  & (((!\mem_fwd[15]~106_combout )) # 
// (\mem_fwd[15]~107_combout ))) ) ) ) # ( !\comb~3_combout  & ( !\Selector41~2_combout  & ( (!\rs_match_M~combout  & (((\Mux16~0_combout )))) # (\rs_match_M~combout  & (((!\mem_fwd[15]~106_combout )) # (\mem_fwd[15]~107_combout ))) ) ) )

	.dataa(!\mem_fwd[15]~107_combout ),
	.datab(!\mem_fwd[15]~106_combout ),
	.datac(!\rs_match_M~combout ),
	.datad(!\Mux16~0_combout ),
	.datae(!\comb~3_combout ),
	.dataf(!\Selector41~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[15]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[15]~35 .extended_lut = "off";
defparam \RSreg_D[15]~35 .lut_mask = 64'h0DFD00000DFDFFFF;
defparam \RSreg_D[15]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N10
dffeas \aluin1_A[15]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RSreg_D[15]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluin1_A[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1_A[15]~DUPLICATE .is_wysiwyg = "true";
defparam \aluin1_A[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N18
cyclonev_lcell_comb \Selector41~4 (
// Equation(s):
// \Selector41~4_combout  = ( \Selector41~1_combout  & ( (!\Add3~101_sumout  & (\Selector48~0_combout  & (\Add4~101_sumout ))) # (\Add3~101_sumout  & (((\Selector48~0_combout  & \Add4~101_sumout )) # (\Selector49~0_combout ))) ) ) # ( !\Selector41~1_combout  
// )

	.dataa(!\Add3~101_sumout ),
	.datab(!\Selector48~0_combout ),
	.datac(!\Add4~101_sumout ),
	.datad(!\Selector49~0_combout ),
	.datae(gnd),
	.dataf(!\Selector41~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~4 .extended_lut = "off";
defparam \Selector41~4 .lut_mask = 64'hFFFFFFFF03570357;
defparam \Selector41~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N4
dffeas \dmem_rtl_0_bypass[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector41~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N41
dffeas \dmem_rtl_0_bypass[23] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N10
dffeas \dmem_rtl_0_bypass[26] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector42~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N10
dffeas \dmem_rtl_0_bypass[24] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector43~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N32
dffeas \dmem_rtl_0_bypass[27] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N35
dffeas \dmem_rtl_0_bypass[25] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(memaddr_M[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N30
cyclonev_lcell_comb \dmem~4 (
// Equation(s):
// \dmem~4_combout  = ( dmem_rtl_0_bypass[27] & ( dmem_rtl_0_bypass[25] & ( (dmem_rtl_0_bypass[28] & (dmem_rtl_0_bypass[26] & (!dmem_rtl_0_bypass[23] $ (dmem_rtl_0_bypass[24])))) ) ) ) # ( !dmem_rtl_0_bypass[27] & ( dmem_rtl_0_bypass[25] & ( 
// (!dmem_rtl_0_bypass[28] & (dmem_rtl_0_bypass[26] & (!dmem_rtl_0_bypass[23] $ (dmem_rtl_0_bypass[24])))) ) ) ) # ( dmem_rtl_0_bypass[27] & ( !dmem_rtl_0_bypass[25] & ( (dmem_rtl_0_bypass[28] & (!dmem_rtl_0_bypass[26] & (!dmem_rtl_0_bypass[23] $ 
// (dmem_rtl_0_bypass[24])))) ) ) ) # ( !dmem_rtl_0_bypass[27] & ( !dmem_rtl_0_bypass[25] & ( (!dmem_rtl_0_bypass[28] & (!dmem_rtl_0_bypass[26] & (!dmem_rtl_0_bypass[23] $ (dmem_rtl_0_bypass[24])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[28]),
	.datab(!dmem_rtl_0_bypass[23]),
	.datac(!dmem_rtl_0_bypass[26]),
	.datad(!dmem_rtl_0_bypass[24]),
	.datae(!dmem_rtl_0_bypass[27]),
	.dataf(!dmem_rtl_0_bypass[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~4 .extended_lut = "off";
defparam \dmem~4 .lut_mask = 64'h8020401008020401;
defparam \dmem~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y9_N24
cyclonev_lcell_comb \dmem~5 (
// Equation(s):
// \dmem~5_combout  = ( \dmem~2_combout  & ( !\dmem~0_combout  & ( (\dmem~4_combout  & (\dmem~1_combout  & \dmem~3_combout )) ) ) )

	.dataa(!\dmem~4_combout ),
	.datab(!\dmem~1_combout ),
	.datac(!\dmem~3_combout ),
	.datad(gnd),
	.datae(!\dmem~2_combout ),
	.dataf(!\dmem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~5 .extended_lut = "off";
defparam \dmem~5 .lut_mask = 64'h0000010100000000;
defparam \dmem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \mem_fwd[10]~52 (
// Equation(s):
// \mem_fwd[10]~52_combout  = (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ))

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[10]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[10]~52 .extended_lut = "off";
defparam \mem_fwd[10]~52 .lut_mask = 64'h03F303F303F303F3;
defparam \mem_fwd[10]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \mem_fwd[10]~54 (
// Equation(s):
// \mem_fwd[10]~54_combout  = ( dmem_rtl_0_bypass[50] & ( dmem_rtl_0_bypass[49] & ( ((!\dmem~5_combout  & (\mem_fwd[4]~7_combout  & \mem_fwd[10]~52_combout ))) # (\mem_fwd[10]~53_combout ) ) ) ) # ( !dmem_rtl_0_bypass[50] & ( dmem_rtl_0_bypass[49] & ( 
// \mem_fwd[10]~53_combout  ) ) ) # ( dmem_rtl_0_bypass[50] & ( !dmem_rtl_0_bypass[49] & ( ((\mem_fwd[4]~7_combout  & ((\mem_fwd[10]~52_combout ) # (\dmem~5_combout )))) # (\mem_fwd[10]~53_combout ) ) ) ) # ( !dmem_rtl_0_bypass[50] & ( !dmem_rtl_0_bypass[49] 
// & ( (\mem_fwd[10]~53_combout ) # (\mem_fwd[4]~7_combout ) ) ) )

	.dataa(!\dmem~5_combout ),
	.datab(!\mem_fwd[4]~7_combout ),
	.datac(!\mem_fwd[10]~53_combout ),
	.datad(!\mem_fwd[10]~52_combout ),
	.datae(!dmem_rtl_0_bypass[50]),
	.dataf(!dmem_rtl_0_bypass[49]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[10]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[10]~54 .extended_lut = "off";
defparam \mem_fwd[10]~54 .lut_mask = 64'h3F3F1F3F0F0F0F2F;
defparam \mem_fwd[10]~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y10_N24
cyclonev_lcell_comb \regs[1][10]~feeder (
// Equation(s):
// \regs[1][10]~feeder_combout  = ( \mem_fwd[10]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[10]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][10]~feeder .extended_lut = "off";
defparam \regs[1][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y10_N26
dffeas \regs[1][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][10] .is_wysiwyg = "true";
defparam \regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N20
dffeas \regs[2][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][10] .is_wysiwyg = "true";
defparam \regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N29
dffeas \regs[3][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][10] .is_wysiwyg = "true";
defparam \regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N27
cyclonev_lcell_comb \Mux53~0 (
// Equation(s):
// \Mux53~0_combout  = ( \regs[3][10]~q  & ( \regs[0][10]~q  & ( (!\imem~32_combout  & (((\regs[1][10]~q )) # (\imem~33_combout ))) # (\imem~32_combout  & ((!\imem~33_combout ) # ((\regs[2][10]~q )))) ) ) ) # ( !\regs[3][10]~q  & ( \regs[0][10]~q  & ( 
// (!\imem~32_combout  & (((\regs[1][10]~q )) # (\imem~33_combout ))) # (\imem~32_combout  & (\imem~33_combout  & ((\regs[2][10]~q )))) ) ) ) # ( \regs[3][10]~q  & ( !\regs[0][10]~q  & ( (!\imem~32_combout  & (!\imem~33_combout  & (\regs[1][10]~q ))) # 
// (\imem~32_combout  & ((!\imem~33_combout ) # ((\regs[2][10]~q )))) ) ) ) # ( !\regs[3][10]~q  & ( !\regs[0][10]~q  & ( (!\imem~32_combout  & (!\imem~33_combout  & (\regs[1][10]~q ))) # (\imem~32_combout  & (\imem~33_combout  & ((\regs[2][10]~q )))) ) ) )

	.dataa(!\imem~32_combout ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[1][10]~q ),
	.datad(!\regs[2][10]~q ),
	.datae(!\regs[3][10]~q ),
	.dataf(!\regs[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~0 .extended_lut = "off";
defparam \Mux53~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N0
cyclonev_lcell_comb \regs[6][10]~feeder (
// Equation(s):
// \regs[6][10]~feeder_combout  = ( \mem_fwd[10]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[10]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][10]~feeder .extended_lut = "off";
defparam \regs[6][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N2
dffeas \regs[6][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][10] .is_wysiwyg = "true";
defparam \regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N8
dffeas \regs[7][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][10] .is_wysiwyg = "true";
defparam \regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N39
cyclonev_lcell_comb \regs[4][10]~feeder (
// Equation(s):
// \regs[4][10]~feeder_combout  = ( \mem_fwd[10]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[10]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][10]~feeder .extended_lut = "off";
defparam \regs[4][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y11_N41
dffeas \regs[4][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][10] .is_wysiwyg = "true";
defparam \regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N6
cyclonev_lcell_comb \Mux53~1 (
// Equation(s):
// \Mux53~1_combout  = ( \regs[7][10]~q  & ( \regs[4][10]~q  & ( (!\imem~32_combout  & (((\imem~33_combout )) # (\regs[5][10]~q ))) # (\imem~32_combout  & (((!\imem~33_combout ) # (\regs[6][10]~q )))) ) ) ) # ( !\regs[7][10]~q  & ( \regs[4][10]~q  & ( 
// (!\imem~32_combout  & (((\imem~33_combout )) # (\regs[5][10]~q ))) # (\imem~32_combout  & (((\regs[6][10]~q  & \imem~33_combout )))) ) ) ) # ( \regs[7][10]~q  & ( !\regs[4][10]~q  & ( (!\imem~32_combout  & (\regs[5][10]~q  & ((!\imem~33_combout )))) # 
// (\imem~32_combout  & (((!\imem~33_combout ) # (\regs[6][10]~q )))) ) ) ) # ( !\regs[7][10]~q  & ( !\regs[4][10]~q  & ( (!\imem~32_combout  & (\regs[5][10]~q  & ((!\imem~33_combout )))) # (\imem~32_combout  & (((\regs[6][10]~q  & \imem~33_combout )))) ) ) 
// )

	.dataa(!\imem~32_combout ),
	.datab(!\regs[5][10]~q ),
	.datac(!\regs[6][10]~q ),
	.datad(!\imem~33_combout ),
	.datae(!\regs[7][10]~q ),
	.dataf(!\regs[4][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~1 .extended_lut = "off";
defparam \Mux53~1 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N13
dffeas \regs[13][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][10] .is_wysiwyg = "true";
defparam \regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N2
dffeas \regs[14][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][10] .is_wysiwyg = "true";
defparam \regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y12_N11
dffeas \regs[12][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][10] .is_wysiwyg = "true";
defparam \regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \Mux53~3 (
// Equation(s):
// \Mux53~3_combout  = ( \regs[14][10]~q  & ( \regs[12][10]~q  & ( ((!\imem~32_combout  & (\regs[13][10]~q )) # (\imem~32_combout  & ((\regs[15][10]~q )))) # (\imem~33_combout ) ) ) ) # ( !\regs[14][10]~q  & ( \regs[12][10]~q  & ( (!\imem~32_combout  & 
// (((\regs[13][10]~q )) # (\imem~33_combout ))) # (\imem~32_combout  & (!\imem~33_combout  & ((\regs[15][10]~q )))) ) ) ) # ( \regs[14][10]~q  & ( !\regs[12][10]~q  & ( (!\imem~32_combout  & (!\imem~33_combout  & (\regs[13][10]~q ))) # (\imem~32_combout  & 
// (((\regs[15][10]~q )) # (\imem~33_combout ))) ) ) ) # ( !\regs[14][10]~q  & ( !\regs[12][10]~q  & ( (!\imem~33_combout  & ((!\imem~32_combout  & (\regs[13][10]~q )) # (\imem~32_combout  & ((\regs[15][10]~q ))))) ) ) )

	.dataa(!\imem~32_combout ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[13][10]~q ),
	.datad(!\regs[15][10]~q ),
	.datae(!\regs[14][10]~q ),
	.dataf(!\regs[12][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~3 .extended_lut = "off";
defparam \Mux53~3 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y14_N10
dffeas \regs[8][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][10] .is_wysiwyg = "true";
defparam \regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N35
dffeas \regs[11][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[10]~54_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][10] .is_wysiwyg = "true";
defparam \regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y10_N24
cyclonev_lcell_comb \regs[9][10]~feeder (
// Equation(s):
// \regs[9][10]~feeder_combout  = ( \mem_fwd[10]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[10]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][10]~feeder .extended_lut = "off";
defparam \regs[9][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N25
dffeas \regs[9][10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][10] .is_wysiwyg = "true";
defparam \regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N33
cyclonev_lcell_comb \Mux53~2 (
// Equation(s):
// \Mux53~2_combout  = ( \regs[11][10]~q  & ( \regs[9][10]~q  & ( (!\imem~33_combout ) # ((!\imem~32_combout  & (\regs[8][10]~q )) # (\imem~32_combout  & ((\regs[10][10]~q )))) ) ) ) # ( !\regs[11][10]~q  & ( \regs[9][10]~q  & ( (!\imem~33_combout  & 
// (((!\imem~32_combout )))) # (\imem~33_combout  & ((!\imem~32_combout  & (\regs[8][10]~q )) # (\imem~32_combout  & ((\regs[10][10]~q ))))) ) ) ) # ( \regs[11][10]~q  & ( !\regs[9][10]~q  & ( (!\imem~33_combout  & (((\imem~32_combout )))) # 
// (\imem~33_combout  & ((!\imem~32_combout  & (\regs[8][10]~q )) # (\imem~32_combout  & ((\regs[10][10]~q ))))) ) ) ) # ( !\regs[11][10]~q  & ( !\regs[9][10]~q  & ( (\imem~33_combout  & ((!\imem~32_combout  & (\regs[8][10]~q )) # (\imem~32_combout  & 
// ((\regs[10][10]~q ))))) ) ) )

	.dataa(!\regs[8][10]~q ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[10][10]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[11][10]~q ),
	.dataf(!\regs[9][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~2 .extended_lut = "off";
defparam \Mux53~2 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y11_N12
cyclonev_lcell_comb \Mux53~4 (
// Equation(s):
// \Mux53~4_combout  = ( \Mux53~3_combout  & ( \Mux53~2_combout  & ( (!\imem~30_combout ) # ((!\imem~31_combout  & ((\Mux53~1_combout ))) # (\imem~31_combout  & (\Mux53~0_combout ))) ) ) ) # ( !\Mux53~3_combout  & ( \Mux53~2_combout  & ( (!\imem~30_combout  
// & (\imem~31_combout )) # (\imem~30_combout  & ((!\imem~31_combout  & ((\Mux53~1_combout ))) # (\imem~31_combout  & (\Mux53~0_combout )))) ) ) ) # ( \Mux53~3_combout  & ( !\Mux53~2_combout  & ( (!\imem~30_combout  & (!\imem~31_combout )) # 
// (\imem~30_combout  & ((!\imem~31_combout  & ((\Mux53~1_combout ))) # (\imem~31_combout  & (\Mux53~0_combout )))) ) ) ) # ( !\Mux53~3_combout  & ( !\Mux53~2_combout  & ( (\imem~30_combout  & ((!\imem~31_combout  & ((\Mux53~1_combout ))) # (\imem~31_combout 
//  & (\Mux53~0_combout )))) ) ) )

	.dataa(!\imem~30_combout ),
	.datab(!\imem~31_combout ),
	.datac(!\Mux53~0_combout ),
	.datad(!\Mux53~1_combout ),
	.datae(!\Mux53~3_combout ),
	.dataf(!\Mux53~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux53~4 .extended_lut = "off";
defparam \Mux53~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N9
cyclonev_lcell_comb \RTval_D[10]~13 (
// Equation(s):
// \RTval_D[10]~13_combout  = ( \Selector46~3_combout  & ( ((!\rt_match_M~combout  & (\Mux53~4_combout )) # (\rt_match_M~combout  & ((\mem_fwd[10]~54_combout )))) # (\rt_match_A~combout ) ) ) # ( !\Selector46~3_combout  & ( (!\rt_match_A~combout  & 
// ((!\rt_match_M~combout  & (\Mux53~4_combout )) # (\rt_match_M~combout  & ((\mem_fwd[10]~54_combout ))))) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\rt_match_M~combout ),
	.datac(!\Mux53~4_combout ),
	.datad(!\mem_fwd[10]~54_combout ),
	.datae(gnd),
	.dataf(!\Selector46~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[10]~13 .extended_lut = "off";
defparam \RTval_D[10]~13 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \RTval_D[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N54
cyclonev_lcell_comb \aluin2_A~14 (
// Equation(s):
// \aluin2_A~14_combout  = ( \RTval_D[10]~13_combout  & ( (!\comb~5_combout ) # ((!\WideOr2~0_combout ) # (\imem~26_combout )) ) ) # ( !\RTval_D[10]~13_combout  & ( (\comb~5_combout  & (\WideOr2~0_combout  & \imem~26_combout )) ) )

	.dataa(!\comb~5_combout ),
	.datab(gnd),
	.datac(!\WideOr2~0_combout ),
	.datad(!\imem~26_combout ),
	.datae(gnd),
	.dataf(!\RTval_D[10]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~14 .extended_lut = "off";
defparam \aluin2_A~14 .lut_mask = 64'h00050005FAFFFAFF;
defparam \aluin2_A~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N10
dffeas \aluin2_A[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluin2_A~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[10] .is_wysiwyg = "true";
defparam \aluin2_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N36
cyclonev_lcell_comb \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = ( aluin2_A[11] & ( \aluin1_A[10]~DUPLICATE_q  & ( (aluin2_A[10] & (aluin1_A[11] & (!aluin2_A[9] $ (aluin1_A[9])))) ) ) ) # ( !aluin2_A[11] & ( \aluin1_A[10]~DUPLICATE_q  & ( (aluin2_A[10] & (!aluin1_A[11] & (!aluin2_A[9] $ 
// (aluin1_A[9])))) ) ) ) # ( aluin2_A[11] & ( !\aluin1_A[10]~DUPLICATE_q  & ( (!aluin2_A[10] & (aluin1_A[11] & (!aluin2_A[9] $ (aluin1_A[9])))) ) ) ) # ( !aluin2_A[11] & ( !\aluin1_A[10]~DUPLICATE_q  & ( (!aluin2_A[10] & (!aluin1_A[11] & (!aluin2_A[9] $ 
// (aluin1_A[9])))) ) ) )

	.dataa(!aluin2_A[10]),
	.datab(!aluin2_A[9]),
	.datac(!aluin1_A[11]),
	.datad(!aluin1_A[9]),
	.datae(!aluin2_A[11]),
	.dataf(!\aluin1_A[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~4 .extended_lut = "off";
defparam \Equal4~4 .lut_mask = 64'h8020080240100401;
defparam \Equal4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N6
cyclonev_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = ( aluin1_A[2] & ( aluin1_A[0] & ( (aluin2_A[2] & (aluin2_A[0] & (!aluin2_A[1] $ (aluin1_A[1])))) ) ) ) # ( !aluin1_A[2] & ( aluin1_A[0] & ( (!aluin2_A[2] & (aluin2_A[0] & (!aluin2_A[1] $ (aluin1_A[1])))) ) ) ) # ( aluin1_A[2] & ( 
// !aluin1_A[0] & ( (aluin2_A[2] & (!aluin2_A[0] & (!aluin2_A[1] $ (aluin1_A[1])))) ) ) ) # ( !aluin1_A[2] & ( !aluin1_A[0] & ( (!aluin2_A[2] & (!aluin2_A[0] & (!aluin2_A[1] $ (aluin1_A[1])))) ) ) )

	.dataa(!aluin2_A[2]),
	.datab(!aluin2_A[0]),
	.datac(!aluin2_A[1]),
	.datad(!aluin1_A[1]),
	.datae(!aluin1_A[2]),
	.dataf(!aluin1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~1 .extended_lut = "off";
defparam \Equal4~1 .lut_mask = 64'h8008400420021001;
defparam \Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N36
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( aluin2_A[12] & ( aluin1_A[13] & ( (aluin2_A[13] & (aluin1_A[12] & (!aluin1_A[14] $ (aluin2_A[14])))) ) ) ) # ( !aluin2_A[12] & ( aluin1_A[13] & ( (aluin2_A[13] & (!aluin1_A[12] & (!aluin1_A[14] $ (aluin2_A[14])))) ) ) ) # ( 
// aluin2_A[12] & ( !aluin1_A[13] & ( (!aluin2_A[13] & (aluin1_A[12] & (!aluin1_A[14] $ (aluin2_A[14])))) ) ) ) # ( !aluin2_A[12] & ( !aluin1_A[13] & ( (!aluin2_A[13] & (!aluin1_A[12] & (!aluin1_A[14] $ (aluin2_A[14])))) ) ) )

	.dataa(!aluin1_A[14]),
	.datab(!aluin2_A[14]),
	.datac(!aluin2_A[13]),
	.datad(!aluin1_A[12]),
	.datae(!aluin2_A[12]),
	.dataf(!aluin1_A[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h9000009009000009;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N0
cyclonev_lcell_comb \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = ( aluin1_A[3] & ( aluin1_A[4] & ( (aluin2_A[4] & (aluin2_A[3] & (!aluin2_A[5] $ (aluin1_A[5])))) ) ) ) # ( !aluin1_A[3] & ( aluin1_A[4] & ( (aluin2_A[4] & (!aluin2_A[3] & (!aluin2_A[5] $ (aluin1_A[5])))) ) ) ) # ( aluin1_A[3] & ( 
// !aluin1_A[4] & ( (!aluin2_A[4] & (aluin2_A[3] & (!aluin2_A[5] $ (aluin1_A[5])))) ) ) ) # ( !aluin1_A[3] & ( !aluin1_A[4] & ( (!aluin2_A[4] & (!aluin2_A[3] & (!aluin2_A[5] $ (aluin1_A[5])))) ) ) )

	.dataa(!aluin2_A[5]),
	.datab(!aluin2_A[4]),
	.datac(!aluin1_A[5]),
	.datad(!aluin2_A[3]),
	.datae(!aluin1_A[3]),
	.dataf(!aluin1_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~3 .extended_lut = "off";
defparam \Equal4~3 .lut_mask = 64'h8400008421000021;
defparam \Equal4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N30
cyclonev_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = ( aluin1_A[8] & ( aluin1_A[7] & ( (aluin2_A[7] & (aluin2_A[8] & (!aluin1_A[6] $ (aluin2_A[6])))) ) ) ) # ( !aluin1_A[8] & ( aluin1_A[7] & ( (aluin2_A[7] & (!aluin2_A[8] & (!aluin1_A[6] $ (aluin2_A[6])))) ) ) ) # ( aluin1_A[8] & ( 
// !aluin1_A[7] & ( (!aluin2_A[7] & (aluin2_A[8] & (!aluin1_A[6] $ (aluin2_A[6])))) ) ) ) # ( !aluin1_A[8] & ( !aluin1_A[7] & ( (!aluin2_A[7] & (!aluin2_A[8] & (!aluin1_A[6] $ (aluin2_A[6])))) ) ) )

	.dataa(!aluin2_A[7]),
	.datab(!aluin1_A[6]),
	.datac(!aluin2_A[8]),
	.datad(!aluin2_A[6]),
	.datae(!aluin1_A[8]),
	.dataf(!aluin1_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~2 .extended_lut = "off";
defparam \Equal4~2 .lut_mask = 64'h8020080240100401;
defparam \Equal4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N12
cyclonev_lcell_comb \Equal4~5 (
// Equation(s):
// \Equal4~5_combout  = ( \Equal4~3_combout  & ( \Equal4~2_combout  & ( (\Equal4~4_combout  & (\Equal4~1_combout  & \Equal4~0_combout )) ) ) )

	.dataa(!\Equal4~4_combout ),
	.datab(!\Equal4~1_combout ),
	.datac(!\Equal4~0_combout ),
	.datad(gnd),
	.datae(!\Equal4~3_combout ),
	.dataf(!\Equal4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~5 .extended_lut = "off";
defparam \Equal4~5 .lut_mask = 64'h0000000000000101;
defparam \Equal4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N30
cyclonev_lcell_comb \Equal4~11 (
// Equation(s):
// \Equal4~11_combout  = ( aluin2_A[27] & ( aluin1_A[27] & ( !aluin1_A[28] $ (aluin2_A[28]) ) ) ) # ( !aluin2_A[27] & ( !aluin1_A[27] & ( !aluin1_A[28] $ (aluin2_A[28]) ) ) )

	.dataa(gnd),
	.datab(!aluin1_A[28]),
	.datac(gnd),
	.datad(!aluin2_A[28]),
	.datae(!aluin2_A[27]),
	.dataf(!aluin1_A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~11 .extended_lut = "off";
defparam \Equal4~11 .lut_mask = 64'hCC3300000000CC33;
defparam \Equal4~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N30
cyclonev_lcell_comb \Equal4~12 (
// Equation(s):
// \Equal4~12_combout  = ( aluin1_A[30] & ( (aluin2_A[30] & (!aluin1_A[29] $ (\aluin2_A[29]~DUPLICATE_q ))) ) ) # ( !aluin1_A[30] & ( (!aluin2_A[30] & (!aluin1_A[29] $ (\aluin2_A[29]~DUPLICATE_q ))) ) )

	.dataa(!aluin1_A[29]),
	.datab(!aluin2_A[30]),
	.datac(!\aluin2_A[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!aluin1_A[30]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~12 .extended_lut = "off";
defparam \Equal4~12 .lut_mask = 64'h8484212184842121;
defparam \Equal4~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N30
cyclonev_lcell_comb \Equal4~10 (
// Equation(s):
// \Equal4~10_combout  = ( aluin2_A[16] & ( (aluin1_A[16] & (!aluin2_A[15] $ (\aluin1_A[15]~DUPLICATE_q ))) ) ) # ( !aluin2_A[16] & ( (!aluin1_A[16] & (!aluin2_A[15] $ (\aluin1_A[15]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!aluin2_A[15]),
	.datac(!\aluin1_A[15]~DUPLICATE_q ),
	.datad(!aluin1_A[16]),
	.datae(gnd),
	.dataf(!aluin2_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~10 .extended_lut = "off";
defparam \Equal4~10 .lut_mask = 64'hC300C30000C300C3;
defparam \Equal4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N42
cyclonev_lcell_comb \Equal4~13 (
// Equation(s):
// \Equal4~13_combout  = ( aluin1_A[31] & ( (aluin2_A[31] & (!aluin1_A[17] $ (aluin2_A[17]))) ) ) # ( !aluin1_A[31] & ( (!aluin2_A[31] & (!aluin1_A[17] $ (aluin2_A[17]))) ) )

	.dataa(gnd),
	.datab(!aluin1_A[17]),
	.datac(!aluin2_A[17]),
	.datad(!aluin2_A[31]),
	.datae(gnd),
	.dataf(!aluin1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~13 .extended_lut = "off";
defparam \Equal4~13 .lut_mask = 64'hC300C30000C300C3;
defparam \Equal4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N45
cyclonev_lcell_comb \Equal4~14 (
// Equation(s):
// \Equal4~14_combout  = ( \Equal4~13_combout  & ( (\Equal4~11_combout  & (\Equal4~12_combout  & \Equal4~10_combout )) ) )

	.dataa(!\Equal4~11_combout ),
	.datab(gnd),
	.datac(!\Equal4~12_combout ),
	.datad(!\Equal4~10_combout ),
	.datae(gnd),
	.dataf(!\Equal4~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~14 .extended_lut = "off";
defparam \Equal4~14 .lut_mask = 64'h0000000000050005;
defparam \Equal4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N51
cyclonev_lcell_comb \Selector56~7 (
// Equation(s):
// \Selector56~7_combout  = ( \Equal4~9_combout  & ( (\Selector56~6_combout  & ((!\Equal4~5_combout ) # (!\Equal4~14_combout ))) ) ) # ( !\Equal4~9_combout  & ( \Selector56~6_combout  ) )

	.dataa(!\Selector56~6_combout ),
	.datab(!\Equal4~5_combout ),
	.datac(gnd),
	.datad(!\Equal4~14_combout ),
	.datae(gnd),
	.dataf(!\Equal4~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~7 .extended_lut = "off";
defparam \Selector56~7 .lut_mask = 64'h5555555555445544;
defparam \Selector56~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N15
cyclonev_lcell_comb \comb~5 (
// Equation(s):
// \comb~5_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \Selector56~9_combout  & ( !\comb~4_combout  ) ) ) # ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( !\Selector56~9_combout  & ( (!\comb~4_combout  & ((!\mispred~0_combout ) # 
// ((\Selector56~5_combout ) # (\Selector56~7_combout )))) ) ) )

	.dataa(!\mispred~0_combout ),
	.datab(!\Selector56~7_combout ),
	.datac(!\comb~4_combout ),
	.datad(!\Selector56~5_combout ),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\Selector56~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~5 .extended_lut = "off";
defparam \comb~5 .lut_mask = 64'h0000B0F00000F0F0;
defparam \comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N39
cyclonev_lcell_comb \ldmem_D~0 (
// Equation(s):
// \ldmem_D~0_combout  = ( !\imem~4_combout  & ( (\comb~5_combout  & (!\imem~14_combout  & (\imem~12_combout  & !\imem~13_combout ))) ) )

	.dataa(!\comb~5_combout ),
	.datab(!\imem~14_combout ),
	.datac(!\imem~12_combout ),
	.datad(!\imem~13_combout ),
	.datae(gnd),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ldmem_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ldmem_D~0 .extended_lut = "off";
defparam \ldmem_D~0 .lut_mask = 64'h0400040000000000;
defparam \ldmem_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N40
dffeas ldmem_A(
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\ldmem_D~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ldmem_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam ldmem_A.is_wysiwyg = "true";
defparam ldmem_A.power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y11_N40
dffeas \ldmem_M~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ldmem_A~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ldmem_M~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ldmem_M~DUPLICATE .is_wysiwyg = "true";
defparam \ldmem_M~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y13_N1
dffeas \RTreg_A[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[28]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[28] .is_wysiwyg = "true";
defparam \RTreg_A[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N54
cyclonev_lcell_comb \wmemval_M[28]~feeder (
// Equation(s):
// \wmemval_M[28]~feeder_combout  = ( RTreg_A[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!RTreg_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[28]~feeder .extended_lut = "off";
defparam \wmemval_M[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N56
dffeas \wmemval_M[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\wmemval_M[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[28] .is_wysiwyg = "true";
defparam \wmemval_M[28] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[28]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[28]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000810000000000000000";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N36
cyclonev_lcell_comb \mem_fwd[28]~109 (
// Equation(s):
// \mem_fwd[28]~109_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  ) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  ) ) # ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( !\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[28]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[28]~109 .extended_lut = "off";
defparam \mem_fwd[28]~109 .lut_mask = 64'h00003333FFFF3333;
defparam \mem_fwd[28]~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y13_N20
dffeas \dmem_rtl_0_bypass[85] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N41
dffeas \dmem_rtl_0_bypass[86] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \mem_fwd[28]~110 (
// Equation(s):
// \mem_fwd[28]~110_combout  = ( \dmem~4_combout  & ( dmem_rtl_0_bypass[86] & ( ((!\dmem~1_combout ) # ((!\dmem~2_combout ) # (!\dmem~3_combout ))) # (\dmem~0_combout ) ) ) ) # ( !\dmem~4_combout  & ( dmem_rtl_0_bypass[86] ) )

	.dataa(!\dmem~0_combout ),
	.datab(!\dmem~1_combout ),
	.datac(!\dmem~2_combout ),
	.datad(!\dmem~3_combout ),
	.datae(!\dmem~4_combout ),
	.dataf(!dmem_rtl_0_bypass[86]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[28]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[28]~110 .extended_lut = "off";
defparam \mem_fwd[28]~110 .lut_mask = 64'h00000000FFFFFFFD;
defparam \mem_fwd[28]~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y13_N18
cyclonev_lcell_comb \mem_fwd[28]~111 (
// Equation(s):
// \mem_fwd[28]~111_combout  = ( dmem_rtl_0_bypass[85] & ( \mem_fwd[28]~110_combout  & ( (\ldmem_M~DUPLICATE_q  & ((!\WideNor0~combout  & ((!\mem_fwd[28]~109_combout ))) # (\WideNor0~combout  & (\Equal5~6_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( 
// \mem_fwd[28]~110_combout  & ( (\ldmem_M~DUPLICATE_q  & ((!\WideNor0~combout  & ((!\mem_fwd[28]~109_combout ))) # (\WideNor0~combout  & (\Equal5~6_combout )))) ) ) ) # ( dmem_rtl_0_bypass[85] & ( !\mem_fwd[28]~110_combout  & ( (\ldmem_M~DUPLICATE_q  & 
// (\Equal5~6_combout  & \WideNor0~combout )) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( !\mem_fwd[28]~110_combout  & ( (\ldmem_M~DUPLICATE_q  & ((!\WideNor0~combout ) # (\Equal5~6_combout ))) ) ) )

	.dataa(!\ldmem_M~DUPLICATE_q ),
	.datab(!\Equal5~6_combout ),
	.datac(!\mem_fwd[28]~109_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!dmem_rtl_0_bypass[85]),
	.dataf(!\mem_fwd[28]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[28]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[28]~111 .extended_lut = "off";
defparam \mem_fwd[28]~111 .lut_mask = 64'h5511001150115011;
defparam \mem_fwd[28]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N42
cyclonev_lcell_comb \mem_fwd[28]~112 (
// Equation(s):
// \mem_fwd[28]~112_combout  = ( !\mem_fwd[28]~108_combout  & ( !\mem_fwd[28]~111_combout  ) )

	.dataa(gnd),
	.datab(!\mem_fwd[28]~111_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[28]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[28]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[28]~112 .extended_lut = "off";
defparam \mem_fwd[28]~112 .lut_mask = 64'hCCCCCCCC00000000;
defparam \mem_fwd[28]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y13_N27
cyclonev_lcell_comb \regs[9][28]~feeder (
// Equation(s):
// \regs[9][28]~feeder_combout  = ( \mem_fwd[28]~112_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[28]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][28]~feeder .extended_lut = "off";
defparam \regs[9][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y13_N28
dffeas \regs[9][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[9][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][28] .is_wysiwyg = "true";
defparam \regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N54
cyclonev_lcell_comb \regs[8][28]~feeder (
// Equation(s):
// \regs[8][28]~feeder_combout  = ( \mem_fwd[28]~112_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[28]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][28]~feeder .extended_lut = "off";
defparam \regs[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N55
dffeas \regs[8][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][28] .is_wysiwyg = "true";
defparam \regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y13_N2
dffeas \regs[11][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~112_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][28] .is_wysiwyg = "true";
defparam \regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y13_N0
cyclonev_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = ( \regs[11][28]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & ((\regs[8][28]~q ))) # (\imem~32_combout  & (\regs[10][28]~q )) ) ) ) # ( !\regs[11][28]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & ((\regs[8][28]~q ))) # 
// (\imem~32_combout  & (\regs[10][28]~q )) ) ) ) # ( \regs[11][28]~q  & ( !\imem~33_combout  & ( (\imem~32_combout ) # (\regs[9][28]~q ) ) ) ) # ( !\regs[11][28]~q  & ( !\imem~33_combout  & ( (\regs[9][28]~q  & !\imem~32_combout ) ) ) )

	.dataa(!\regs[9][28]~q ),
	.datab(!\regs[10][28]~q ),
	.datac(!\regs[8][28]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[11][28]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~2 .extended_lut = "off";
defparam \Mux35~2 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N29
dffeas \regs[4][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~112_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][28] .is_wysiwyg = "true";
defparam \regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y11_N43
dffeas \regs[6][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~112_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][28] .is_wysiwyg = "true";
defparam \regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N50
dffeas \regs[7][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~112_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][28] .is_wysiwyg = "true";
defparam \regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = ( \regs[7][28]~q  & ( \regs[5][28]~q  & ( (!\imem~33_combout ) # ((!\imem~32_combout  & (\regs[4][28]~q )) # (\imem~32_combout  & ((\regs[6][28]~q )))) ) ) ) # ( !\regs[7][28]~q  & ( \regs[5][28]~q  & ( (!\imem~33_combout  & 
// (((!\imem~32_combout )))) # (\imem~33_combout  & ((!\imem~32_combout  & (\regs[4][28]~q )) # (\imem~32_combout  & ((\regs[6][28]~q ))))) ) ) ) # ( \regs[7][28]~q  & ( !\regs[5][28]~q  & ( (!\imem~33_combout  & (((\imem~32_combout )))) # (\imem~33_combout  
// & ((!\imem~32_combout  & (\regs[4][28]~q )) # (\imem~32_combout  & ((\regs[6][28]~q ))))) ) ) ) # ( !\regs[7][28]~q  & ( !\regs[5][28]~q  & ( (\imem~33_combout  & ((!\imem~32_combout  & (\regs[4][28]~q )) # (\imem~32_combout  & ((\regs[6][28]~q ))))) ) ) 
// )

	.dataa(!\regs[4][28]~q ),
	.datab(!\regs[6][28]~q ),
	.datac(!\imem~33_combout ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[7][28]~q ),
	.dataf(!\regs[5][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~1 .extended_lut = "off";
defparam \Mux35~1 .lut_mask = 64'h050305F3F503F5F3;
defparam \Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y13_N56
dffeas \regs[1][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~112_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][28] .is_wysiwyg = "true";
defparam \regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y13_N36
cyclonev_lcell_comb \regs[2][28]~feeder (
// Equation(s):
// \regs[2][28]~feeder_combout  = ( \mem_fwd[28]~112_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[28]~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][28]~feeder .extended_lut = "off";
defparam \regs[2][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y13_N37
dffeas \regs[2][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[2][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][28] .is_wysiwyg = "true";
defparam \regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N26
dffeas \regs[3][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~112_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][28] .is_wysiwyg = "true";
defparam \regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N24
cyclonev_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = ( \regs[3][28]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[0][28]~q )) # (\imem~32_combout  & ((\regs[2][28]~q ))) ) ) ) # ( !\regs[3][28]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & (\regs[0][28]~q )) # 
// (\imem~32_combout  & ((\regs[2][28]~q ))) ) ) ) # ( \regs[3][28]~q  & ( !\imem~33_combout  & ( (\imem~32_combout ) # (\regs[1][28]~q ) ) ) ) # ( !\regs[3][28]~q  & ( !\imem~33_combout  & ( (\regs[1][28]~q  & !\imem~32_combout ) ) ) )

	.dataa(!\regs[0][28]~q ),
	.datab(!\regs[1][28]~q ),
	.datac(!\regs[2][28]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[3][28]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~0 .extended_lut = "off";
defparam \Mux35~0 .lut_mask = 64'h330033FF550F550F;
defparam \Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y12_N34
dffeas \regs[12][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~112_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][28] .is_wysiwyg = "true";
defparam \regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y12_N40
dffeas \regs[13][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~112_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][28] .is_wysiwyg = "true";
defparam \regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y13_N44
dffeas \regs[14][28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[28]~112_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][28] .is_wysiwyg = "true";
defparam \regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N42
cyclonev_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = ( \regs[14][28]~q  & ( \imem~33_combout  & ( (\imem~32_combout ) # (\regs[12][28]~q ) ) ) ) # ( !\regs[14][28]~q  & ( \imem~33_combout  & ( (\regs[12][28]~q  & !\imem~32_combout ) ) ) ) # ( \regs[14][28]~q  & ( !\imem~33_combout  & ( 
// (!\imem~32_combout  & ((\regs[13][28]~q ))) # (\imem~32_combout  & (\regs[15][28]~q )) ) ) ) # ( !\regs[14][28]~q  & ( !\imem~33_combout  & ( (!\imem~32_combout  & ((\regs[13][28]~q ))) # (\imem~32_combout  & (\regs[15][28]~q )) ) ) )

	.dataa(!\regs[12][28]~q ),
	.datab(!\regs[15][28]~q ),
	.datac(!\regs[13][28]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[14][28]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~3 .extended_lut = "off";
defparam \Mux35~3 .lut_mask = 64'h0F330F33550055FF;
defparam \Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y13_N48
cyclonev_lcell_comb \Mux35~4 (
// Equation(s):
// \Mux35~4_combout  = ( \imem~31_combout  & ( \Mux35~3_combout  & ( (!\imem~30_combout  & (\Mux35~2_combout )) # (\imem~30_combout  & ((\Mux35~0_combout ))) ) ) ) # ( !\imem~31_combout  & ( \Mux35~3_combout  & ( (!\imem~30_combout ) # (\Mux35~1_combout ) ) 
// ) ) # ( \imem~31_combout  & ( !\Mux35~3_combout  & ( (!\imem~30_combout  & (\Mux35~2_combout )) # (\imem~30_combout  & ((\Mux35~0_combout ))) ) ) ) # ( !\imem~31_combout  & ( !\Mux35~3_combout  & ( (\Mux35~1_combout  & \imem~30_combout ) ) ) )

	.dataa(!\Mux35~2_combout ),
	.datab(!\Mux35~1_combout ),
	.datac(!\Mux35~0_combout ),
	.datad(!\imem~30_combout ),
	.datae(!\imem~31_combout ),
	.dataf(!\Mux35~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~4 .extended_lut = "off";
defparam \Mux35~4 .lut_mask = 64'h0033550FFF33550F;
defparam \Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N0
cyclonev_lcell_comb \RTval_D[28]~26 (
// Equation(s):
// \RTval_D[28]~26_combout  = ( \rt_match_M~combout  & ( \Selector28~2_combout  & ( (!\rt_match_A~combout  & (\mem_fwd[28]~112_combout )) # (\rt_match_A~combout  & ((!alufunc_A[0]))) ) ) ) # ( !\rt_match_M~combout  & ( \Selector28~2_combout  & ( 
// (!\rt_match_A~combout  & (\Mux35~4_combout )) # (\rt_match_A~combout  & ((!alufunc_A[0]))) ) ) ) # ( \rt_match_M~combout  & ( !\Selector28~2_combout  & ( (!\rt_match_A~combout  & \mem_fwd[28]~112_combout ) ) ) ) # ( !\rt_match_M~combout  & ( 
// !\Selector28~2_combout  & ( (!\rt_match_A~combout  & \Mux35~4_combout ) ) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\mem_fwd[28]~112_combout ),
	.datac(!\Mux35~4_combout ),
	.datad(!alufunc_A[0]),
	.datae(!\rt_match_M~combout ),
	.dataf(!\Selector28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[28]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[28]~26 .extended_lut = "off";
defparam \RTval_D[28]~26 .lut_mask = 64'h0A0A22225F0A7722;
defparam \RTval_D[28]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N57
cyclonev_lcell_comb \aluin2_A~27 (
// Equation(s):
// \aluin2_A~27_combout  = ( \aluin2_A~0_combout  ) # ( !\aluin2_A~0_combout  & ( (\RTval_D[28]~26_combout  & ((!\comb~5_combout ) # (!\WideOr2~0_combout ))) ) )

	.dataa(!\RTval_D[28]~26_combout ),
	.datab(gnd),
	.datac(!\comb~5_combout ),
	.datad(!\WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~27 .extended_lut = "off";
defparam \aluin2_A~27 .lut_mask = 64'h55505550FFFFFFFF;
defparam \aluin2_A~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N58
dffeas \aluin2_A[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[28] .is_wysiwyg = "true";
defparam \aluin2_A[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N33
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( \Selector29~0_combout  & ( (\Selector56~11_combout  & ((!\ShiftRight0~5_combout  & (aluin1_A[31])) # (\ShiftRight0~5_combout  & ((\ShiftRight0~9_combout ))))) ) ) # ( !\Selector29~0_combout  & ( (aluin1_A[31] & 
// \Selector56~11_combout ) ) )

	.dataa(!aluin1_A[31]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\ShiftRight0~9_combout ),
	.datad(!\Selector56~11_combout ),
	.datae(gnd),
	.dataf(!\Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h0055005500470047;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N12
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( alufunc_A[3] & ( aluin1_A[28] & ( (!\Selector49~1_combout  & (pcpred_A[28] & (\Selector33~0_combout ))) # (\Selector49~1_combout  & ((!aluin2_A[28]) # ((pcpred_A[28] & \Selector33~0_combout )))) ) ) ) # ( !alufunc_A[3] & ( 
// aluin1_A[28] & ( (!\Selector49~1_combout  & (pcpred_A[28] & (\Selector33~0_combout ))) # (\Selector49~1_combout  & (((pcpred_A[28] & \Selector33~0_combout )) # (aluin2_A[28]))) ) ) ) # ( alufunc_A[3] & ( !aluin1_A[28] & ( ((pcpred_A[28] & 
// \Selector33~0_combout )) # (\Selector49~1_combout ) ) ) ) # ( !alufunc_A[3] & ( !aluin1_A[28] & ( (pcpred_A[28] & \Selector33~0_combout ) ) ) )

	.dataa(!\Selector49~1_combout ),
	.datab(!pcpred_A[28]),
	.datac(!\Selector33~0_combout ),
	.datad(!aluin2_A[28]),
	.datae(!alufunc_A[3]),
	.dataf(!aluin1_A[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h0303575703575703;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N48
cyclonev_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = ( \Selector48~0_combout  & ( \Selector27~0_combout  & ( (((\Add3~105_sumout ) # (\Selector28~0_combout )) # (\Selector28~1_combout )) # (\Add4~105_sumout ) ) ) ) # ( !\Selector48~0_combout  & ( \Selector27~0_combout  & ( 
// ((\Add3~105_sumout ) # (\Selector28~0_combout )) # (\Selector28~1_combout ) ) ) ) # ( \Selector48~0_combout  & ( !\Selector27~0_combout  & ( ((\Selector28~0_combout ) # (\Selector28~1_combout )) # (\Add4~105_sumout ) ) ) ) # ( !\Selector48~0_combout  & ( 
// !\Selector27~0_combout  & ( (\Selector28~0_combout ) # (\Selector28~1_combout ) ) ) )

	.dataa(!\Add4~105_sumout ),
	.datab(!\Selector28~1_combout ),
	.datac(!\Selector28~0_combout ),
	.datad(!\Add3~105_sumout ),
	.datae(!\Selector48~0_combout ),
	.dataf(!\Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~2 .extended_lut = "off";
defparam \Selector28~2 .lut_mask = 64'h3F3F7F7F3FFF7FFF;
defparam \Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y13_N28
dffeas \memaddr_M[28] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector28~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(alufunc_A[0]),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memaddr_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \memaddr_M[28] .is_wysiwyg = "true";
defparam \memaddr_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N36
cyclonev_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = ( !memaddr_M[0] & ( memaddr_M[31] & ( (memaddr_M[28] & (\memaddr_M[29]~DUPLICATE_q  & (memaddr_M[30] & memaddr_M[27]))) ) ) )

	.dataa(!memaddr_M[28]),
	.datab(!\memaddr_M[29]~DUPLICATE_q ),
	.datac(!memaddr_M[30]),
	.datad(!memaddr_M[27]),
	.datae(!memaddr_M[0]),
	.dataf(!memaddr_M[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~1 .extended_lut = "off";
defparam \Equal5~1 .lut_mask = 64'h0000000000010000;
defparam \Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y12_N9
cyclonev_lcell_comb \Equal5~6 (
// Equation(s):
// \Equal5~6_combout  = ( \Equal5~5_combout  & ( \Equal5~0_combout  & ( (\Equal5~1_combout  & (\Equal5~2_combout  & (\Equal5~3_combout  & \Equal5~4_combout ))) ) ) )

	.dataa(!\Equal5~1_combout ),
	.datab(!\Equal5~2_combout ),
	.datac(!\Equal5~3_combout ),
	.datad(!\Equal5~4_combout ),
	.datae(!\Equal5~5_combout ),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~6 .extended_lut = "off";
defparam \Equal5~6 .lut_mask = 64'h0000000000000001;
defparam \Equal5~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \RTreg_A[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\RTval_D[5]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(RTreg_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \RTreg_A[5] .is_wysiwyg = "true";
defparam \RTreg_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N20
dffeas \wmemval_M[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RTreg_A[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[5] .is_wysiwyg = "true";
defparam \wmemval_M[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[5]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC80FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N58
dffeas \dmem_rtl_0_bypass[40] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.clk0(!\KEY[0]~inputCLKENA0_outclk ),
	.clk1(!\KEY[0]~inputCLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\dmem_rtl_0|auto_generated|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({wmemval_M[5]}),
	.portaaddr({memaddr_M[14],memaddr_M[13],memaddr_M[12],memaddr_M[11],memaddr_M[10],memaddr_M[9],memaddr_M[8],memaddr_M[7],memaddr_M[6],memaddr_M[5],memaddr_M[4],memaddr_M[3],memaddr_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector42~3_combout ,\Selector43~2_combout ,\Selector44~3_combout ,\Selector45~3_combout ,\Selector46~3_combout ,\Selector47~2_combout ,\Selector48~3_combout ,\Selector49~5_combout ,\Selector50~3_combout ,\Selector51~3_combout ,\Selector52~3_combout ,
\Selector53~3_combout ,\Selector54~5_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "debug.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_kdm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N18
cyclonev_lcell_comb \mem_fwd[5]~41 (
// Equation(s):
// \mem_fwd[5]~41_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\mem_fwd[4]~7_combout  & (!\dmem~5_combout  & dmem_rtl_0_bypass[40])) ) ) ) # ( 
// \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & (\mem_fwd[4]~7_combout  & (!\dmem~5_combout  & dmem_rtl_0_bypass[40]))) ) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & (\mem_fwd[4]~7_combout  & (!\dmem~5_combout  & dmem_rtl_0_bypass[40]))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(!\mem_fwd[4]~7_combout ),
	.datac(!\dmem~5_combout ),
	.datad(!dmem_rtl_0_bypass[40]),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[5]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[5]~41 .extended_lut = "off";
defparam \mem_fwd[5]~41 .lut_mask = 64'h0010001000000030;
defparam \mem_fwd[5]~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[39]~5 (
// Equation(s):
// \dmem_rtl_0_bypass[39]~5_combout  = ( !wmemval_M[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[39]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39]~5 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[39]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[39]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N1
dffeas \dmem_rtl_0_bypass[39] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[39]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N39
cyclonev_lcell_comb \mem_fwd[5]~40 (
// Equation(s):
// \mem_fwd[5]~40_combout  = ( \dmem~5_combout  & ( dmem_rtl_0_bypass[39] & ( (!\ldmem_M~DUPLICATE_q  & memaddr_M[5]) ) ) ) # ( !\dmem~5_combout  & ( dmem_rtl_0_bypass[39] & ( (!\ldmem_M~DUPLICATE_q  & memaddr_M[5]) ) ) ) # ( \dmem~5_combout  & ( 
// !dmem_rtl_0_bypass[39] & ( (!\ldmem_M~DUPLICATE_q  & ((memaddr_M[5]))) # (\ldmem_M~DUPLICATE_q  & (!\WideNor0~combout )) ) ) ) # ( !\dmem~5_combout  & ( !dmem_rtl_0_bypass[39] & ( (!\ldmem_M~DUPLICATE_q  & (((memaddr_M[5])))) # (\ldmem_M~DUPLICATE_q  & 
// (!\WideNor0~combout  & (!dmem_rtl_0_bypass[40]))) ) ) )

	.dataa(!\ldmem_M~DUPLICATE_q ),
	.datab(!\WideNor0~combout ),
	.datac(!dmem_rtl_0_bypass[40]),
	.datad(!memaddr_M[5]),
	.datae(!\dmem~5_combout ),
	.dataf(!dmem_rtl_0_bypass[39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[5]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[5]~40 .extended_lut = "off";
defparam \mem_fwd[5]~40 .lut_mask = 64'h40EA44EE00AA00AA;
defparam \mem_fwd[5]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y10_N45
cyclonev_lcell_comb \mem_fwd[5]~42 (
// Equation(s):
// \mem_fwd[5]~42_combout  = ( memaddr_M[4] & ( \mem_fwd[2]~4_combout  & ( ((!\Equal5~6_combout ) # ((\mem_fwd[5]~40_combout ) # (\mem_fwd[5]~41_combout ))) # (\SW[5]~input_o ) ) ) ) # ( !memaddr_M[4] & ( \mem_fwd[2]~4_combout  & ( (!\Equal5~6_combout ) # 
// ((\mem_fwd[5]~40_combout ) # (\mem_fwd[5]~41_combout )) ) ) ) # ( memaddr_M[4] & ( !\mem_fwd[2]~4_combout  & ( (\mem_fwd[5]~40_combout ) # (\mem_fwd[5]~41_combout ) ) ) ) # ( !memaddr_M[4] & ( !\mem_fwd[2]~4_combout  & ( (\mem_fwd[5]~40_combout ) # 
// (\mem_fwd[5]~41_combout ) ) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\Equal5~6_combout ),
	.datac(!\mem_fwd[5]~41_combout ),
	.datad(!\mem_fwd[5]~40_combout ),
	.datae(!memaddr_M[4]),
	.dataf(!\mem_fwd[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[5]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[5]~42 .extended_lut = "off";
defparam \mem_fwd[5]~42 .lut_mask = 64'h0FFF0FFFCFFFDFFF;
defparam \mem_fwd[5]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y12_N26
dffeas \regs[0][5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[5]~42_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][5] .is_wysiwyg = "true";
defparam \regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y12_N42
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \regs[10][5]~q  & ( \regs[5][5]~q  & ( (!\imem~10_combout  & (((!\imem~11_combout )) # (\regs[0][5]~q ))) # (\imem~10_combout  & (((\regs[15][5]~q ) # (\imem~11_combout )))) ) ) ) # ( !\regs[10][5]~q  & ( \regs[5][5]~q  & ( 
// (!\imem~10_combout  & (\regs[0][5]~q  & (\imem~11_combout ))) # (\imem~10_combout  & (((\regs[15][5]~q ) # (\imem~11_combout )))) ) ) ) # ( \regs[10][5]~q  & ( !\regs[5][5]~q  & ( (!\imem~10_combout  & (((!\imem~11_combout )) # (\regs[0][5]~q ))) # 
// (\imem~10_combout  & (((!\imem~11_combout  & \regs[15][5]~q )))) ) ) ) # ( !\regs[10][5]~q  & ( !\regs[5][5]~q  & ( (!\imem~10_combout  & (\regs[0][5]~q  & (\imem~11_combout ))) # (\imem~10_combout  & (((!\imem~11_combout  & \regs[15][5]~q )))) ) ) )

	.dataa(!\regs[0][5]~q ),
	.datab(!\imem~10_combout ),
	.datac(!\imem~11_combout ),
	.datad(!\regs[15][5]~q ),
	.datae(!\regs[10][5]~q ),
	.dataf(!\regs[5][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N57
cyclonev_lcell_comb \mem_fwd[5]~48 (
// Equation(s):
// \mem_fwd[5]~48_combout  = ( dmem_rtl_0_bypass[40] & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[5]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[5]~48 .extended_lut = "off";
defparam \mem_fwd[5]~48 .lut_mask = 64'h0000000047474747;
defparam \mem_fwd[5]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N48
cyclonev_lcell_comb \mem_fwd[5]~156 (
// Equation(s):
// \mem_fwd[5]~156_combout  = ( !\WideNor0~combout  & ( ((\mem_fwd[5]~48_combout  & (!\dmem~5_combout  & ((\ldmem_M~DUPLICATE_q ))))) ) ) # ( \WideNor0~combout  & ( ((\ldmem_M~DUPLICATE_q  & ((!\Equal5~6_combout ) # ((\SW[5]~input_o  & memaddr_M[4]))))) ) )

	.dataa(!\SW[5]~input_o ),
	.datab(!\mem_fwd[5]~48_combout ),
	.datac(!\Equal5~6_combout ),
	.datad(!memaddr_M[4]),
	.datae(!\WideNor0~combout ),
	.dataf(!\ldmem_M~DUPLICATE_q ),
	.datag(!\dmem~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mem_fwd[5]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mem_fwd[5]~156 .extended_lut = "on";
defparam \mem_fwd[5]~156 .lut_mask = 64'h000000003030F0F5;
defparam \mem_fwd[5]~156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N24
cyclonev_lcell_comb \RSreg_D[5]~11 (
// Equation(s):
// \RSreg_D[5]~11_combout  = ( \comb~3_combout  & ( \Selector51~3_combout  ) ) # ( !\comb~3_combout  & ( \Selector51~3_combout  & ( (!\rs_match_M~combout  & (\Mux26~0_combout )) # (\rs_match_M~combout  & (((\mem_fwd[5]~156_combout ) # (\mem_fwd[5]~40_combout 
// )))) ) ) ) # ( !\comb~3_combout  & ( !\Selector51~3_combout  & ( (!\rs_match_M~combout  & (\Mux26~0_combout )) # (\rs_match_M~combout  & (((\mem_fwd[5]~156_combout ) # (\mem_fwd[5]~40_combout )))) ) ) )

	.dataa(!\Mux26~0_combout ),
	.datab(!\mem_fwd[5]~40_combout ),
	.datac(!\mem_fwd[5]~156_combout ),
	.datad(!\rs_match_M~combout ),
	.datae(!\comb~3_combout ),
	.dataf(!\Selector51~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[5]~11 .extended_lut = "off";
defparam \RSreg_D[5]~11 .lut_mask = 64'h553F0000553FFFFF;
defparam \RSreg_D[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N36
cyclonev_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = ( PC[5] & ( (!\mispred~combout  & (((\Add2~13_sumout )) # (\comb~4_combout ))) # (\mispred~combout  & (((pcpred_A[5])))) ) ) # ( !PC[5] & ( (!\mispred~combout  & (!\comb~4_combout  & (\Add2~13_sumout ))) # (\mispred~combout  & 
// (((pcpred_A[5])))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\comb~4_combout ),
	.datac(!\Add2~13_sumout ),
	.datad(!pcpred_A[5]),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~4 .extended_lut = "off";
defparam \PC~4 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \PC~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N30
cyclonev_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = ( \imem~4_combout  & ( (!\isbranch_D~1_combout  & ((\PC~4_combout ))) # (\isbranch_D~1_combout  & (\Add1~13_sumout )) ) ) # ( !\imem~4_combout  & ( (!\isbranch_D~1_combout  & ((\PC~4_combout ))) # (\isbranch_D~1_combout  & 
// (\Add0~13_sumout )) ) )

	.dataa(!\Add0~13_sumout ),
	.datab(!\Add1~13_sumout ),
	.datac(!\isbranch_D~1_combout ),
	.datad(!\PC~4_combout ),
	.datae(gnd),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~5 .extended_lut = "off";
defparam \PC~5 .lut_mask = 64'h05F505F503F303F3;
defparam \PC~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N32
dffeas \PC[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N18
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( PC[5] & ( (!PC[4] & (!PC[3] & !PC[2])) ) ) # ( !PC[5] & ( ((PC[2]) # (PC[3])) # (PC[4]) ) )

	.dataa(!PC[4]),
	.datab(!PC[3]),
	.datac(!PC[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h7F7F7F7F80808080;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N18
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( \imem~23_combout  & ( (!\imem~2_combout ) # (!\imem~3_combout ) ) ) # ( !\imem~23_combout  )

	.dataa(gnd),
	.datab(!\imem~2_combout ),
	.datac(!\imem~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'hFFFFFFFFFCFCFCFC;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N39
cyclonev_lcell_comb \PC~14 (
// Equation(s):
// \PC~14_combout  = ( \Add2~25_sumout  & ( (!\mispred~combout  & ((!\comb~4_combout ) # ((!PC[8])))) # (\mispred~combout  & (((pcpred_A[8])))) ) ) # ( !\Add2~25_sumout  & ( (!\mispred~combout  & (\comb~4_combout  & ((!PC[8])))) # (\mispred~combout  & 
// (((pcpred_A[8])))) ) )

	.dataa(!\mispred~combout ),
	.datab(!\comb~4_combout ),
	.datac(!pcpred_A[8]),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~14 .extended_lut = "off";
defparam \PC~14 .lut_mask = 64'h27052705AF8DAF8D;
defparam \PC~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N3
cyclonev_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = ( \Add1~25_sumout  & ( (!\isbranch_D~1_combout  & (((!\PC~14_combout )))) # (\isbranch_D~1_combout  & (!\Add0~25_sumout  & ((!\imem~4_combout )))) ) ) # ( !\Add1~25_sumout  & ( (!\isbranch_D~1_combout  & (((!\PC~14_combout )))) # 
// (\isbranch_D~1_combout  & ((!\Add0~25_sumout ) # ((\imem~4_combout )))) ) )

	.dataa(!\Add0~25_sumout ),
	.datab(!\PC~14_combout ),
	.datac(!\isbranch_D~1_combout ),
	.datad(!\imem~4_combout ),
	.datae(gnd),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~15 .extended_lut = "off";
defparam \PC~15 .lut_mask = 64'hCACFCACFCAC0CAC0;
defparam \PC~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \PC[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N18
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( !PC[10] & ( (!PC[8] & !PC[7]) ) )

	.dataa(!PC[8]),
	.datab(gnd),
	.datac(!PC[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'hA0A0A0A000000000;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N45
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( !PC[5] & ( (!PC[4]) # ((!PC[2] & !PC[3])) ) )

	.dataa(!PC[2]),
	.datab(gnd),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'hFFA0FFA000000000;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N15
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( \imem~19_combout  & ( (\imem~3_combout  & \imem~2_combout ) ) )

	.dataa(!\imem~3_combout ),
	.datab(!\imem~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h0000000011111111;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N21
cyclonev_lcell_comb \HEXout[2]~3 (
// Equation(s):
// \HEXout[2]~3_combout  = ( \Add1~1_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~1_sumout )))) # (\isbranch_D~1_combout  & (((\Add0~1_sumout )) # (\imem~4_combout ))) ) ) # ( !\Add1~1_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~1_sumout )))) # 
// (\isbranch_D~1_combout  & (!\imem~4_combout  & ((\Add0~1_sumout )))) ) )

	.dataa(!\isbranch_D~1_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\Add2~1_sumout ),
	.datad(!\Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[2]~3 .extended_lut = "off";
defparam \HEXout[2]~3 .lut_mask = 64'h0A4E0A4E1B5F1B5F;
defparam \HEXout[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N57
cyclonev_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = ( \HEXout[2]~3_combout  & ( (\PC~0_combout ) # (\isbranch_D~1_combout ) ) ) # ( !\HEXout[2]~3_combout  & ( (!\isbranch_D~1_combout  & \PC~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\isbranch_D~1_combout ),
	.datad(!\PC~0_combout ),
	.datae(gnd),
	.dataf(!\HEXout[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~1 .extended_lut = "off";
defparam \PC~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N59
dffeas \PC[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N12
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( PC[5] & ( (PC[3]) # (PC[4]) ) ) # ( !PC[5] & ( (PC[4] & (PC[3] & PC[2])) ) )

	.dataa(!PC[4]),
	.datab(!PC[3]),
	.datac(!PC[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h0101010177777777;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = ( destreg_A[1] & ( destreg_A[3] & ( (!\imem~1_combout ) # ((!\imem~3_combout ) # ((!\imem~2_combout ) # (\imem~6_combout ))) ) ) ) # ( !destreg_A[1] & ( !destreg_A[3] & ( (\imem~1_combout  & (\imem~3_combout  & (!\imem~6_combout  & 
// \imem~2_combout ))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~6_combout ),
	.datad(!\imem~2_combout ),
	.datae(!destreg_A[1]),
	.dataf(!destreg_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~1 .extended_lut = "off";
defparam \comb~1 .lut_mask = 64'h001000000000FFEF;
defparam \comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N12
cyclonev_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = ( \isnop_A~q  & ( (\comb~1_combout  & (\ldmem_A~q  & \comb~0_combout )) ) )

	.dataa(!\comb~1_combout ),
	.datab(!\ldmem_A~q ),
	.datac(!\comb~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isnop_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~4 .extended_lut = "off";
defparam \comb~4 .lut_mask = 64'h0000000001010101;
defparam \comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N33
cyclonev_lcell_comb \PC~10 (
// Equation(s):
// \PC~10_combout  = ( \Add2~45_sumout  & ( (!\mispred~combout  & ((!\comb~4_combout ) # ((PC[13])))) # (\mispred~combout  & (((pcpred_A[13])))) ) ) # ( !\Add2~45_sumout  & ( (!\mispred~combout  & (\comb~4_combout  & ((PC[13])))) # (\mispred~combout  & 
// (((pcpred_A[13])))) ) )

	.dataa(!\comb~4_combout ),
	.datab(!\mispred~combout ),
	.datac(!pcpred_A[13]),
	.datad(!PC[13]),
	.datae(gnd),
	.dataf(!\Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~10 .extended_lut = "off";
defparam \PC~10 .lut_mask = 64'h034703478BCF8BCF;
defparam \PC~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N18
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( \Add1~45_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~10_combout )))) # (\isbranch_D~1_combout  & (((\Add0~45_sumout )) # (\imem~4_combout ))) ) ) # ( !\Add1~45_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~10_combout )))) # 
// (\isbranch_D~1_combout  & (!\imem~4_combout  & ((\Add0~45_sumout )))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\PC~10_combout ),
	.datad(!\Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "off";
defparam \PC~11 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N20
dffeas \PC[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N18
cyclonev_lcell_comb \HEXout[3]~4 (
// Equation(s):
// \HEXout[3]~4_combout  = ( \Add0~5_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~5_sumout )))) # (\isbranch_D~1_combout  & ((!\imem~4_combout ) # ((\Add1~5_sumout )))) ) ) # ( !\Add0~5_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~5_sumout )))) # 
// (\isbranch_D~1_combout  & (\imem~4_combout  & (\Add1~5_sumout ))) ) )

	.dataa(!\isbranch_D~1_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\Add1~5_sumout ),
	.datad(!\Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[3]~4 .extended_lut = "off";
defparam \HEXout[3]~4 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \HEXout[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N24
cyclonev_lcell_comb \PC~61 (
// Equation(s):
// \PC~61_combout  = ( !\comb~4_combout  & ( (!\isbranch_D~1_combout  & (((!\mispred~combout  & (\Add2~5_sumout )) # (\mispred~combout  & ((pcpred_A[3])))))) # (\isbranch_D~1_combout  & (\HEXout[3]~4_combout )) ) ) # ( \comb~4_combout  & ( 
// (!\isbranch_D~1_combout  & (((!\mispred~combout  & (PC[3])) # (\mispred~combout  & ((pcpred_A[3])))))) # (\isbranch_D~1_combout  & (\HEXout[3]~4_combout )) ) )

	.dataa(!\HEXout[3]~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!PC[3]),
	.datad(!pcpred_A[3]),
	.datae(!\comb~4_combout ),
	.dataf(!\mispred~combout ),
	.datag(!\Add2~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~61 .extended_lut = "on";
defparam \PC~61 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \PC~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N26
dffeas \PC[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~61_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N36
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( !PC[5] & ( (!PC[4] & ((PC[2]) # (PC[3]))) ) )

	.dataa(!PC[4]),
	.datab(!PC[3]),
	.datac(!PC[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h2A2A2A2A00000000;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N33
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( \imem~2_combout  & ( (\imem~1_combout  & (\imem~3_combout  & ((\imem~8_combout ) # (\imem~9_combout )))) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~9_combout ),
	.datad(!\imem~8_combout ),
	.datae(gnd),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h0000000001110111;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N6
cyclonev_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = ( !\imem~4_combout  & ( (!\Decoder1~0_combout  & !\imem~13_combout ) ) )

	.dataa(!\Decoder1~0_combout ),
	.datab(gnd),
	.datac(!\imem~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1 .extended_lut = "off";
defparam \Decoder1~1 .lut_mask = 64'hA0A0A0A000000000;
defparam \Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N33
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \imem~32_combout  & ( (!\Decoder1~1_combout ) # ((!\imem~1_combout ) # (\imem~22_combout )) ) ) # ( !\imem~32_combout  & ( (\Decoder1~1_combout  & ((!\imem~1_combout ) # (\imem~22_combout ))) ) )

	.dataa(!\Decoder1~1_combout ),
	.datab(!\imem~1_combout ),
	.datac(gnd),
	.datad(!\imem~22_combout ),
	.datae(gnd),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h44554455EEFFEEFF;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N34
dffeas \destreg_A[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(destreg_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \destreg_A[1] .is_wysiwyg = "true";
defparam \destreg_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \rt_match_A~0 (
// Equation(s):
// \rt_match_A~0_combout  = ( destreg_A[3] & ( (!\imem~30_combout  & (!destreg_A[2] $ (!\imem~31_combout ))) ) ) # ( !destreg_A[3] & ( (\imem~30_combout  & (!destreg_A[2] $ (!\imem~31_combout ))) ) )

	.dataa(gnd),
	.datab(!destreg_A[2]),
	.datac(!\imem~31_combout ),
	.datad(!\imem~30_combout ),
	.datae(gnd),
	.dataf(!destreg_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_match_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rt_match_A~0 .extended_lut = "off";
defparam \rt_match_A~0 .lut_mask = 64'h003C003C3C003C00;
defparam \rt_match_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb rt_match_A(
// Equation(s):
// \rt_match_A~combout  = ( \imem~33_combout  & ( \isnop_A~q  & ( (\rt_match_A~0_combout  & (!destreg_A[0] & (!destreg_A[1] $ (\imem~32_combout )))) ) ) ) # ( !\imem~33_combout  & ( \isnop_A~q  & ( (\rt_match_A~0_combout  & (destreg_A[0] & (!destreg_A[1] $ 
// (\imem~32_combout )))) ) ) )

	.dataa(!destreg_A[1]),
	.datab(!\imem~32_combout ),
	.datac(!\rt_match_A~0_combout ),
	.datad(!destreg_A[0]),
	.datae(!\imem~33_combout ),
	.dataf(!\isnop_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rt_match_A~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam rt_match_A.extended_lut = "off";
defparam rt_match_A.lut_mask = 64'h0000000000090900;
defparam rt_match_A.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N30
cyclonev_lcell_comb \regs[6][4]~feeder (
// Equation(s):
// \regs[6][4]~feeder_combout  = ( \mem_fwd[4]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[4]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][4]~feeder .extended_lut = "off";
defparam \regs[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N32
dffeas \regs[6][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][4] .is_wysiwyg = "true";
defparam \regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y11_N48
cyclonev_lcell_comb \regs[4][4]~feeder (
// Equation(s):
// \regs[4][4]~feeder_combout  = ( \mem_fwd[4]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[4]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[4][4]~feeder .extended_lut = "off";
defparam \regs[4][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N50
dffeas \regs[4][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][4] .is_wysiwyg = "true";
defparam \regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y11_N2
dffeas \regs[7][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][4] .is_wysiwyg = "true";
defparam \regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y11_N0
cyclonev_lcell_comb \Mux59~1 (
// Equation(s):
// \Mux59~1_combout  = ( \regs[7][4]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & ((\regs[4][4]~q ))) # (\imem~32_combout  & (\regs[6][4]~q )) ) ) ) # ( !\regs[7][4]~q  & ( \imem~33_combout  & ( (!\imem~32_combout  & ((\regs[4][4]~q ))) # 
// (\imem~32_combout  & (\regs[6][4]~q )) ) ) ) # ( \regs[7][4]~q  & ( !\imem~33_combout  & ( (\imem~32_combout ) # (\regs[5][4]~q ) ) ) ) # ( !\regs[7][4]~q  & ( !\imem~33_combout  & ( (\regs[5][4]~q  & !\imem~32_combout ) ) ) )

	.dataa(!\regs[6][4]~q ),
	.datab(!\regs[4][4]~q ),
	.datac(!\regs[5][4]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[7][4]~q ),
	.dataf(!\imem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~1 .extended_lut = "off";
defparam \Mux59~1 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N45
cyclonev_lcell_comb \regs[8][4]~feeder (
// Equation(s):
// \regs[8][4]~feeder_combout  = ( \mem_fwd[4]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[4]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][4]~feeder .extended_lut = "off";
defparam \regs[8][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N46
dffeas \regs[8][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][4] .is_wysiwyg = "true";
defparam \regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N41
dffeas \regs[9][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][4] .is_wysiwyg = "true";
defparam \regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y13_N20
dffeas \regs[11][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][4] .is_wysiwyg = "true";
defparam \regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N18
cyclonev_lcell_comb \Mux59~2 (
// Equation(s):
// \Mux59~2_combout  = ( \regs[11][4]~q  & ( \regs[10][4]~q  & ( ((!\imem~33_combout  & ((\regs[9][4]~q ))) # (\imem~33_combout  & (\regs[8][4]~q ))) # (\imem~32_combout ) ) ) ) # ( !\regs[11][4]~q  & ( \regs[10][4]~q  & ( (!\imem~32_combout  & 
// ((!\imem~33_combout  & ((\regs[9][4]~q ))) # (\imem~33_combout  & (\regs[8][4]~q )))) # (\imem~32_combout  & (((\imem~33_combout )))) ) ) ) # ( \regs[11][4]~q  & ( !\regs[10][4]~q  & ( (!\imem~32_combout  & ((!\imem~33_combout  & ((\regs[9][4]~q ))) # 
// (\imem~33_combout  & (\regs[8][4]~q )))) # (\imem~32_combout  & (((!\imem~33_combout )))) ) ) ) # ( !\regs[11][4]~q  & ( !\regs[10][4]~q  & ( (!\imem~32_combout  & ((!\imem~33_combout  & ((\regs[9][4]~q ))) # (\imem~33_combout  & (\regs[8][4]~q )))) ) ) )

	.dataa(!\regs[8][4]~q ),
	.datab(!\imem~32_combout ),
	.datac(!\regs[9][4]~q ),
	.datad(!\imem~33_combout ),
	.datae(!\regs[11][4]~q ),
	.dataf(!\regs[10][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~2 .extended_lut = "off";
defparam \Mux59~2 .lut_mask = 64'h0C443F440C773F77;
defparam \Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N54
cyclonev_lcell_comb \regs[12][4]~feeder (
// Equation(s):
// \regs[12][4]~feeder_combout  = ( \mem_fwd[4]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[4]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][4]~feeder .extended_lut = "off";
defparam \regs[12][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N56
dffeas \regs[12][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][4] .is_wysiwyg = "true";
defparam \regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N50
dffeas \regs[14][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][4] .is_wysiwyg = "true";
defparam \regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N25
dffeas \regs[13][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][4] .is_wysiwyg = "true";
defparam \regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N48
cyclonev_lcell_comb \Mux59~3 (
// Equation(s):
// \Mux59~3_combout  = ( \regs[14][4]~q  & ( \regs[13][4]~q  & ( (!\imem~33_combout  & (((!\imem~32_combout ) # (\regs[15][4]~q )))) # (\imem~33_combout  & (((\imem~32_combout )) # (\regs[12][4]~q ))) ) ) ) # ( !\regs[14][4]~q  & ( \regs[13][4]~q  & ( 
// (!\imem~33_combout  & (((!\imem~32_combout ) # (\regs[15][4]~q )))) # (\imem~33_combout  & (\regs[12][4]~q  & ((!\imem~32_combout )))) ) ) ) # ( \regs[14][4]~q  & ( !\regs[13][4]~q  & ( (!\imem~33_combout  & (((\regs[15][4]~q  & \imem~32_combout )))) # 
// (\imem~33_combout  & (((\imem~32_combout )) # (\regs[12][4]~q ))) ) ) ) # ( !\regs[14][4]~q  & ( !\regs[13][4]~q  & ( (!\imem~33_combout  & (((\regs[15][4]~q  & \imem~32_combout )))) # (\imem~33_combout  & (\regs[12][4]~q  & ((!\imem~32_combout )))) ) ) )

	.dataa(!\regs[12][4]~q ),
	.datab(!\imem~33_combout ),
	.datac(!\regs[15][4]~q ),
	.datad(!\imem~32_combout ),
	.datae(!\regs[14][4]~q ),
	.dataf(!\regs[13][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~3 .extended_lut = "off";
defparam \Mux59~3 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y11_N56
dffeas \regs[2][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][4] .is_wysiwyg = "true";
defparam \regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N36
cyclonev_lcell_comb \regs[1][4]~feeder (
// Equation(s):
// \regs[1][4]~feeder_combout  = ( \mem_fwd[4]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mem_fwd[4]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][4]~feeder .extended_lut = "off";
defparam \regs[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N38
dffeas \regs[1][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\regs[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder3~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][4] .is_wysiwyg = "true";
defparam \regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y11_N14
dffeas \regs[3][4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\mem_fwd[4]~45_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder3~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][4] .is_wysiwyg = "true";
defparam \regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N12
cyclonev_lcell_comb \Mux59~0 (
// Equation(s):
// \Mux59~0_combout  = ( \regs[3][4]~q  & ( \imem~32_combout  & ( (!\imem~33_combout ) # (\regs[2][4]~q ) ) ) ) # ( !\regs[3][4]~q  & ( \imem~32_combout  & ( (\regs[2][4]~q  & \imem~33_combout ) ) ) ) # ( \regs[3][4]~q  & ( !\imem~32_combout  & ( 
// (!\imem~33_combout  & ((\regs[1][4]~q ))) # (\imem~33_combout  & (\regs[0][4]~q )) ) ) ) # ( !\regs[3][4]~q  & ( !\imem~32_combout  & ( (!\imem~33_combout  & ((\regs[1][4]~q ))) # (\imem~33_combout  & (\regs[0][4]~q )) ) ) )

	.dataa(!\regs[2][4]~q ),
	.datab(!\regs[0][4]~q ),
	.datac(!\regs[1][4]~q ),
	.datad(!\imem~33_combout ),
	.datae(!\regs[3][4]~q ),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~0 .extended_lut = "off";
defparam \Mux59~0 .lut_mask = 64'h0F330F330055FF55;
defparam \Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N54
cyclonev_lcell_comb \Mux59~4 (
// Equation(s):
// \Mux59~4_combout  = ( \imem~31_combout  & ( \Mux59~0_combout  & ( (\imem~30_combout ) # (\Mux59~2_combout ) ) ) ) # ( !\imem~31_combout  & ( \Mux59~0_combout  & ( (!\imem~30_combout  & ((\Mux59~3_combout ))) # (\imem~30_combout  & (\Mux59~1_combout )) ) ) 
// ) # ( \imem~31_combout  & ( !\Mux59~0_combout  & ( (\Mux59~2_combout  & !\imem~30_combout ) ) ) ) # ( !\imem~31_combout  & ( !\Mux59~0_combout  & ( (!\imem~30_combout  & ((\Mux59~3_combout ))) # (\imem~30_combout  & (\Mux59~1_combout )) ) ) )

	.dataa(!\Mux59~1_combout ),
	.datab(!\Mux59~2_combout ),
	.datac(!\imem~30_combout ),
	.datad(!\Mux59~3_combout ),
	.datae(!\imem~31_combout ),
	.dataf(!\Mux59~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux59~4 .extended_lut = "off";
defparam \Mux59~4 .lut_mask = 64'h05F5303005F53F3F;
defparam \Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N21
cyclonev_lcell_comb \RTval_D[4]~10 (
// Equation(s):
// \RTval_D[4]~10_combout  = ( \mem_fwd[4]~45_combout  & ( (!\rt_match_A~combout  & (((\Mux59~4_combout )) # (\rt_match_M~combout ))) # (\rt_match_A~combout  & (((\Selector52~3_combout )))) ) ) # ( !\mem_fwd[4]~45_combout  & ( (!\rt_match_A~combout  & 
// (!\rt_match_M~combout  & (\Mux59~4_combout ))) # (\rt_match_A~combout  & (((\Selector52~3_combout )))) ) )

	.dataa(!\rt_match_A~combout ),
	.datab(!\rt_match_M~combout ),
	.datac(!\Mux59~4_combout ),
	.datad(!\Selector52~3_combout ),
	.datae(gnd),
	.dataf(!\mem_fwd[4]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RTval_D[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RTval_D[4]~10 .extended_lut = "off";
defparam \RTval_D[4]~10 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \RTval_D[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N54
cyclonev_lcell_comb \aluin2_A~11 (
// Equation(s):
// \aluin2_A~11_combout  = ( \comb~5_combout  & ( (!\WideOr2~0_combout  & (\RTval_D[4]~10_combout )) # (\WideOr2~0_combout  & ((\imem~29_combout ))) ) ) # ( !\comb~5_combout  & ( \RTval_D[4]~10_combout  ) )

	.dataa(!\RTval_D[4]~10_combout ),
	.datab(!\WideOr2~0_combout ),
	.datac(!\imem~29_combout ),
	.datad(gnd),
	.datae(!\comb~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~11 .extended_lut = "off";
defparam \aluin2_A~11 .lut_mask = 64'h5555474755554747;
defparam \aluin2_A~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y11_N56
dffeas \aluin2_A[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[4] .is_wysiwyg = "true";
defparam \aluin2_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N48
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( aluin1_A[3] & ( aluin2_A[0] & ( (aluin1_A[1]) # (aluin2_A[1]) ) ) ) # ( !aluin1_A[3] & ( aluin2_A[0] & ( (!aluin2_A[1] & aluin1_A[1]) ) ) ) # ( aluin1_A[3] & ( !aluin2_A[0] & ( (!aluin2_A[1] & ((aluin1_A[0]))) # (aluin2_A[1] & 
// (aluin1_A[2])) ) ) ) # ( !aluin1_A[3] & ( !aluin2_A[0] & ( (!aluin2_A[1] & ((aluin1_A[0]))) # (aluin2_A[1] & (aluin1_A[2])) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!aluin1_A[2]),
	.datac(!aluin1_A[0]),
	.datad(!aluin1_A[1]),
	.datae(!aluin1_A[3]),
	.dataf(!aluin2_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N42
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( aluin2_A[2] & ( \ShiftRight0~12_combout  & ( (!aluin2_A[3]) # (\ShiftRight0~14_combout ) ) ) ) # ( !aluin2_A[2] & ( \ShiftRight0~12_combout  & ( (!aluin2_A[3] & ((\ShiftRight0~11_combout ))) # (aluin2_A[3] & 
// (\ShiftRight0~13_combout )) ) ) ) # ( aluin2_A[2] & ( !\ShiftRight0~12_combout  & ( (aluin2_A[3] & \ShiftRight0~14_combout ) ) ) ) # ( !aluin2_A[2] & ( !\ShiftRight0~12_combout  & ( (!aluin2_A[3] & ((\ShiftRight0~11_combout ))) # (aluin2_A[3] & 
// (\ShiftRight0~13_combout )) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!\ShiftRight0~14_combout ),
	.datac(!\ShiftRight0~13_combout ),
	.datad(!\ShiftRight0~11_combout ),
	.datae(!aluin2_A[2]),
	.dataf(!\ShiftRight0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h05AF111105AFBBBB;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N45
cyclonev_lcell_comb \Selector56~8 (
// Equation(s):
// \Selector56~8_combout  = ( !alufunc_A[0] & ( (alufunc_A[4] & (alufunc_A[5] & (!alufunc_A[2] & !alufunc_A[3]))) ) )

	.dataa(!alufunc_A[4]),
	.datab(!alufunc_A[5]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[3]),
	.datae(!alufunc_A[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~8 .extended_lut = "off";
defparam \Selector56~8 .lut_mask = 64'h1000000010000000;
defparam \Selector56~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N24
cyclonev_lcell_comb \Selector56~9 (
// Equation(s):
// \Selector56~9_combout  = ( \Selector56~8_combout  & ( \ShiftRight0~10_combout  & ( (!\ShiftRight0~5_combout  & (((aluin1_A[31])))) # (\ShiftRight0~5_combout  & (((\ShiftRight0~15_combout )) # (aluin2_A[4]))) ) ) ) # ( \Selector56~8_combout  & ( 
// !\ShiftRight0~10_combout  & ( (!\ShiftRight0~5_combout  & (((aluin1_A[31])))) # (\ShiftRight0~5_combout  & (!aluin2_A[4] & ((\ShiftRight0~15_combout )))) ) ) )

	.dataa(!aluin2_A[4]),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\ShiftRight0~15_combout ),
	.datae(!\Selector56~8_combout ),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~9 .extended_lut = "off";
defparam \Selector56~9 .lut_mask = 64'h0000303A0000353F;
defparam \Selector56~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N51
cyclonev_lcell_comb mispred(
// Equation(s):
// \mispred~combout  = (!\Selector56~5_combout  & (!\Selector56~9_combout  & (\mispred~0_combout  & !\Selector56~7_combout )))

	.dataa(!\Selector56~5_combout ),
	.datab(!\Selector56~9_combout ),
	.datac(!\mispred~0_combout ),
	.datad(!\Selector56~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mispred~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam mispred.extended_lut = "off";
defparam mispred.lut_mask = 64'h0800080008000800;
defparam mispred.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N39
cyclonev_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = ( pcpred_A[4] & ( ((!\comb~4_combout  & ((\Add2~9_sumout ))) # (\comb~4_combout  & (PC[4]))) # (\mispred~combout ) ) ) # ( !pcpred_A[4] & ( (!\mispred~combout  & ((!\comb~4_combout  & ((\Add2~9_sumout ))) # (\comb~4_combout  & (PC[4])))) 
// ) )

	.dataa(!\mispred~combout ),
	.datab(!\comb~4_combout ),
	.datac(!PC[4]),
	.datad(!\Add2~9_sumout ),
	.datae(gnd),
	.dataf(!pcpred_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~2 .extended_lut = "off";
defparam \PC~2 .lut_mask = 64'h028A028A57DF57DF;
defparam \PC~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N54
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( \Add1~9_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~2_combout )))) # (\isbranch_D~1_combout  & (((\Add0~9_sumout )) # (\imem~4_combout ))) ) ) # ( !\Add1~9_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~2_combout )))) # 
// (\isbranch_D~1_combout  & (!\imem~4_combout  & ((\Add0~9_sumout )))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\PC~2_combout ),
	.datad(!\Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "off";
defparam \PC~3 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \PC[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N15
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( PC[2] & ( (!PC[4] & (!PC[3] & PC[5])) # (PC[4] & ((!PC[5]))) ) ) # ( !PC[2] & ( (!PC[4] & (!PC[3])) # (PC[4] & ((!PC[5]))) ) )

	.dataa(!PC[4]),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'hD8D8D8D858585858;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N24
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( \imem~2_combout  & ( (\imem~7_combout  & (\imem~3_combout  & \imem~1_combout )) ) )

	.dataa(!\imem~7_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h0000000001010101;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N57
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( \imem~4_combout  & ( (!\imem~13_combout  & (\imem~14_combout  & !\imem~12_combout )) ) ) # ( !\imem~4_combout  & ( (!\imem~14_combout  & ((\imem~12_combout ))) # (\imem~14_combout  & (!\imem~13_combout  & !\imem~12_combout )) ) )

	.dataa(!\imem~13_combout ),
	.datab(gnd),
	.datac(!\imem~14_combout ),
	.datad(!\imem~12_combout ),
	.datae(gnd),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h0AF00AF00A000A00;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N21
cyclonev_lcell_comb \aluin2_A~24 (
// Equation(s):
// \aluin2_A~24_combout  = ( \RTval_D[21]~23_combout  & ( (!\WideOr2~0_combout ) # ((!\comb~5_combout ) # (\aluin2_A~0_combout )) ) ) # ( !\RTval_D[21]~23_combout  & ( \aluin2_A~0_combout  ) )

	.dataa(!\WideOr2~0_combout ),
	.datab(!\aluin2_A~0_combout ),
	.datac(gnd),
	.datad(!\comb~5_combout ),
	.datae(gnd),
	.dataf(!\RTval_D[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A~24 .extended_lut = "off";
defparam \aluin2_A~24 .lut_mask = 64'h33333333FFBBFFBB;
defparam \aluin2_A~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N22
dffeas \aluin2_A[21] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\aluin2_A~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin2_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin2_A[21] .is_wysiwyg = "true";
defparam \aluin2_A[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N54
cyclonev_lcell_comb \Equal4~8 (
// Equation(s):
// \Equal4~8_combout  = ( aluin2_A[22] & ( (aluin1_A[22] & (!aluin2_A[21] $ (aluin1_A[21]))) ) ) # ( !aluin2_A[22] & ( (!aluin1_A[22] & (!aluin2_A[21] $ (aluin1_A[21]))) ) )

	.dataa(!aluin2_A[21]),
	.datab(!aluin1_A[22]),
	.datac(!aluin1_A[21]),
	.datad(gnd),
	.datae(!aluin2_A[22]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~8 .extended_lut = "off";
defparam \Equal4~8 .lut_mask = 64'h8484212184842121;
defparam \Equal4~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N12
cyclonev_lcell_comb \Equal4~6 (
// Equation(s):
// \Equal4~6_combout  = ( aluin1_A[25] & ( aluin1_A[26] & ( (aluin2_A[25] & (aluin2_A[26] & (!aluin1_A[24] $ (aluin2_A[24])))) ) ) ) # ( !aluin1_A[25] & ( aluin1_A[26] & ( (!aluin2_A[25] & (aluin2_A[26] & (!aluin1_A[24] $ (aluin2_A[24])))) ) ) ) # ( 
// aluin1_A[25] & ( !aluin1_A[26] & ( (aluin2_A[25] & (!aluin2_A[26] & (!aluin1_A[24] $ (aluin2_A[24])))) ) ) ) # ( !aluin1_A[25] & ( !aluin1_A[26] & ( (!aluin2_A[25] & (!aluin2_A[26] & (!aluin1_A[24] $ (aluin2_A[24])))) ) ) )

	.dataa(!aluin2_A[25]),
	.datab(!aluin1_A[24]),
	.datac(!aluin2_A[24]),
	.datad(!aluin2_A[26]),
	.datae(!aluin1_A[25]),
	.dataf(!aluin1_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~6 .extended_lut = "off";
defparam \Equal4~6 .lut_mask = 64'h8200410000820041;
defparam \Equal4~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N36
cyclonev_lcell_comb \Equal4~7 (
// Equation(s):
// \Equal4~7_combout  = ( aluin2_A[18] & ( aluin1_A[20] & ( (aluin1_A[18] & (aluin2_A[20] & (!aluin1_A[19] $ (aluin2_A[19])))) ) ) ) # ( !aluin2_A[18] & ( aluin1_A[20] & ( (!aluin1_A[18] & (aluin2_A[20] & (!aluin1_A[19] $ (aluin2_A[19])))) ) ) ) # ( 
// aluin2_A[18] & ( !aluin1_A[20] & ( (aluin1_A[18] & (!aluin2_A[20] & (!aluin1_A[19] $ (aluin2_A[19])))) ) ) ) # ( !aluin2_A[18] & ( !aluin1_A[20] & ( (!aluin1_A[18] & (!aluin2_A[20] & (!aluin1_A[19] $ (aluin2_A[19])))) ) ) )

	.dataa(!aluin1_A[18]),
	.datab(!aluin1_A[19]),
	.datac(!aluin2_A[20]),
	.datad(!aluin2_A[19]),
	.datae(!aluin2_A[18]),
	.dataf(!aluin1_A[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~7 .extended_lut = "off";
defparam \Equal4~7 .lut_mask = 64'h8020401008020401;
defparam \Equal4~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N48
cyclonev_lcell_comb \Equal4~9 (
// Equation(s):
// \Equal4~9_combout  = ( \Equal4~7_combout  & ( aluin1_A[23] & ( (\Equal4~8_combout  & (\Equal4~6_combout  & aluin2_A[23])) ) ) ) # ( \Equal4~7_combout  & ( !aluin1_A[23] & ( (\Equal4~8_combout  & (\Equal4~6_combout  & !aluin2_A[23])) ) ) )

	.dataa(!\Equal4~8_combout ),
	.datab(!\Equal4~6_combout ),
	.datac(!aluin2_A[23]),
	.datad(gnd),
	.datae(!\Equal4~7_combout ),
	.dataf(!aluin1_A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~9 .extended_lut = "off";
defparam \Equal4~9 .lut_mask = 64'h0000101000000101;
defparam \Equal4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N39
cyclonev_lcell_comb \Selector56~4 (
// Equation(s):
// \Selector56~4_combout  = ( !alufunc_A[4] & ( !alufunc_A[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!alufunc_A[0]),
	.datae(gnd),
	.dataf(!alufunc_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~4 .extended_lut = "off";
defparam \Selector56~4 .lut_mask = 64'hFF00FF0000000000;
defparam \Selector56~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N48
cyclonev_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = ( !alufunc_A[2] & ( (alufunc_A[3] & !alufunc_A[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[5]),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~0 .extended_lut = "off";
defparam \Selector56~0 .lut_mask = 64'h0F000F0000000000;
defparam \Selector56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N27
cyclonev_lcell_comb \PC~26 (
// Equation(s):
// \PC~26_combout  = ( \isbranch_D~1_combout  & ( \RSreg_D[0]~0_combout  ) ) # ( !\isbranch_D~1_combout  & ( pcpred_A[0] ) )

	.dataa(gnd),
	.datab(!\RSreg_D[0]~0_combout ),
	.datac(!pcpred_A[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isbranch_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~26 .extended_lut = "off";
defparam \PC~26 .lut_mask = 64'h0F0F0F0F33333333;
defparam \PC~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N36
cyclonev_lcell_comb \isbranch_D~0 (
// Equation(s):
// \isbranch_D~0_combout  = ( !\imem~9_combout  & ( \imem~7_combout  & ( (!\imem~8_combout  & (\imem~2_combout  & (\imem~1_combout  & \imem~3_combout ))) ) ) )

	.dataa(!\imem~8_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\imem~3_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_D~0 .extended_lut = "off";
defparam \isbranch_D~0 .lut_mask = 64'h0000000000020000;
defparam \isbranch_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N9
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( \isbranch_D~0_combout  & ( ((!\comb~4_combout  & (\imem~4_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]))) # (\mispred~combout ) ) ) # ( !\isbranch_D~0_combout  & ( \mispred~combout  ) )

	.dataa(!\mispred~combout ),
	.datab(!\comb~4_combout ),
	.datac(!\imem~4_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(gnd),
	.dataf(!\isbranch_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "off";
defparam \PC~27 .lut_mask = 64'h55555555555D555D;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N29
dffeas \PC[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \pcpred_A[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[0] .is_wysiwyg = "true";
defparam \pcpred_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N12
cyclonev_lcell_comb \Selector56~2 (
// Equation(s):
// \Selector56~2_combout  = ( pcpred_A[0] & ( aluin1_A[0] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!alufunc_A[5]) # (!aluin2_A[0]))))) ) ) ) # ( !pcpred_A[0] & ( aluin1_A[0] & ( (alufunc_A[5] & (alufunc_A[2] & (!aluin2_A[0] $ (!alufunc_A[3])))) ) ) ) # ( 
// pcpred_A[0] & ( !aluin1_A[0] & ( (alufunc_A[2] & alufunc_A[3]) ) ) ) # ( !pcpred_A[0] & ( !aluin1_A[0] & ( (alufunc_A[5] & (alufunc_A[2] & alufunc_A[3])) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!aluin2_A[0]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[3]),
	.datae(!pcpred_A[0]),
	.dataf(!aluin1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~2 .extended_lut = "off";
defparam \Selector56~2 .lut_mask = 64'h0005000F0104010E;
defparam \Selector56~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N33
cyclonev_lcell_comb \Selector56~3 (
// Equation(s):
// \Selector56~3_combout  = ( !\Selector56~2_combout  & ( (!\Selector56~1_combout  & ((!\Selector46~0_combout ) # ((!\Add4~1_sumout )))) # (\Selector56~1_combout  & (!\Add3~1_sumout  & ((!\Selector46~0_combout ) # (!\Add4~1_sumout )))) ) )

	.dataa(!\Selector56~1_combout ),
	.datab(!\Selector46~0_combout ),
	.datac(!\Add4~1_sumout ),
	.datad(!\Add3~1_sumout ),
	.datae(gnd),
	.dataf(!\Selector56~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~3 .extended_lut = "off";
defparam \Selector56~3 .lut_mask = 64'hFCA8FCA800000000;
defparam \Selector56~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N12
cyclonev_lcell_comb \Selector56~5 (
// Equation(s):
// \Selector56~5_combout  = ( \Equal4~5_combout  & ( \Selector56~3_combout  & ( (\Equal4~9_combout  & (\Selector56~4_combout  & (\Selector56~0_combout  & \Equal4~14_combout ))) ) ) ) # ( \Equal4~5_combout  & ( !\Selector56~3_combout  & ( 
// \Selector56~4_combout  ) ) ) # ( !\Equal4~5_combout  & ( !\Selector56~3_combout  & ( \Selector56~4_combout  ) ) )

	.dataa(!\Equal4~9_combout ),
	.datab(!\Selector56~4_combout ),
	.datac(!\Selector56~0_combout ),
	.datad(!\Equal4~14_combout ),
	.datae(!\Equal4~5_combout ),
	.dataf(!\Selector56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector56~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector56~5 .extended_lut = "off";
defparam \Selector56~5 .lut_mask = 64'h3333333300000001;
defparam \Selector56~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y14_N24
cyclonev_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \comb~1_combout  & ( (!\comb~0_combout ) # ((!\ldmem_A~q ) # (!\isnop_A~q )) ) ) ) # ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( !\comb~1_combout  ) )

	.dataa(!\comb~0_combout ),
	.datab(!\ldmem_A~q ),
	.datac(gnd),
	.datad(!\isnop_A~q ),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~2 .extended_lut = "off";
defparam \comb~2 .lut_mask = 64'h0000FFFF0000FFEE;
defparam \comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N42
cyclonev_lcell_comb \isbranch_D~1 (
// Equation(s):
// \isbranch_D~1_combout  = ( \Selector56~7_combout  & ( \isbranch_D~0_combout  & ( \comb~2_combout  ) ) ) # ( !\Selector56~7_combout  & ( \isbranch_D~0_combout  & ( (\comb~2_combout  & (((!\mispred~0_combout ) # (\Selector56~9_combout )) # 
// (\Selector56~5_combout ))) ) ) )

	.dataa(!\Selector56~5_combout ),
	.datab(!\comb~2_combout ),
	.datac(!\mispred~0_combout ),
	.datad(!\Selector56~9_combout ),
	.datae(!\Selector56~7_combout ),
	.dataf(!\isbranch_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_D~1 .extended_lut = "off";
defparam \isbranch_D~1 .lut_mask = 64'h0000000031333333;
defparam \isbranch_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N0
cyclonev_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = ( pcpred_A[11] & ( ((!\comb~4_combout  & ((\Add2~37_sumout ))) # (\comb~4_combout  & (PC[11]))) # (\mispred~combout ) ) ) # ( !pcpred_A[11] & ( (!\mispred~combout  & ((!\comb~4_combout  & ((\Add2~37_sumout ))) # (\comb~4_combout  & 
// (PC[11])))) ) )

	.dataa(!PC[11]),
	.datab(!\mispred~combout ),
	.datac(!\Add2~37_sumout ),
	.datad(!\comb~4_combout ),
	.datae(gnd),
	.dataf(!pcpred_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~20 .extended_lut = "off";
defparam \PC~20 .lut_mask = 64'h0C440C443F773F77;
defparam \PC~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N48
cyclonev_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = ( \Add1~37_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~20_combout )))) # (\isbranch_D~1_combout  & (((\Add0~37_sumout )) # (\imem~4_combout ))) ) ) # ( !\Add1~37_sumout  & ( (!\isbranch_D~1_combout  & (((\PC~20_combout )))) # 
// (\isbranch_D~1_combout  & (!\imem~4_combout  & ((\Add0~37_sumout )))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\PC~20_combout ),
	.datad(!\Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~21 .extended_lut = "off";
defparam \PC~21 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \PC~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N50
dffeas \PC[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N3
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( !PC[12] & ( (!PC[11] & (!PC[9] & !PC[6])) ) )

	.dataa(!PC[11]),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(!PC[6]),
	.datae(gnd),
	.dataf(!PC[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'hA000A00000000000;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N48
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( !PC[5] & ( (!PC[4] & (!PC[3] & !PC[2])) # (PC[4] & (PC[3] & PC[2])) ) )

	.dataa(!PC[4]),
	.datab(!PC[3]),
	.datac(!PC[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h8181818100000000;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N12
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = (\imem~3_combout  & (\imem~2_combout  & (\imem~1_combout  & \imem~0_combout )))

	.dataa(!\imem~3_combout ),
	.datab(!\imem~2_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\imem~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h0001000100010001;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N9
cyclonev_lcell_comb \PC~8 (
// Equation(s):
// \PC~8_combout  = ( \Add2~49_sumout  & ( (!\mispred~combout  & ((!\comb~4_combout ) # ((PC[14])))) # (\mispred~combout  & (((pcpred_A[14])))) ) ) # ( !\Add2~49_sumout  & ( (!\mispred~combout  & (\comb~4_combout  & ((PC[14])))) # (\mispred~combout  & 
// (((pcpred_A[14])))) ) )

	.dataa(!\comb~4_combout ),
	.datab(!\mispred~combout ),
	.datac(!pcpred_A[14]),
	.datad(!PC[14]),
	.datae(gnd),
	.dataf(!\Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~8 .extended_lut = "off";
defparam \PC~8 .lut_mask = 64'h034703478BCF8BCF;
defparam \PC~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N3
cyclonev_lcell_comb \PC~9 (
// Equation(s):
// \PC~9_combout  = ( \PC~8_combout  & ( (!\isbranch_D~1_combout ) # ((!\imem~4_combout  & ((\Add0~49_sumout ))) # (\imem~4_combout  & (\Add1~49_sumout ))) ) ) # ( !\PC~8_combout  & ( (\isbranch_D~1_combout  & ((!\imem~4_combout  & ((\Add0~49_sumout ))) # 
// (\imem~4_combout  & (\Add1~49_sumout )))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add1~49_sumout ),
	.datad(!\Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\PC~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~9 .extended_lut = "off";
defparam \PC~9 .lut_mask = 64'h01230123CDEFCDEF;
defparam \PC~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N5
dffeas \PC[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N6
cyclonev_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = ( pcpred_A[15] & ( ((!\comb~4_combout  & (\Add2~53_sumout )) # (\comb~4_combout  & ((PC[15])))) # (\mispred~combout ) ) ) # ( !pcpred_A[15] & ( (!\mispred~combout  & ((!\comb~4_combout  & (\Add2~53_sumout )) # (\comb~4_combout  & 
// ((PC[15]))))) ) )

	.dataa(!\comb~4_combout ),
	.datab(!\mispred~combout ),
	.datac(!\Add2~53_sumout ),
	.datad(!PC[15]),
	.datae(gnd),
	.dataf(!pcpred_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~6 .extended_lut = "off";
defparam \PC~6 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \PC~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N24
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( \imem~4_combout  & ( (!\isbranch_D~1_combout  & ((\PC~6_combout ))) # (\isbranch_D~1_combout  & (\Add1~53_sumout )) ) ) # ( !\imem~4_combout  & ( (!\isbranch_D~1_combout  & ((\PC~6_combout ))) # (\isbranch_D~1_combout  & 
// (\Add0~53_sumout )) ) )

	.dataa(!\Add0~53_sumout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add1~53_sumout ),
	.datad(!\PC~6_combout ),
	.datae(!\imem~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "off";
defparam \PC~7 .lut_mask = 64'h11DD03CF11DD03CF;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N38
dffeas \PC[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N30
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( !PC[13] & ( (!PC[15] & !PC[14]) ) )

	.dataa(gnd),
	.datab(!PC[15]),
	.datac(!PC[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'hC0C0C0C000000000;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N30
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( !\imem~13_combout  & ( (\imem~1_combout  & (!\Decoder1~0_combout  & \imem~17_combout )) ) )

	.dataa(!\imem~1_combout ),
	.datab(gnd),
	.datac(!\Decoder1~0_combout ),
	.datad(!\imem~17_combout ),
	.datae(gnd),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h0050005000000000;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N31
dffeas \alufunc_A[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[4] .is_wysiwyg = "true";
defparam \alufunc_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N24
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( aluin1_A[2] & ( aluin1_A[3] & ( (!aluin2_A[0] & (((aluin2_A[1])) # (aluin1_A[1]))) # (aluin2_A[0] & (((!aluin2_A[1]) # (aluin1_A[4])))) ) ) ) # ( !aluin1_A[2] & ( aluin1_A[3] & ( (!aluin2_A[0] & (((aluin2_A[1])) # 
// (aluin1_A[1]))) # (aluin2_A[0] & (((aluin1_A[4] & aluin2_A[1])))) ) ) ) # ( aluin1_A[2] & ( !aluin1_A[3] & ( (!aluin2_A[0] & (aluin1_A[1] & ((!aluin2_A[1])))) # (aluin2_A[0] & (((!aluin2_A[1]) # (aluin1_A[4])))) ) ) ) # ( !aluin1_A[2] & ( !aluin1_A[3] & ( 
// (!aluin2_A[0] & (aluin1_A[1] & ((!aluin2_A[1])))) # (aluin2_A[0] & (((aluin1_A[4] & aluin2_A[1])))) ) ) )

	.dataa(!aluin1_A[1]),
	.datab(!aluin2_A[0]),
	.datac(!aluin1_A[4]),
	.datad(!aluin2_A[1]),
	.datae(!aluin1_A[2]),
	.dataf(!aluin1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h4403770344CF77CF;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N6
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( \ShiftRight0~22_combout  & ( \ShiftRight0~21_combout  & ( (!aluin2_A[3]) # ((!aluin2_A[2] & ((\ShiftRight0~23_combout ))) # (aluin2_A[2] & (\ShiftRight0~24_combout ))) ) ) ) # ( !\ShiftRight0~22_combout  & ( 
// \ShiftRight0~21_combout  & ( (!aluin2_A[3] & (!aluin2_A[2])) # (aluin2_A[3] & ((!aluin2_A[2] & ((\ShiftRight0~23_combout ))) # (aluin2_A[2] & (\ShiftRight0~24_combout )))) ) ) ) # ( \ShiftRight0~22_combout  & ( !\ShiftRight0~21_combout  & ( (!aluin2_A[3] 
// & (aluin2_A[2])) # (aluin2_A[3] & ((!aluin2_A[2] & ((\ShiftRight0~23_combout ))) # (aluin2_A[2] & (\ShiftRight0~24_combout )))) ) ) ) # ( !\ShiftRight0~22_combout  & ( !\ShiftRight0~21_combout  & ( (aluin2_A[3] & ((!aluin2_A[2] & ((\ShiftRight0~23_combout 
// ))) # (aluin2_A[2] & (\ShiftRight0~24_combout )))) ) ) )

	.dataa(!aluin2_A[3]),
	.datab(!aluin2_A[2]),
	.datac(!\ShiftRight0~24_combout ),
	.datad(!\ShiftRight0~23_combout ),
	.datae(!\ShiftRight0~22_combout ),
	.dataf(!\ShiftRight0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h0145236789CDABEF;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N15
cyclonev_lcell_comb \Selector55~2 (
// Equation(s):
// \Selector55~2_combout  = ( \ShiftRight0~5_combout  & ( (\Selector56~11_combout  & (\ShiftRight0~25_combout  & !aluin2_A[4])) ) ) # ( !\ShiftRight0~5_combout  & ( (\Selector56~11_combout  & aluin1_A[31]) ) )

	.dataa(!\Selector56~11_combout ),
	.datab(!aluin1_A[31]),
	.datac(!\ShiftRight0~25_combout ),
	.datad(!aluin2_A[4]),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~2 .extended_lut = "off";
defparam \Selector55~2 .lut_mask = 64'h1111111105000500;
defparam \Selector55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N6
cyclonev_lcell_comb \PC~28 (
// Equation(s):
// \PC~28_combout  = ( \isbranch_D~1_combout  & ( \RSreg_D[1]~1_combout  ) ) # ( !\isbranch_D~1_combout  & ( pcpred_A[1] ) )

	.dataa(!\RSreg_D[1]~1_combout ),
	.datab(gnd),
	.datac(!pcpred_A[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\isbranch_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~28 .extended_lut = "off";
defparam \PC~28 .lut_mask = 64'h0F0F0F0F55555555;
defparam \PC~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N8
dffeas \PC[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N50
dffeas \pcpred_A[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[1] .is_wysiwyg = "true";
defparam \pcpred_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N48
cyclonev_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = ( pcpred_A[1] & ( aluin1_A[1] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!aluin2_A[1]) # (!alufunc_A[5]))))) ) ) ) # ( !pcpred_A[1] & ( aluin1_A[1] & ( (alufunc_A[5] & (alufunc_A[2] & (!aluin2_A[1] $ (!alufunc_A[3])))) ) ) ) # ( 
// pcpred_A[1] & ( !aluin1_A[1] & ( (alufunc_A[3] & alufunc_A[2]) ) ) ) # ( !pcpred_A[1] & ( !aluin1_A[1] & ( (alufunc_A[3] & (alufunc_A[5] & alufunc_A[2])) ) ) )

	.dataa(!aluin2_A[1]),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[5]),
	.datad(!alufunc_A[2]),
	.datae(!pcpred_A[1]),
	.dataf(!aluin1_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~0 .extended_lut = "off";
defparam \Selector55~0 .lut_mask = 64'h0003003300060036;
defparam \Selector55~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N30
cyclonev_lcell_comb \Selector55~1 (
// Equation(s):
// \Selector55~1_combout  = ( \Add4~5_sumout  & ( (!\Selector46~0_combout  & (!\Selector55~0_combout  & ((!\Selector56~1_combout ) # (!\Add3~5_sumout )))) ) ) # ( !\Add4~5_sumout  & ( (!\Selector55~0_combout  & ((!\Selector56~1_combout ) # (!\Add3~5_sumout 
// ))) ) )

	.dataa(!\Selector56~1_combout ),
	.datab(!\Selector46~0_combout ),
	.datac(!\Add3~5_sumout ),
	.datad(!\Selector55~0_combout ),
	.datae(gnd),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~1 .extended_lut = "off";
defparam \Selector55~1 .lut_mask = 64'hFA00FA00C800C800;
defparam \Selector55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N36
cyclonev_lcell_comb \Selector55~3 (
// Equation(s):
// \Selector55~3_combout  = ( \Selector55~1_combout  & ( ((\Selector54~0_combout  & \ShiftRight0~20_combout )) # (\Selector55~2_combout ) ) ) # ( !\Selector55~1_combout  & ( (!alufunc_A[4]) # (((\Selector54~0_combout  & \ShiftRight0~20_combout )) # 
// (\Selector55~2_combout )) ) )

	.dataa(!alufunc_A[4]),
	.datab(!\Selector55~2_combout ),
	.datac(!\Selector54~0_combout ),
	.datad(!\ShiftRight0~20_combout ),
	.datae(gnd),
	.dataf(!\Selector55~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector55~3 .extended_lut = "off";
defparam \Selector55~3 .lut_mask = 64'hBBBFBBBF333F333F;
defparam \Selector55~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N54
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( \regs[15][1]~q  & ( \regs[5][1]~q  & ( ((!\imem~11_combout  & ((\regs[10][1]~q ))) # (\imem~11_combout  & (\regs[0][1]~q ))) # (\imem~10_combout ) ) ) ) # ( !\regs[15][1]~q  & ( \regs[5][1]~q  & ( (!\imem~10_combout  & 
// ((!\imem~11_combout  & ((\regs[10][1]~q ))) # (\imem~11_combout  & (\regs[0][1]~q )))) # (\imem~10_combout  & (\imem~11_combout )) ) ) ) # ( \regs[15][1]~q  & ( !\regs[5][1]~q  & ( (!\imem~10_combout  & ((!\imem~11_combout  & ((\regs[10][1]~q ))) # 
// (\imem~11_combout  & (\regs[0][1]~q )))) # (\imem~10_combout  & (!\imem~11_combout )) ) ) ) # ( !\regs[15][1]~q  & ( !\regs[5][1]~q  & ( (!\imem~10_combout  & ((!\imem~11_combout  & ((\regs[10][1]~q ))) # (\imem~11_combout  & (\regs[0][1]~q )))) ) ) )

	.dataa(!\imem~10_combout ),
	.datab(!\imem~11_combout ),
	.datac(!\regs[0][1]~q ),
	.datad(!\regs[10][1]~q ),
	.datae(!\regs[15][1]~q ),
	.dataf(!\regs[5][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \RSreg_D[1]~1 (
// Equation(s):
// \RSreg_D[1]~1_combout  = ( \mem_fwd[1]~6_combout  & ( \rs_match_M~combout  & ( (!\comb~3_combout ) # ((\Selector55~3_combout  & !alufunc_A[0])) ) ) ) # ( !\mem_fwd[1]~6_combout  & ( \rs_match_M~combout  & ( (\Selector55~3_combout  & (\comb~3_combout  & 
// !alufunc_A[0])) ) ) ) # ( \mem_fwd[1]~6_combout  & ( !\rs_match_M~combout  & ( (!\comb~3_combout  & (((\Mux30~0_combout )))) # (\comb~3_combout  & (\Selector55~3_combout  & ((!alufunc_A[0])))) ) ) ) # ( !\mem_fwd[1]~6_combout  & ( !\rs_match_M~combout  & 
// ( (!\comb~3_combout  & (((\Mux30~0_combout )))) # (\comb~3_combout  & (\Selector55~3_combout  & ((!alufunc_A[0])))) ) ) )

	.dataa(!\Selector55~3_combout ),
	.datab(!\Mux30~0_combout ),
	.datac(!\comb~3_combout ),
	.datad(!alufunc_A[0]),
	.datae(!\mem_fwd[1]~6_combout ),
	.dataf(!\rs_match_M~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RSreg_D[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RSreg_D[1]~1 .extended_lut = "off";
defparam \RSreg_D[1]~1 .lut_mask = 64'h353035300500F5F0;
defparam \RSreg_D[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N9
cyclonev_lcell_comb \HEXout[1]~2 (
// Equation(s):
// \HEXout[1]~2_combout  = (!\HEXout[0]~0_combout  & ((PC[1]))) # (\HEXout[0]~0_combout  & (\RSreg_D[1]~1_combout ))

	.dataa(!\RSreg_D[1]~1_combout ),
	.datab(!\HEXout[0]~0_combout ),
	.datac(!PC[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[1]~2 .extended_lut = "off";
defparam \HEXout[1]~2 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \HEXout[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N24
cyclonev_lcell_comb \HEXout[0]~1 (
// Equation(s):
// \HEXout[0]~1_combout  = ( \HEXout[0]~0_combout  & ( \RSreg_D[0]~0_combout  ) ) # ( !\HEXout[0]~0_combout  & ( PC[0] ) )

	.dataa(gnd),
	.datab(!\RSreg_D[0]~0_combout ),
	.datac(!PC[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[0]~1 .extended_lut = "off";
defparam \HEXout[0]~1 .lut_mask = 64'h0F0F0F0F33333333;
defparam \HEXout[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N54
cyclonev_lcell_comb \ss0|OUT~0 (
// Equation(s):
// \ss0|OUT~0_combout  = ( \HEXout[3]~4_combout  & ( (\HEXout[0]~1_combout  & (!\HEXout[1]~2_combout  $ (!\HEXout[2]~3_combout ))) ) ) # ( !\HEXout[3]~4_combout  & ( (!\HEXout[1]~2_combout  & (!\HEXout[0]~1_combout  $ (!\HEXout[2]~3_combout ))) ) )

	.dataa(!\HEXout[1]~2_combout ),
	.datab(!\HEXout[0]~1_combout ),
	.datac(!\HEXout[2]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0 .extended_lut = "off";
defparam \ss0|OUT~0 .lut_mask = 64'h2828282812121212;
defparam \ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N57
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( \HEXout[2]~3_combout  & ( (!\HEXout[1]~2_combout  & (!\HEXout[0]~1_combout  $ (!\HEXout[3]~4_combout ))) # (\HEXout[1]~2_combout  & ((!\HEXout[0]~1_combout ) # (\HEXout[3]~4_combout ))) ) ) # ( !\HEXout[2]~3_combout  & ( 
// (\HEXout[1]~2_combout  & (\HEXout[0]~1_combout  & \HEXout[3]~4_combout )) ) )

	.dataa(!\HEXout[1]~2_combout ),
	.datab(!\HEXout[0]~1_combout ),
	.datac(!\HEXout[3]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h010101016D6D6D6D;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N0
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( \HEXout[3]~4_combout  & ( (\HEXout[2]~3_combout  & ((!\HEXout[0]~1_combout ) # (\HEXout[1]~2_combout ))) ) ) # ( !\HEXout[3]~4_combout  & ( (\HEXout[1]~2_combout  & (!\HEXout[0]~1_combout  & !\HEXout[2]~3_combout )) ) )

	.dataa(!\HEXout[1]~2_combout ),
	.datab(!\HEXout[0]~1_combout ),
	.datac(!\HEXout[2]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h404040400D0D0D0D;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N3
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( \HEXout[2]~3_combout  & ( (!\HEXout[1]~2_combout  & (!\HEXout[0]~1_combout  & !\HEXout[3]~4_combout )) # (\HEXout[1]~2_combout  & (\HEXout[0]~1_combout )) ) ) # ( !\HEXout[2]~3_combout  & ( (!\HEXout[1]~2_combout  & 
// (\HEXout[0]~1_combout  & !\HEXout[3]~4_combout )) # (\HEXout[1]~2_combout  & (!\HEXout[0]~1_combout  & \HEXout[3]~4_combout )) ) )

	.dataa(!\HEXout[1]~2_combout ),
	.datab(!\HEXout[0]~1_combout ),
	.datac(!\HEXout[3]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h2424242491919191;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N9
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( \HEXout[2]~3_combout  & ( (!\HEXout[3]~4_combout  & ((!\HEXout[1]~2_combout ) # (\HEXout[0]~1_combout ))) ) ) # ( !\HEXout[2]~3_combout  & ( (\HEXout[0]~1_combout  & ((!\HEXout[1]~2_combout ) # (!\HEXout[3]~4_combout ))) ) )

	.dataa(!\HEXout[1]~2_combout ),
	.datab(!\HEXout[0]~1_combout ),
	.datac(!\HEXout[3]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h32323232B0B0B0B0;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N0
cyclonev_lcell_comb \ss0|OUT~5 (
// Equation(s):
// \ss0|OUT~5_combout  = ( \HEXout[0]~1_combout  & ( !\HEXout[3]~4_combout  $ (((!\HEXout[1]~2_combout  & \HEXout[2]~3_combout ))) ) ) # ( !\HEXout[0]~1_combout  & ( (!\HEXout[3]~4_combout  & (\HEXout[1]~2_combout  & !\HEXout[2]~3_combout )) ) )

	.dataa(!\HEXout[3]~4_combout ),
	.datab(!\HEXout[1]~2_combout ),
	.datac(!\HEXout[2]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5 .extended_lut = "off";
defparam \ss0|OUT~5 .lut_mask = 64'h20202020A6A6A6A6;
defparam \ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N6
cyclonev_lcell_comb \ss0|OUT~6 (
// Equation(s):
// \ss0|OUT~6_combout  = ( \HEXout[3]~4_combout  & ( ((!\HEXout[2]~3_combout ) # (\HEXout[0]~1_combout )) # (\HEXout[1]~2_combout ) ) ) # ( !\HEXout[3]~4_combout  & ( (!\HEXout[1]~2_combout  & ((\HEXout[2]~3_combout ))) # (\HEXout[1]~2_combout  & 
// ((!\HEXout[0]~1_combout ) # (!\HEXout[2]~3_combout ))) ) )

	.dataa(!\HEXout[1]~2_combout ),
	.datab(!\HEXout[0]~1_combout ),
	.datac(!\HEXout[2]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6 .extended_lut = "off";
defparam \ss0|OUT~6 .lut_mask = 64'h5E5E5E5EF7F7F7F7;
defparam \ss0|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N36
cyclonev_lcell_comb \HEXout[4]~5 (
// Equation(s):
// \HEXout[4]~5_combout  = ( \isbranch_D~2_combout  & ( \HEXout[0]~0_combout  & ( \Add0~9_sumout  ) ) ) # ( !\isbranch_D~2_combout  & ( \HEXout[0]~0_combout  & ( \Add1~9_sumout  ) ) ) # ( \isbranch_D~2_combout  & ( !\HEXout[0]~0_combout  & ( \Add0~9_sumout  
// ) ) ) # ( !\isbranch_D~2_combout  & ( !\HEXout[0]~0_combout  & ( \Add2~9_sumout  ) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add2~9_sumout ),
	.datac(!\Add0~9_sumout ),
	.datad(gnd),
	.datae(!\isbranch_D~2_combout ),
	.dataf(!\HEXout[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[4]~5 .extended_lut = "off";
defparam \HEXout[4]~5 .lut_mask = 64'h33330F0F55550F0F;
defparam \HEXout[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N18
cyclonev_lcell_comb \HEXout[6]~7 (
// Equation(s):
// \HEXout[6]~7_combout  = ( \Add0~17_sumout  & ( \Add1~17_sumout  & ( ((\isbranch_D~2_combout ) # (\HEXout[0]~0_combout )) # (\Add2~17_sumout ) ) ) ) # ( !\Add0~17_sumout  & ( \Add1~17_sumout  & ( (!\isbranch_D~2_combout  & ((\HEXout[0]~0_combout ) # 
// (\Add2~17_sumout ))) ) ) ) # ( \Add0~17_sumout  & ( !\Add1~17_sumout  & ( ((\Add2~17_sumout  & !\HEXout[0]~0_combout )) # (\isbranch_D~2_combout ) ) ) ) # ( !\Add0~17_sumout  & ( !\Add1~17_sumout  & ( (\Add2~17_sumout  & (!\HEXout[0]~0_combout  & 
// !\isbranch_D~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Add2~17_sumout ),
	.datac(!\HEXout[0]~0_combout ),
	.datad(!\isbranch_D~2_combout ),
	.datae(!\Add0~17_sumout ),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[6]~7 .extended_lut = "off";
defparam \HEXout[6]~7 .lut_mask = 64'h300030FF3F003FFF;
defparam \HEXout[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N0
cyclonev_lcell_comb \HEXout[7]~8 (
// Equation(s):
// \HEXout[7]~8_combout  = ( \imem~4_combout  & ( (!\isbranch_D~1_combout  & ((\Add2~21_sumout ))) # (\isbranch_D~1_combout  & (\Add1~21_sumout )) ) ) # ( !\imem~4_combout  & ( (!\isbranch_D~1_combout  & ((\Add2~21_sumout ))) # (\isbranch_D~1_combout  & 
// (\Add0~21_sumout )) ) )

	.dataa(!\isbranch_D~1_combout ),
	.datab(!\Add1~21_sumout ),
	.datac(!\Add0~21_sumout ),
	.datad(!\Add2~21_sumout ),
	.datae(gnd),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[7]~8 .extended_lut = "off";
defparam \HEXout[7]~8 .lut_mask = 64'h05AF05AF11BB11BB;
defparam \HEXout[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N33
cyclonev_lcell_comb \HEXout[5]~6 (
// Equation(s):
// \HEXout[5]~6_combout  = ( \imem~4_combout  & ( (!\isbranch_D~1_combout  & ((\Add2~13_sumout ))) # (\isbranch_D~1_combout  & (\Add1~13_sumout )) ) ) # ( !\imem~4_combout  & ( (!\isbranch_D~1_combout  & ((\Add2~13_sumout ))) # (\isbranch_D~1_combout  & 
// (\Add0~13_sumout )) ) )

	.dataa(!\Add0~13_sumout ),
	.datab(!\Add1~13_sumout ),
	.datac(!\isbranch_D~1_combout ),
	.datad(!\Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[5]~6 .extended_lut = "off";
defparam \HEXout[5]~6 .lut_mask = 64'h05F505F503F303F3;
defparam \HEXout[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N30
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( \HEXout[7]~8_combout  & ( \HEXout[5]~6_combout  & ( (\HEXout[4]~5_combout  & !\HEXout[6]~7_combout ) ) ) ) # ( \HEXout[7]~8_combout  & ( !\HEXout[5]~6_combout  & ( (\HEXout[4]~5_combout  & \HEXout[6]~7_combout ) ) ) ) # ( 
// !\HEXout[7]~8_combout  & ( !\HEXout[5]~6_combout  & ( !\HEXout[4]~5_combout  $ (!\HEXout[6]~7_combout ) ) ) )

	.dataa(!\HEXout[4]~5_combout ),
	.datab(!\HEXout[6]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\HEXout[7]~8_combout ),
	.dataf(!\HEXout[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h6666111100004444;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N48
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( \HEXout[7]~8_combout  & ( \HEXout[5]~6_combout  & ( (\HEXout[6]~7_combout ) # (\HEXout[4]~5_combout ) ) ) ) # ( !\HEXout[7]~8_combout  & ( \HEXout[5]~6_combout  & ( (!\HEXout[4]~5_combout  & \HEXout[6]~7_combout ) ) ) ) # ( 
// \HEXout[7]~8_combout  & ( !\HEXout[5]~6_combout  & ( (!\HEXout[4]~5_combout  & \HEXout[6]~7_combout ) ) ) ) # ( !\HEXout[7]~8_combout  & ( !\HEXout[5]~6_combout  & ( (\HEXout[4]~5_combout  & \HEXout[6]~7_combout ) ) ) )

	.dataa(!\HEXout[4]~5_combout ),
	.datab(!\HEXout[6]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\HEXout[7]~8_combout ),
	.dataf(!\HEXout[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h1111222222227777;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N54
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( \HEXout[7]~8_combout  & ( \HEXout[5]~6_combout  & ( \HEXout[6]~7_combout  ) ) ) # ( !\HEXout[7]~8_combout  & ( \HEXout[5]~6_combout  & ( (!\HEXout[4]~5_combout  & !\HEXout[6]~7_combout ) ) ) ) # ( \HEXout[7]~8_combout  & ( 
// !\HEXout[5]~6_combout  & ( (!\HEXout[4]~5_combout  & \HEXout[6]~7_combout ) ) ) )

	.dataa(!\HEXout[4]~5_combout ),
	.datab(!\HEXout[6]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\HEXout[7]~8_combout ),
	.dataf(!\HEXout[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h0000222288883333;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N24
cyclonev_lcell_comb \ss1|OUT~3 (
// Equation(s):
// \ss1|OUT~3_combout  = ( \HEXout[7]~8_combout  & ( \HEXout[5]~6_combout  & ( !\HEXout[4]~5_combout  $ (\HEXout[6]~7_combout ) ) ) ) # ( !\HEXout[7]~8_combout  & ( \HEXout[5]~6_combout  & ( (\HEXout[4]~5_combout  & \HEXout[6]~7_combout ) ) ) ) # ( 
// !\HEXout[7]~8_combout  & ( !\HEXout[5]~6_combout  & ( !\HEXout[4]~5_combout  $ (!\HEXout[6]~7_combout ) ) ) )

	.dataa(!\HEXout[4]~5_combout ),
	.datab(!\HEXout[6]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\HEXout[7]~8_combout ),
	.dataf(!\HEXout[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3 .extended_lut = "off";
defparam \ss1|OUT~3 .lut_mask = 64'h6666000011119999;
defparam \ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N6
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( !\HEXout[7]~8_combout  & ( \HEXout[5]~6_combout  & ( \HEXout[4]~5_combout  ) ) ) # ( \HEXout[7]~8_combout  & ( !\HEXout[5]~6_combout  & ( (\HEXout[4]~5_combout  & !\HEXout[6]~7_combout ) ) ) ) # ( !\HEXout[7]~8_combout  & ( 
// !\HEXout[5]~6_combout  & ( (\HEXout[6]~7_combout ) # (\HEXout[4]~5_combout ) ) ) )

	.dataa(!\HEXout[4]~5_combout ),
	.datab(!\HEXout[6]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\HEXout[7]~8_combout ),
	.dataf(!\HEXout[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h7777444455550000;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N12
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( !\HEXout[7]~8_combout  & ( \HEXout[5]~6_combout  & ( (!\HEXout[6]~7_combout ) # (\HEXout[4]~5_combout ) ) ) ) # ( \HEXout[7]~8_combout  & ( !\HEXout[5]~6_combout  & ( (\HEXout[4]~5_combout  & \HEXout[6]~7_combout ) ) ) ) # ( 
// !\HEXout[7]~8_combout  & ( !\HEXout[5]~6_combout  & ( (\HEXout[4]~5_combout  & !\HEXout[6]~7_combout ) ) ) )

	.dataa(!\HEXout[4]~5_combout ),
	.datab(!\HEXout[6]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\HEXout[7]~8_combout ),
	.dataf(!\HEXout[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h44441111DDDD0000;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N18
cyclonev_lcell_comb \ss1|OUT~6 (
// Equation(s):
// \ss1|OUT~6_combout  = ( \HEXout[7]~8_combout  & ( \HEXout[5]~6_combout  ) ) # ( !\HEXout[7]~8_combout  & ( \HEXout[5]~6_combout  & ( (!\HEXout[4]~5_combout ) # (!\HEXout[6]~7_combout ) ) ) ) # ( \HEXout[7]~8_combout  & ( !\HEXout[5]~6_combout  & ( 
// (!\HEXout[6]~7_combout ) # (\HEXout[4]~5_combout ) ) ) ) # ( !\HEXout[7]~8_combout  & ( !\HEXout[5]~6_combout  & ( \HEXout[6]~7_combout  ) ) )

	.dataa(!\HEXout[4]~5_combout ),
	.datab(!\HEXout[6]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\HEXout[7]~8_combout ),
	.dataf(!\HEXout[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6 .extended_lut = "off";
defparam \ss1|OUT~6 .lut_mask = 64'h3333DDDDEEEEFFFF;
defparam \ss1|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N33
cyclonev_lcell_comb \HEXout[10]~11 (
// Equation(s):
// \HEXout[10]~11_combout  = ( \Add1~33_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~33_sumout )))) # (\isbranch_D~1_combout  & (((\Add0~33_sumout )) # (\imem~4_combout ))) ) ) # ( !\Add1~33_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~33_sumout )))) # 
// (\isbranch_D~1_combout  & (!\imem~4_combout  & (\Add0~33_sumout ))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add0~33_sumout ),
	.datad(!\Add2~33_sumout ),
	.datae(gnd),
	.dataf(!\Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[10]~11 .extended_lut = "off";
defparam \HEXout[10]~11 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \HEXout[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N48
cyclonev_lcell_comb \HEXout[8]~9 (
// Equation(s):
// \HEXout[8]~9_combout  = ( \Add0~25_sumout  & ( \Add2~25_sumout  & ( (!\HEXout[0]~0_combout ) # ((\Add1~25_sumout ) # (\isbranch_D~2_combout )) ) ) ) # ( !\Add0~25_sumout  & ( \Add2~25_sumout  & ( (!\isbranch_D~2_combout  & ((!\HEXout[0]~0_combout ) # 
// (\Add1~25_sumout ))) ) ) ) # ( \Add0~25_sumout  & ( !\Add2~25_sumout  & ( ((\HEXout[0]~0_combout  & \Add1~25_sumout )) # (\isbranch_D~2_combout ) ) ) ) # ( !\Add0~25_sumout  & ( !\Add2~25_sumout  & ( (\HEXout[0]~0_combout  & (!\isbranch_D~2_combout  & 
// \Add1~25_sumout )) ) ) )

	.dataa(!\HEXout[0]~0_combout ),
	.datab(!\isbranch_D~2_combout ),
	.datac(!\Add1~25_sumout ),
	.datad(gnd),
	.datae(!\Add0~25_sumout ),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[8]~9 .extended_lut = "off";
defparam \HEXout[8]~9 .lut_mask = 64'h040437378C8CBFBF;
defparam \HEXout[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N45
cyclonev_lcell_comb \HEXout[11]~12 (
// Equation(s):
// \HEXout[11]~12_combout  = ( \Add1~37_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~37_sumout )))) # (\isbranch_D~1_combout  & (((\Add0~37_sumout )) # (\imem~4_combout ))) ) ) # ( !\Add1~37_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~37_sumout )))) # 
// (\isbranch_D~1_combout  & (!\imem~4_combout  & (\Add0~37_sumout ))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add0~37_sumout ),
	.datad(!\Add2~37_sumout ),
	.datae(gnd),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[11]~12 .extended_lut = "off";
defparam \HEXout[11]~12 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \HEXout[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N39
cyclonev_lcell_comb \HEXout[9]~10 (
// Equation(s):
// \HEXout[9]~10_combout  = ( \Add0~29_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~29_sumout )))) # (\isbranch_D~1_combout  & ((!\imem~4_combout ) # ((\Add1~29_sumout )))) ) ) # ( !\Add0~29_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~29_sumout )))) # 
// (\isbranch_D~1_combout  & (\imem~4_combout  & (\Add1~29_sumout ))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add1~29_sumout ),
	.datad(!\Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[9]~10 .extended_lut = "off";
defparam \HEXout[9]~10 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \HEXout[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N12
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( \HEXout[9]~10_combout  & ( (!\HEXout[10]~11_combout  & (\HEXout[8]~9_combout  & \HEXout[11]~12_combout )) ) ) # ( !\HEXout[9]~10_combout  & ( (!\HEXout[10]~11_combout  & (\HEXout[8]~9_combout  & !\HEXout[11]~12_combout )) # 
// (\HEXout[10]~11_combout  & (!\HEXout[8]~9_combout  $ (\HEXout[11]~12_combout ))) ) )

	.dataa(!\HEXout[10]~11_combout ),
	.datab(!\HEXout[8]~9_combout ),
	.datac(gnd),
	.datad(!\HEXout[11]~12_combout ),
	.datae(gnd),
	.dataf(!\HEXout[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h6611661100220022;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N15
cyclonev_lcell_comb \ss2|OUT~1 (
// Equation(s):
// \ss2|OUT~1_combout  = ( \HEXout[9]~10_combout  & ( (!\HEXout[8]~9_combout  & (\HEXout[10]~11_combout )) # (\HEXout[8]~9_combout  & ((\HEXout[11]~12_combout ))) ) ) # ( !\HEXout[9]~10_combout  & ( (\HEXout[10]~11_combout  & (!\HEXout[8]~9_combout  $ 
// (!\HEXout[11]~12_combout ))) ) )

	.dataa(!\HEXout[10]~11_combout ),
	.datab(gnd),
	.datac(!\HEXout[8]~9_combout ),
	.datad(!\HEXout[11]~12_combout ),
	.datae(gnd),
	.dataf(!\HEXout[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1 .extended_lut = "off";
defparam \ss2|OUT~1 .lut_mask = 64'h05500550505F505F;
defparam \ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N57
cyclonev_lcell_comb \ss2|OUT~2 (
// Equation(s):
// \ss2|OUT~2_combout  = ( \HEXout[9]~10_combout  & ( (!\HEXout[10]~11_combout  & (!\HEXout[8]~9_combout  & !\HEXout[11]~12_combout )) # (\HEXout[10]~11_combout  & ((\HEXout[11]~12_combout ))) ) ) # ( !\HEXout[9]~10_combout  & ( (\HEXout[10]~11_combout  & 
// (!\HEXout[8]~9_combout  & \HEXout[11]~12_combout )) ) )

	.dataa(!\HEXout[10]~11_combout ),
	.datab(gnd),
	.datac(!\HEXout[8]~9_combout ),
	.datad(!\HEXout[11]~12_combout ),
	.datae(gnd),
	.dataf(!\HEXout[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2 .extended_lut = "off";
defparam \ss2|OUT~2 .lut_mask = 64'h00500050A055A055;
defparam \ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N21
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( \HEXout[10]~11_combout  & ( (!\HEXout[8]~9_combout  & (!\HEXout[9]~10_combout  & !\HEXout[11]~12_combout )) # (\HEXout[8]~9_combout  & (\HEXout[9]~10_combout )) ) ) # ( !\HEXout[10]~11_combout  & ( (!\HEXout[8]~9_combout  & 
// (\HEXout[9]~10_combout  & \HEXout[11]~12_combout )) # (\HEXout[8]~9_combout  & (!\HEXout[9]~10_combout  & !\HEXout[11]~12_combout )) ) )

	.dataa(gnd),
	.datab(!\HEXout[8]~9_combout ),
	.datac(!\HEXout[9]~10_combout ),
	.datad(!\HEXout[11]~12_combout ),
	.datae(gnd),
	.dataf(!\HEXout[10]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h300C300CC303C303;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N24
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( \HEXout[9]~10_combout  & ( (\HEXout[8]~9_combout  & !\HEXout[11]~12_combout ) ) ) # ( !\HEXout[9]~10_combout  & ( (!\HEXout[10]~11_combout  & (\HEXout[8]~9_combout )) # (\HEXout[10]~11_combout  & ((!\HEXout[11]~12_combout ))) ) )

	.dataa(!\HEXout[10]~11_combout ),
	.datab(!\HEXout[8]~9_combout ),
	.datac(gnd),
	.datad(!\HEXout[11]~12_combout ),
	.datae(gnd),
	.dataf(!\HEXout[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h7722772233003300;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N27
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( \HEXout[9]~10_combout  & ( (!\HEXout[11]~12_combout  & ((!\HEXout[10]~11_combout ) # (\HEXout[8]~9_combout ))) ) ) # ( !\HEXout[9]~10_combout  & ( (\HEXout[8]~9_combout  & (!\HEXout[10]~11_combout  $ (\HEXout[11]~12_combout ))) ) )

	.dataa(!\HEXout[10]~11_combout ),
	.datab(!\HEXout[8]~9_combout ),
	.datac(gnd),
	.datad(!\HEXout[11]~12_combout ),
	.datae(gnd),
	.dataf(!\HEXout[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h22112211BB00BB00;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N54
cyclonev_lcell_comb \ss2|OUT~6 (
// Equation(s):
// \ss2|OUT~6_combout  = ( \HEXout[9]~10_combout  & ( (!\HEXout[10]~11_combout ) # ((!\HEXout[8]~9_combout ) # (\HEXout[11]~12_combout )) ) ) # ( !\HEXout[9]~10_combout  & ( (!\HEXout[10]~11_combout  & ((\HEXout[11]~12_combout ))) # (\HEXout[10]~11_combout  
// & ((!\HEXout[11]~12_combout ) # (\HEXout[8]~9_combout ))) ) )

	.dataa(!\HEXout[10]~11_combout ),
	.datab(!\HEXout[8]~9_combout ),
	.datac(gnd),
	.datad(!\HEXout[11]~12_combout ),
	.datae(gnd),
	.dataf(!\HEXout[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6 .extended_lut = "off";
defparam \ss2|OUT~6 .lut_mask = 64'h55BB55BBEEFFEEFF;
defparam \ss2|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N0
cyclonev_lcell_comb \HEXout[15]~16 (
// Equation(s):
// \HEXout[15]~16_combout  = ( \Add2~53_sumout  & ( (!\isbranch_D~1_combout ) # ((!\imem~4_combout  & (\Add0~53_sumout )) # (\imem~4_combout  & ((\Add1~53_sumout )))) ) ) # ( !\Add2~53_sumout  & ( (\isbranch_D~1_combout  & ((!\imem~4_combout  & 
// (\Add0~53_sumout )) # (\imem~4_combout  & ((\Add1~53_sumout ))))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add0~53_sumout ),
	.datad(!\Add1~53_sumout ),
	.datae(gnd),
	.dataf(!\Add2~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[15]~16 .extended_lut = "off";
defparam \HEXout[15]~16 .lut_mask = 64'h02130213CEDFCEDF;
defparam \HEXout[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N21
cyclonev_lcell_comb \HEXout[14]~15 (
// Equation(s):
// \HEXout[14]~15_combout  = ( \Add2~49_sumout  & ( (!\isbranch_D~1_combout ) # ((!\imem~4_combout  & ((\Add0~49_sumout ))) # (\imem~4_combout  & (\Add1~49_sumout ))) ) ) # ( !\Add2~49_sumout  & ( (\isbranch_D~1_combout  & ((!\imem~4_combout  & 
// ((\Add0~49_sumout ))) # (\imem~4_combout  & (\Add1~49_sumout )))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add1~49_sumout ),
	.datad(!\Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\Add2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[14]~15 .extended_lut = "off";
defparam \HEXout[14]~15 .lut_mask = 64'h01230123CDEFCDEF;
defparam \HEXout[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N15
cyclonev_lcell_comb \HEXout[13]~14 (
// Equation(s):
// \HEXout[13]~14_combout  = ( \Add2~45_sumout  & ( (!\isbranch_D~1_combout ) # ((!\imem~4_combout  & (\Add0~45_sumout )) # (\imem~4_combout  & ((\Add1~45_sumout )))) ) ) # ( !\Add2~45_sumout  & ( (\isbranch_D~1_combout  & ((!\imem~4_combout  & 
// (\Add0~45_sumout )) # (\imem~4_combout  & ((\Add1~45_sumout ))))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add0~45_sumout ),
	.datad(!\Add1~45_sumout ),
	.datae(gnd),
	.dataf(!\Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[13]~14 .extended_lut = "off";
defparam \HEXout[13]~14 .lut_mask = 64'h02130213CEDFCEDF;
defparam \HEXout[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N45
cyclonev_lcell_comb \HEXout[12]~13 (
// Equation(s):
// \HEXout[12]~13_combout  = ( \imem~4_combout  & ( \Add1~41_sumout  & ( (\Add2~41_sumout ) # (\isbranch_D~1_combout ) ) ) ) # ( !\imem~4_combout  & ( \Add1~41_sumout  & ( (!\isbranch_D~1_combout  & ((\Add2~41_sumout ))) # (\isbranch_D~1_combout  & 
// (\Add0~41_sumout )) ) ) ) # ( \imem~4_combout  & ( !\Add1~41_sumout  & ( (!\isbranch_D~1_combout  & \Add2~41_sumout ) ) ) ) # ( !\imem~4_combout  & ( !\Add1~41_sumout  & ( (!\isbranch_D~1_combout  & ((\Add2~41_sumout ))) # (\isbranch_D~1_combout  & 
// (\Add0~41_sumout )) ) ) )

	.dataa(!\Add0~41_sumout ),
	.datab(gnd),
	.datac(!\isbranch_D~1_combout ),
	.datad(!\Add2~41_sumout ),
	.datae(!\imem~4_combout ),
	.dataf(!\Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[12]~13 .extended_lut = "off";
defparam \HEXout[12]~13 .lut_mask = 64'h05F500F005F50FFF;
defparam \HEXout[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N12
cyclonev_lcell_comb \ss3|OUT~0 (
// Equation(s):
// \ss3|OUT~0_combout  = ( \HEXout[13]~14_combout  & ( \HEXout[12]~13_combout  & ( (\HEXout[15]~16_combout  & !\HEXout[14]~15_combout ) ) ) ) # ( !\HEXout[13]~14_combout  & ( \HEXout[12]~13_combout  & ( !\HEXout[15]~16_combout  $ (\HEXout[14]~15_combout ) ) 
// ) ) # ( !\HEXout[13]~14_combout  & ( !\HEXout[12]~13_combout  & ( (!\HEXout[15]~16_combout  & \HEXout[14]~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\HEXout[15]~16_combout ),
	.datac(!\HEXout[14]~15_combout ),
	.datad(gnd),
	.datae(!\HEXout[13]~14_combout ),
	.dataf(!\HEXout[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0 .extended_lut = "off";
defparam \ss3|OUT~0 .lut_mask = 64'h0C0C0000C3C33030;
defparam \ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N54
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( \HEXout[13]~14_combout  & ( \HEXout[12]~13_combout  & ( \HEXout[15]~16_combout  ) ) ) # ( !\HEXout[13]~14_combout  & ( \HEXout[12]~13_combout  & ( (!\HEXout[15]~16_combout  & \HEXout[14]~15_combout ) ) ) ) # ( 
// \HEXout[13]~14_combout  & ( !\HEXout[12]~13_combout  & ( \HEXout[14]~15_combout  ) ) ) # ( !\HEXout[13]~14_combout  & ( !\HEXout[12]~13_combout  & ( (\HEXout[15]~16_combout  & \HEXout[14]~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\HEXout[15]~16_combout ),
	.datac(!\HEXout[14]~15_combout ),
	.datad(gnd),
	.datae(!\HEXout[13]~14_combout ),
	.dataf(!\HEXout[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h03030F0F0C0C3333;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N24
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( \HEXout[13]~14_combout  & ( \HEXout[12]~13_combout  & ( (\HEXout[15]~16_combout  & \HEXout[14]~15_combout ) ) ) ) # ( \HEXout[13]~14_combout  & ( !\HEXout[12]~13_combout  & ( !\HEXout[15]~16_combout  $ (\HEXout[14]~15_combout ) ) ) 
// ) # ( !\HEXout[13]~14_combout  & ( !\HEXout[12]~13_combout  & ( (\HEXout[15]~16_combout  & \HEXout[14]~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\HEXout[15]~16_combout ),
	.datac(!\HEXout[14]~15_combout ),
	.datad(gnd),
	.datae(!\HEXout[13]~14_combout ),
	.dataf(!\HEXout[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h0303C3C300000303;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N30
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( \HEXout[13]~14_combout  & ( \HEXout[12]~13_combout  & ( \HEXout[14]~15_combout  ) ) ) # ( !\HEXout[13]~14_combout  & ( \HEXout[12]~13_combout  & ( (!\HEXout[15]~16_combout  & !\HEXout[14]~15_combout ) ) ) ) # ( 
// \HEXout[13]~14_combout  & ( !\HEXout[12]~13_combout  & ( (\HEXout[15]~16_combout  & !\HEXout[14]~15_combout ) ) ) ) # ( !\HEXout[13]~14_combout  & ( !\HEXout[12]~13_combout  & ( (!\HEXout[15]~16_combout  & \HEXout[14]~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\HEXout[15]~16_combout ),
	.datac(!\HEXout[14]~15_combout ),
	.datad(gnd),
	.datae(!\HEXout[13]~14_combout ),
	.dataf(!\HEXout[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h0C0C3030C0C00F0F;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N36
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( \HEXout[13]~14_combout  & ( \HEXout[12]~13_combout  & ( !\HEXout[15]~16_combout  ) ) ) # ( !\HEXout[13]~14_combout  & ( \HEXout[12]~13_combout  & ( (!\HEXout[15]~16_combout ) # (!\HEXout[14]~15_combout ) ) ) ) # ( 
// !\HEXout[13]~14_combout  & ( !\HEXout[12]~13_combout  & ( (!\HEXout[15]~16_combout  & \HEXout[14]~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\HEXout[15]~16_combout ),
	.datac(!\HEXout[14]~15_combout ),
	.datad(gnd),
	.datae(!\HEXout[13]~14_combout ),
	.dataf(!\HEXout[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h0C0C0000FCFCCCCC;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N6
cyclonev_lcell_comb \ss3|OUT~5 (
// Equation(s):
// \ss3|OUT~5_combout  = ( \HEXout[13]~14_combout  & ( \HEXout[12]~13_combout  & ( !\HEXout[15]~16_combout  ) ) ) # ( !\HEXout[13]~14_combout  & ( \HEXout[12]~13_combout  & ( !\HEXout[15]~16_combout  $ (\HEXout[14]~15_combout ) ) ) ) # ( 
// \HEXout[13]~14_combout  & ( !\HEXout[12]~13_combout  & ( (!\HEXout[15]~16_combout  & !\HEXout[14]~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\HEXout[15]~16_combout ),
	.datac(!\HEXout[14]~15_combout ),
	.datad(gnd),
	.datae(!\HEXout[13]~14_combout ),
	.dataf(!\HEXout[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5 .extended_lut = "off";
defparam \ss3|OUT~5 .lut_mask = 64'h0000C0C0C3C3CCCC;
defparam \ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N48
cyclonev_lcell_comb \ss3|OUT~6 (
// Equation(s):
// \ss3|OUT~6_combout  = ( \HEXout[13]~14_combout  & ( \HEXout[12]~13_combout  & ( (!\HEXout[14]~15_combout ) # (\HEXout[15]~16_combout ) ) ) ) # ( !\HEXout[13]~14_combout  & ( \HEXout[12]~13_combout  & ( (\HEXout[14]~15_combout ) # (\HEXout[15]~16_combout ) 
// ) ) ) # ( \HEXout[13]~14_combout  & ( !\HEXout[12]~13_combout  ) ) # ( !\HEXout[13]~14_combout  & ( !\HEXout[12]~13_combout  & ( !\HEXout[15]~16_combout  $ (!\HEXout[14]~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\HEXout[15]~16_combout ),
	.datac(!\HEXout[14]~15_combout ),
	.datad(gnd),
	.datae(!\HEXout[13]~14_combout ),
	.dataf(!\HEXout[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6 .extended_lut = "off";
defparam \ss3|OUT~6 .lut_mask = 64'h3C3CFFFF3F3FF3F3;
defparam \ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N24
cyclonev_lcell_comb \HEXout[17]~18 (
// Equation(s):
// \HEXout[17]~18_combout  = ( \Add0~61_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~61_sumout )))) # (\isbranch_D~1_combout  & ((!\imem~4_combout ) # ((\Add1~61_sumout )))) ) ) # ( !\Add0~61_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~61_sumout )))) 
// # (\isbranch_D~1_combout  & (\imem~4_combout  & ((\Add1~61_sumout )))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add2~61_sumout ),
	.datad(!\Add1~61_sumout ),
	.datae(gnd),
	.dataf(!\Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[17]~18 .extended_lut = "off";
defparam \HEXout[17]~18 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \HEXout[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N27
cyclonev_lcell_comb \HEXout[18]~19 (
// Equation(s):
// \HEXout[18]~19_combout  = ( \Add2~65_sumout  & ( (!\isbranch_D~1_combout ) # ((!\imem~4_combout  & ((\Add0~65_sumout ))) # (\imem~4_combout  & (\Add1~65_sumout ))) ) ) # ( !\Add2~65_sumout  & ( (\isbranch_D~1_combout  & ((!\imem~4_combout  & 
// ((\Add0~65_sumout ))) # (\imem~4_combout  & (\Add1~65_sumout )))) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add1~65_sumout ),
	.datad(!\Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[18]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[18]~19 .extended_lut = "off";
defparam \HEXout[18]~19 .lut_mask = 64'h01230123CDEFCDEF;
defparam \HEXout[18]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N18
cyclonev_lcell_comb \HEXout[16]~17 (
// Equation(s):
// \HEXout[16]~17_combout  = ( \Add0~57_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~57_sumout )))) # (\isbranch_D~1_combout  & (((!\imem~4_combout )) # (\Add1~57_sumout ))) ) ) # ( !\Add0~57_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~57_sumout )))) 
// # (\isbranch_D~1_combout  & (\Add1~57_sumout  & ((\imem~4_combout )))) ) )

	.dataa(!\Add1~57_sumout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add2~57_sumout ),
	.datad(!\imem~4_combout ),
	.datae(gnd),
	.dataf(!\Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[16]~17 .extended_lut = "off";
defparam \HEXout[16]~17 .lut_mask = 64'h0C1D0C1D3F1D3F1D;
defparam \HEXout[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N48
cyclonev_lcell_comb \HEXout[19]~21 (
// Equation(s):
// \HEXout[19]~21_combout  = ( \HEXout[0]~0_combout  & ( (!\HEXout[19]~20_combout  & !\Add1~69_sumout ) ) ) # ( !\HEXout[0]~0_combout  & ( !\HEXout[19]~20_combout  ) )

	.dataa(!\HEXout[19]~20_combout ),
	.datab(gnd),
	.datac(!\Add1~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[19]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[19]~21 .extended_lut = "off";
defparam \HEXout[19]~21 .lut_mask = 64'hAAAAAAAAA0A0A0A0;
defparam \HEXout[19]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N0
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( \HEXout[19]~21_combout  & ( (!\HEXout[17]~18_combout  & (!\HEXout[18]~19_combout  $ (!\HEXout[16]~17_combout ))) ) ) # ( !\HEXout[19]~21_combout  & ( (\HEXout[16]~17_combout  & (!\HEXout[17]~18_combout  $ (!\HEXout[18]~19_combout 
// ))) ) )

	.dataa(!\HEXout[17]~18_combout ),
	.datab(!\HEXout[18]~19_combout ),
	.datac(!\HEXout[16]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[19]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h0606060628282828;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N54
cyclonev_lcell_comb \ss4|OUT~1 (
// Equation(s):
// \ss4|OUT~1_combout  = ( \HEXout[19]~21_combout  & ( (\HEXout[18]~19_combout  & (!\HEXout[17]~18_combout  $ (!\HEXout[16]~17_combout ))) ) ) # ( !\HEXout[19]~21_combout  & ( (!\HEXout[16]~17_combout  & ((\HEXout[18]~19_combout ))) # (\HEXout[16]~17_combout 
//  & (\HEXout[17]~18_combout )) ) )

	.dataa(!\HEXout[17]~18_combout ),
	.datab(!\HEXout[18]~19_combout ),
	.datac(!\HEXout[16]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[19]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1 .extended_lut = "off";
defparam \ss4|OUT~1 .lut_mask = 64'h3535353512121212;
defparam \ss4|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N48
cyclonev_lcell_comb \ss4|OUT~2 (
// Equation(s):
// \ss4|OUT~2_combout  = ( \HEXout[19]~21_combout  & ( (\HEXout[17]~18_combout  & (!\HEXout[18]~19_combout  & !\HEXout[16]~17_combout )) ) ) # ( !\HEXout[19]~21_combout  & ( (\HEXout[18]~19_combout  & ((!\HEXout[16]~17_combout ) # (\HEXout[17]~18_combout ))) 
// ) )

	.dataa(!\HEXout[17]~18_combout ),
	.datab(!\HEXout[18]~19_combout ),
	.datac(!\HEXout[16]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[19]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2 .extended_lut = "off";
defparam \ss4|OUT~2 .lut_mask = 64'h3131313140404040;
defparam \ss4|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N6
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( \HEXout[19]~21_combout  & ( (!\HEXout[17]~18_combout  & (!\HEXout[18]~19_combout  $ (!\HEXout[16]~17_combout ))) # (\HEXout[17]~18_combout  & (\HEXout[18]~19_combout  & \HEXout[16]~17_combout )) ) ) # ( !\HEXout[19]~21_combout  & ( 
// (\HEXout[17]~18_combout  & (!\HEXout[18]~19_combout  $ (\HEXout[16]~17_combout ))) ) )

	.dataa(!\HEXout[17]~18_combout ),
	.datab(!\HEXout[18]~19_combout ),
	.datac(!\HEXout[16]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[19]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h4141414129292929;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N24
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( \HEXout[19]~21_combout  & ( ((!\HEXout[17]~18_combout  & \HEXout[18]~19_combout )) # (\HEXout[16]~17_combout ) ) ) # ( !\HEXout[19]~21_combout  & ( (!\HEXout[17]~18_combout  & (!\HEXout[18]~19_combout  & \HEXout[16]~17_combout )) ) 
// )

	.dataa(!\HEXout[17]~18_combout ),
	.datab(!\HEXout[18]~19_combout ),
	.datac(!\HEXout[16]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[19]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h080808082F2F2F2F;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N18
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( \HEXout[19]~21_combout  & ( (!\HEXout[17]~18_combout  & (!\HEXout[18]~19_combout  & \HEXout[16]~17_combout )) # (\HEXout[17]~18_combout  & ((!\HEXout[18]~19_combout ) # (\HEXout[16]~17_combout ))) ) ) # ( !\HEXout[19]~21_combout  & 
// ( (!\HEXout[17]~18_combout  & (\HEXout[18]~19_combout  & \HEXout[16]~17_combout )) ) )

	.dataa(!\HEXout[17]~18_combout ),
	.datab(!\HEXout[18]~19_combout ),
	.datac(!\HEXout[16]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[19]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h020202024D4D4D4D;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N36
cyclonev_lcell_comb \ss4|OUT~6 (
// Equation(s):
// \ss4|OUT~6_combout  = ( \HEXout[19]~21_combout  & ( (!\HEXout[17]~18_combout  & (\HEXout[18]~19_combout )) # (\HEXout[17]~18_combout  & ((!\HEXout[18]~19_combout ) # (!\HEXout[16]~17_combout ))) ) ) # ( !\HEXout[19]~21_combout  & ( 
// ((!\HEXout[18]~19_combout ) # (\HEXout[16]~17_combout )) # (\HEXout[17]~18_combout ) ) )

	.dataa(!\HEXout[17]~18_combout ),
	.datab(!\HEXout[18]~19_combout ),
	.datac(!\HEXout[16]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[19]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6 .extended_lut = "off";
defparam \ss4|OUT~6 .lut_mask = 64'hDFDFDFDF76767676;
defparam \ss4|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N6
cyclonev_lcell_comb \HEXout[23]~25 (
// Equation(s):
// \HEXout[23]~25_combout  = ( \isbranch_D~1_combout  & ( \imem~4_combout  & ( \Add1~85_sumout  ) ) ) # ( !\isbranch_D~1_combout  & ( \imem~4_combout  & ( \Add2~85_sumout  ) ) ) # ( \isbranch_D~1_combout  & ( !\imem~4_combout  & ( \Add0~85_sumout  ) ) ) # ( 
// !\isbranch_D~1_combout  & ( !\imem~4_combout  & ( \Add2~85_sumout  ) ) )

	.dataa(!\Add2~85_sumout ),
	.datab(!\Add1~85_sumout ),
	.datac(!\Add0~85_sumout ),
	.datad(gnd),
	.datae(!\isbranch_D~1_combout ),
	.dataf(!\imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[23]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[23]~25 .extended_lut = "off";
defparam \HEXout[23]~25 .lut_mask = 64'h55550F0F55553333;
defparam \HEXout[23]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N51
cyclonev_lcell_comb \HEXout[22]~24 (
// Equation(s):
// \HEXout[22]~24_combout  = ( \Add0~81_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~81_sumout )))) # (\isbranch_D~1_combout  & ((!\imem~4_combout ) # ((\Add1~81_sumout )))) ) ) # ( !\Add0~81_sumout  & ( (!\isbranch_D~1_combout  & (((\Add2~81_sumout )))) 
// # (\isbranch_D~1_combout  & (\imem~4_combout  & ((\Add1~81_sumout )))) ) )

	.dataa(!\isbranch_D~1_combout ),
	.datab(!\imem~4_combout ),
	.datac(!\Add2~81_sumout ),
	.datad(!\Add1~81_sumout ),
	.datae(gnd),
	.dataf(!\Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[22]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[22]~24 .extended_lut = "off";
defparam \HEXout[22]~24 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \HEXout[22]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N54
cyclonev_lcell_comb \HEXout[20]~22 (
// Equation(s):
// \HEXout[20]~22_combout  = ( \imem~4_combout  & ( \Add2~73_sumout  & ( (!\isbranch_D~1_combout ) # (\Add1~73_sumout ) ) ) ) # ( !\imem~4_combout  & ( \Add2~73_sumout  & ( (!\isbranch_D~1_combout ) # (\Add0~73_sumout ) ) ) ) # ( \imem~4_combout  & ( 
// !\Add2~73_sumout  & ( (\Add1~73_sumout  & \isbranch_D~1_combout ) ) ) ) # ( !\imem~4_combout  & ( !\Add2~73_sumout  & ( (\isbranch_D~1_combout  & \Add0~73_sumout ) ) ) )

	.dataa(!\Add1~73_sumout ),
	.datab(!\isbranch_D~1_combout ),
	.datac(!\Add0~73_sumout ),
	.datad(gnd),
	.datae(!\imem~4_combout ),
	.dataf(!\Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[20]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[20]~22 .extended_lut = "off";
defparam \HEXout[20]~22 .lut_mask = 64'h03031111CFCFDDDD;
defparam \HEXout[20]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N48
cyclonev_lcell_comb \HEXout[21]~23 (
// Equation(s):
// \HEXout[21]~23_combout  = ( \isbranch_D~1_combout  & ( (!\imem~4_combout  & ((\Add0~77_sumout ))) # (\imem~4_combout  & (\Add1~77_sumout )) ) ) # ( !\isbranch_D~1_combout  & ( \Add2~77_sumout  ) )

	.dataa(!\Add1~77_sumout ),
	.datab(!\Add2~77_sumout ),
	.datac(!\imem~4_combout ),
	.datad(!\Add0~77_sumout ),
	.datae(!\isbranch_D~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEXout[21]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEXout[21]~23 .extended_lut = "off";
defparam \HEXout[21]~23 .lut_mask = 64'h333305F5333305F5;
defparam \HEXout[21]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N33
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( \HEXout[21]~23_combout  & ( (\HEXout[23]~25_combout  & (!\HEXout[22]~24_combout  & \HEXout[20]~22_combout )) ) ) # ( !\HEXout[21]~23_combout  & ( (!\HEXout[23]~25_combout  & (!\HEXout[22]~24_combout  $ (!\HEXout[20]~22_combout ))) 
// # (\HEXout[23]~25_combout  & (\HEXout[22]~24_combout  & \HEXout[20]~22_combout )) ) )

	.dataa(!\HEXout[23]~25_combout ),
	.datab(!\HEXout[22]~24_combout ),
	.datac(!\HEXout[20]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h2929292904040404;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N12
cyclonev_lcell_comb \ss5|OUT~1 (
// Equation(s):
// \ss5|OUT~1_combout  = ( \HEXout[20]~22_combout  & ( (!\HEXout[23]~25_combout  & (\HEXout[22]~24_combout  & !\HEXout[21]~23_combout )) # (\HEXout[23]~25_combout  & ((\HEXout[21]~23_combout ))) ) ) # ( !\HEXout[20]~22_combout  & ( (\HEXout[22]~24_combout  & 
// ((\HEXout[21]~23_combout ) # (\HEXout[23]~25_combout ))) ) )

	.dataa(!\HEXout[23]~25_combout ),
	.datab(!\HEXout[22]~24_combout ),
	.datac(!\HEXout[21]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[20]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1 .extended_lut = "off";
defparam \ss5|OUT~1 .lut_mask = 64'h1313131325252525;
defparam \ss5|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N15
cyclonev_lcell_comb \ss5|OUT~2 (
// Equation(s):
// \ss5|OUT~2_combout  = ( \HEXout[21]~23_combout  & ( (!\HEXout[23]~25_combout  & (!\HEXout[22]~24_combout  & !\HEXout[20]~22_combout )) # (\HEXout[23]~25_combout  & (\HEXout[22]~24_combout )) ) ) # ( !\HEXout[21]~23_combout  & ( (\HEXout[23]~25_combout  & 
// (\HEXout[22]~24_combout  & !\HEXout[20]~22_combout )) ) )

	.dataa(!\HEXout[23]~25_combout ),
	.datab(!\HEXout[22]~24_combout ),
	.datac(!\HEXout[20]~22_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[21]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2 .extended_lut = "off";
defparam \ss5|OUT~2 .lut_mask = 64'h1010101091919191;
defparam \ss5|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N42
cyclonev_lcell_comb \ss5|OUT~3 (
// Equation(s):
// \ss5|OUT~3_combout  = ( \HEXout[22]~24_combout  & ( (!\HEXout[20]~22_combout  & (!\HEXout[23]~25_combout  & !\HEXout[21]~23_combout )) # (\HEXout[20]~22_combout  & ((\HEXout[21]~23_combout ))) ) ) # ( !\HEXout[22]~24_combout  & ( (!\HEXout[23]~25_combout  
// & (\HEXout[20]~22_combout  & !\HEXout[21]~23_combout )) # (\HEXout[23]~25_combout  & (!\HEXout[20]~22_combout  & \HEXout[21]~23_combout )) ) )

	.dataa(!\HEXout[23]~25_combout ),
	.datab(!\HEXout[20]~22_combout ),
	.datac(!\HEXout[21]~23_combout ),
	.datad(gnd),
	.datae(!\HEXout[22]~24_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3 .extended_lut = "off";
defparam \ss5|OUT~3 .lut_mask = 64'h2424838324248383;
defparam \ss5|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N30
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( \HEXout[22]~24_combout  & ( (!\HEXout[23]~25_combout  & ((!\HEXout[21]~23_combout ) # (\HEXout[20]~22_combout ))) ) ) # ( !\HEXout[22]~24_combout  & ( (\HEXout[20]~22_combout  & ((!\HEXout[23]~25_combout ) # 
// (!\HEXout[21]~23_combout ))) ) )

	.dataa(gnd),
	.datab(!\HEXout[23]~25_combout ),
	.datac(!\HEXout[20]~22_combout ),
	.datad(!\HEXout[21]~23_combout ),
	.datae(gnd),
	.dataf(!\HEXout[22]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h0F0C0F0CCC0CCC0C;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N12
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( \HEXout[21]~23_combout  & ( \HEXout[22]~24_combout  & ( (!\HEXout[23]~25_combout  & \HEXout[20]~22_combout ) ) ) ) # ( !\HEXout[21]~23_combout  & ( \HEXout[22]~24_combout  & ( (\HEXout[23]~25_combout  & \HEXout[20]~22_combout ) ) ) 
// ) # ( \HEXout[21]~23_combout  & ( !\HEXout[22]~24_combout  & ( !\HEXout[23]~25_combout  ) ) ) # ( !\HEXout[21]~23_combout  & ( !\HEXout[22]~24_combout  & ( (!\HEXout[23]~25_combout  & \HEXout[20]~22_combout ) ) ) )

	.dataa(gnd),
	.datab(!\HEXout[23]~25_combout ),
	.datac(!\HEXout[20]~22_combout ),
	.datad(gnd),
	.datae(!\HEXout[21]~23_combout ),
	.dataf(!\HEXout[22]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h0C0CCCCC03030C0C;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y2_N30
cyclonev_lcell_comb \ss5|OUT~6 (
// Equation(s):
// \ss5|OUT~6_combout  = ( \HEXout[20]~22_combout  & ( (!\HEXout[22]~24_combout  $ (!\HEXout[21]~23_combout )) # (\HEXout[23]~25_combout ) ) ) # ( !\HEXout[20]~22_combout  & ( (!\HEXout[23]~25_combout  $ (!\HEXout[22]~24_combout )) # (\HEXout[21]~23_combout 
// ) ) )

	.dataa(!\HEXout[23]~25_combout ),
	.datab(!\HEXout[22]~24_combout ),
	.datac(!\HEXout[21]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEXout[20]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6 .extended_lut = "off";
defparam \ss5|OUT~6 .lut_mask = 64'h6F6F6F6F7D7D7D7D;
defparam \ss5|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: LABCELL_X6_Y30_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
