// Seed: 2212452495
module module_0 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    input tri id_9
);
  wire id_11;
endmodule
module module_1 #(
    parameter id_4 = 32'd66
) (
    input wand id_0,
    input tri0 id_1,
    input wire id_2,
    input tri id_3,
    input supply0 _id_4,
    input wor id_5,
    output wand id_6,
    input supply1 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input supply0 id_10
);
  wire [-1 : -1] id_12;
  logic id_13;
  assign id_6 = id_8;
  wire [1 : 1] id_14;
  logic [7:0][1 'd0 : -1] id_15;
  assign id_15[~id_4] = id_10;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_5,
      id_6,
      id_5,
      id_9,
      id_3,
      id_6,
      id_6,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
