<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Dec 10 11:28:18 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="P_COUNTER" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="P_SIG_EX" SIGIS="undef" SIGNAME="External_Ports_P_SIG_EX">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CTR_CTL_0" PORT="P_SIG_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="P_SIG_EX1" SIGIS="undef" SIGNAME="External_Ports_P_SIG_EX1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CTR_CTL_1" PORT="P_SIG_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="P_SIG_EX2" SIGIS="undef" SIGNAME="External_Ports_P_SIG_EX2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CTR_CTL_2" PORT="P_SIG_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="P_SIG_EX3" SIGIS="undef" SIGNAME="External_Ports_P_SIG_EX3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CTR_CTL_3" PORT="P_SIG_IN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TCLK" SIGIS="undef" SIGNAME="External_Ports_TCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CTR_CTL_0" PORT="CLK"/>
        <CONNECTION INSTANCE="CTR_CTL_1" PORT="CLK"/>
        <CONNECTION INSTANCE="CTR_CTL_3" PORT="CLK"/>
        <CONNECTION INSTANCE="CTR_CTL_2" PORT="CLK"/>
        <CONNECTION INSTANCE="DIG_TIMER_1" PORT="MCLK"/>
        <CONNECTION INSTANCE="DIG_TIMER_0" PORT="MCLK"/>
        <CONNECTION INSTANCE="DIG_TIMER_2" PORT="MCLK"/>
        <CONNECTION INSTANCE="DIG_TIMER_3" PORT="MCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aclk" SIGIS="undef" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" SIGIS="undef" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="MCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TRIG" SIGIS="undef" SIGNAME="External_Ports_TRIG">
      <CONNECTIONS>
        <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="TRIG"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="TRIG_RST" SIGIS="undef" SIGNAME="External_Ports_TRIG_RST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="RST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ex_stop" SIGIS="undef" SIGNAME="External_Ports_ex_stop">
      <CONNECTIONS>
        <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="EX_STOP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ex_stop_en" SIGIS="undef" SIGNAME="External_Ports_ex_stop_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="EX_STOP_EN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="EX_STOP_RDY" SIGIS="undef" SIGNAME="EX_TRIG_CTL_0_WINDOW">
      <CONNECTIONS>
        <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="WINDOW"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="data_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_arready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data_arvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="data_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_awready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data_awvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data_bready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="data_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_bvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="data_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data_rready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="data_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_rvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="data_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data_wready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="data_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data_wvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="data2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data2_arready" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data2_arvalid" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="data2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data2_awready" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data2_awvalid" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data2_bready" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="data2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data2_bvalid" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="data2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data2_rready" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="data2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data2_rvalid" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="data2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data2_wready" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="data2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data2_wvalid" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data2" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="data3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data3_arready" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data3_arvalid" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="data3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data3_awready" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data3_awvalid" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data3_bready" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="data3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data3_bvalid" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="data3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data3_rready" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="data3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data3_rvalid" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="data3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data3_wready" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="data3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data3_wvalid" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data3" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="util_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_arready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_arvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="util_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_awready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_awvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_bready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="util_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_bvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="util_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_rready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="util_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_rvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="util_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util_wready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="util_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util_wvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="util3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util3_arready" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util3_arvalid" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="util3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util3_awready" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util3_awvalid" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util3_bready" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="util3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util3_bvalid" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="util3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util3_rready" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="util3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util3_rvalid" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="util3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util3_wready" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="util3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util3_wvalid" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util3" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="util1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util1_arready" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util1_arvalid" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="util1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util1_awready" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util1_awvalid" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util1_bready" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="util1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util1_bvalid" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="util1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util1_rready" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="util1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util1_rvalid" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="util1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util1_wready" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="util1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util1_wvalid" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util1" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="util2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util2_arready" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util2_arvalid" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="util2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util2_awready" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util2_awvalid" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util2_bready" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="util2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util2_bvalid" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="util2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util2_rready" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="util2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util2_rvalid" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="util2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="util2_wready" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="util2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="util2_wvalid" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_util2" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="data1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data1_arready" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data1_arvalid" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="data1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data1_awready" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data1_awvalid" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data1_bready" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="data1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data1_bvalid" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="data1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data1_rready" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="data1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data1_rvalid" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="data1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="data1_wready" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="data1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="data1_wvalid" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_data1" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_data" DATAWIDTH="32" NAME="data" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="data_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="data_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="data_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="data_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="data_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="data_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="data_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="data_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="data_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="data_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="data_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="data_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="data_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="data_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="data_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="data_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="data_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_data1" DATAWIDTH="32" NAME="data1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="data1_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="data1_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="data1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="data1_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="data1_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="data1_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="data1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="data1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="data1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="data1_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="data1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="data1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="data1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="data1_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="data1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="data1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="data1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_data2" DATAWIDTH="32" NAME="data2" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="data2_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="data2_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="data2_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="data2_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="data2_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="data2_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="data2_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="data2_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="data2_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="data2_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="data2_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="data2_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="data2_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="data2_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="data2_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="data2_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="data2_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_data3" DATAWIDTH="32" NAME="data3" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="data3_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="data3_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="data3_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="data3_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="data3_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="data3_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="data3_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="data3_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="data3_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="data3_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="data3_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="data3_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="data3_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="data3_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="data3_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="data3_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="data3_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_util" DATAWIDTH="32" NAME="util" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="util_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="util_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="util_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="util_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="util_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="util_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="util_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="util_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="util_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="util_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="util_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="util_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="util_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="util_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="util_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="util_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="util_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_util1" DATAWIDTH="32" NAME="util1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="util1_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="util1_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="util1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="util1_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="util1_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="util1_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="util1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="util1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="util1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="util1_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="util1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="util1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="util1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="util1_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="util1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="util1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="util1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_util2" DATAWIDTH="32" NAME="util2" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="util2_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="util2_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="util2_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="util2_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="util2_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="util2_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="util2_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="util2_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="util2_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="util2_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="util2_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="util2_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="util2_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="util2_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="util2_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="util2_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="util2_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_util3" DATAWIDTH="32" NAME="util3" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="util3_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="util3_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="util3_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="util3_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="util3_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="util3_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="util3_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="util3_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="util3_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="util3_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="util3_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="util3_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="util3_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="util3_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="util3_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="util3_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="util3_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/CTR_CTL_0" HWVERSION="1.0" INSTANCE="CTR_CTL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CTR_CTL" VLNV="xilinx.com:module_ref:CTR_CTL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_CTR_CTL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="ex_trig_or_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_trig_or_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_TCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="O_CLK" SIGIS="clk" SIGNAME="CTR_CTL_0_O_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="P_SIG_IN" SIGIS="undef" SIGNAME="External_Ports_P_SIG_EX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="P_SIG_EX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SCLR_O" SIGIS="undef" SIGNAME="CTR_CTL_0_SCLR_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="SCLR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CTR_CTL_1" HWVERSION="1.0" INSTANCE="CTR_CTL_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CTR_CTL" VLNV="xilinx.com:module_ref:CTR_CTL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_CTR_CTL_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="ex_trig_or_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_trig_or_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_TCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="O_CLK" SIGIS="clk" SIGNAME="CTR_CTL_1_O_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_1" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="P_SIG_IN" SIGIS="undef" SIGNAME="External_Ports_P_SIG_EX1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="P_SIG_EX1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SCLR_O" SIGIS="undef" SIGNAME="CTR_CTL_1_SCLR_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_1" PORT="SCLR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CTR_CTL_2" HWVERSION="1.0" INSTANCE="CTR_CTL_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CTR_CTL" VLNV="xilinx.com:module_ref:CTR_CTL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_CTR_CTL_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="ex_trig_or_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_trig_or_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_TCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="O_CLK" SIGIS="clk" SIGNAME="CTR_CTL_2_O_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_2" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="P_SIG_IN" SIGIS="undef" SIGNAME="External_Ports_P_SIG_EX2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="P_SIG_EX2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SCLR_O" SIGIS="undef" SIGNAME="CTR_CTL_2_SCLR_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_2" PORT="SCLR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CTR_CTL_3" HWVERSION="1.0" INSTANCE="CTR_CTL_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CTR_CTL" VLNV="xilinx.com:module_ref:CTR_CTL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_CTR_CTL_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="ex_trig_or_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_trig_or_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_TCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="O_CLK" SIGIS="clk" SIGNAME="CTR_CTL_3_O_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_3" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="P_SIG_IN" SIGIS="undef" SIGNAME="External_Ports_P_SIG_EX3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="P_SIG_EX3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SCLR_O" SIGIS="undef" SIGNAME="CTR_CTL_3_SCLR_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_3" PORT="SCLR"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DIG_TIMER_0" HWVERSION="1.0" INSTANCE="DIG_TIMER_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DIG_TIMER" VLNV="xilinx.com:module_ref:DIG_TIMER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_DIG_TIMER_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_TCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="LIM" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_data" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CUR_VAL" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="CARRY" SIGIS="undef"/>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="ex_trig_or_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_trig_or_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DATA_IND" SIGIS="undef" SIGNAME="DIG_TIMER_0_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_util" PORT="gpio2_io_i"/>
            <CONNECTION INSTANCE="ex_stop_or_0" PORT="Op2"/>
            <CONNECTION INSTANCE="FAR_BETTER_AND_0" PORT="IN0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DIG_TIMER_1" HWVERSION="1.0" INSTANCE="DIG_TIMER_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DIG_TIMER" VLNV="xilinx.com:module_ref:DIG_TIMER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_DIG_TIMER_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_TCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="LIM" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_data1" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CUR_VAL" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="CARRY" SIGIS="undef"/>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="ex_trig_or_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_trig_or_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DATA_IND" SIGIS="undef" SIGNAME="DIG_TIMER_1_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_util1" PORT="gpio2_io_i"/>
            <CONNECTION INSTANCE="ex_stop_or_1" PORT="Op1"/>
            <CONNECTION INSTANCE="FAR_BETTER_AND_0" PORT="IN1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DIG_TIMER_2" HWVERSION="1.0" INSTANCE="DIG_TIMER_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DIG_TIMER" VLNV="xilinx.com:module_ref:DIG_TIMER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_DIG_TIMER_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_TCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="LIM" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_data2" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CUR_VAL" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="CARRY" SIGIS="undef"/>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="ex_trig_or_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_trig_or_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DATA_IND" SIGIS="undef" SIGNAME="DIG_TIMER_2_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_util2" PORT="gpio2_io_i"/>
            <CONNECTION INSTANCE="ex_stop_or_2" PORT="Op2"/>
            <CONNECTION INSTANCE="FAR_BETTER_AND_0" PORT="IN3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DIG_TIMER_3" HWVERSION="1.0" INSTANCE="DIG_TIMER_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DIG_TIMER" VLNV="xilinx.com:module_ref:DIG_TIMER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_DIG_TIMER_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_TCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="LIM" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_data3" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CUR_VAL" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="CARRY" SIGIS="undef"/>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="ex_trig_or_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_trig_or_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="DATA_IND" SIGIS="undef" SIGNAME="DIG_TIMER_3_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_util3" PORT="gpio2_io_i"/>
            <CONNECTION INSTANCE="ex_stop_or_3" PORT="Op1"/>
            <CONNECTION INSTANCE="FAR_BETTER_AND_0" PORT="IN2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EX_TRIG_CTL_0" HWVERSION="1.0" INSTANCE="EX_TRIG_CTL_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="EX_TRIG_CTL" VLNV="xilinx.com:module_ref:EX_TRIG_CTL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_EX_TRIG_CTL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="TRIG" SIGIS="undef" SIGNAME="External_Ports_TRIG">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRIG"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="External_Ports_TRIG_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="TRIG_RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CTL" SIGIS="undef" SIGNAME="EX_TRIG_CTL_0_CTL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_trig_or_0" PORT="Op2"/>
            <CONNECTION INSTANCE="ex_trig_or_1" PORT="Op2"/>
            <CONNECTION INSTANCE="ex_trig_or_2" PORT="Op2"/>
            <CONNECTION INSTANCE="ex_trig_or_3" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="STOP" SIGIS="undef" SIGNAME="FAR_BETTER_AND_0_OUT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="FAR_BETTER_AND_0" PORT="OUT0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EX_STOP_EN" SIGIS="undef" SIGNAME="External_Ports_ex_stop_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ex_stop_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EX_STOP" SIGIS="undef" SIGNAME="External_Ports_ex_stop">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ex_stop"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WINDOW" SIGIS="undef" SIGNAME="EX_TRIG_CTL_0_WINDOW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_stop_or_0" PORT="Op1"/>
            <CONNECTION INSTANCE="ex_stop_or_1" PORT="Op2"/>
            <CONNECTION INSTANCE="ex_stop_or_2" PORT="Op1"/>
            <CONNECTION INSTANCE="ex_stop_or_3" PORT="Op2"/>
            <CONNECTION INSTANCE="External_Ports" PORT="EX_STOP_RDY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/FAR_BETTER_AND_0" HWVERSION="1.0" INSTANCE="FAR_BETTER_AND_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FAR_BETTER_AND" VLNV="xilinx.com:module_ref:FAR_BETTER_AND:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_FAR_BETTER_AND_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IN0" SIGIS="undef" SIGNAME="DIG_TIMER_0_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_0" PORT="DATA_IND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IN1" SIGIS="undef" SIGNAME="DIG_TIMER_1_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_1" PORT="DATA_IND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IN2" SIGIS="undef" SIGNAME="DIG_TIMER_3_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_3" PORT="DATA_IND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="IN3" SIGIS="undef" SIGNAME="DIG_TIMER_2_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_2" PORT="DATA_IND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT0" SIGIS="undef" SIGNAME="FAR_BETTER_AND_0_OUT0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="STOP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio_data" HWVERSION="2.0" INSTANCE="axi_gpio_data" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_axi_gpio_data_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_data_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="c_counter_binary_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_0" PORT="LIM"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_data" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio_data1" HWVERSION="2.0" INSTANCE="axi_gpio_data1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_axi_gpio_data1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_data1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="c_counter_binary_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_1" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data1_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_1" PORT="LIM"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_data1" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio_data2" HWVERSION="2.0" INSTANCE="axi_gpio_data2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_axi_gpio_data2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_data2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="c_counter_binary_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_2" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data2_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_2" PORT="LIM"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_data2" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio_data3" HWVERSION="2.0" INSTANCE="axi_gpio_data3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_axi_gpio_data3_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_data3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="data3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="gpio_io_i" RIGHT="0" SIGIS="undef" SIGNAME="c_counter_binary_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_3" PORT="Q"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_data3_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_3" PORT="LIM"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_data3" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio_util" HWVERSION="2.0" INSTANCE="axi_gpio_util" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_axi_gpio_util_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_util_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_trig_or_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="DIG_TIMER_0_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_0" PORT="DATA_IND"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_util" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio_util1" HWVERSION="2.0" INSTANCE="axi_gpio_util1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_axi_gpio_util1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_util1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_trig_or_1" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="DIG_TIMER_1_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_1" PORT="DATA_IND"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_util1" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio_util2" HWVERSION="2.0" INSTANCE="axi_gpio_util2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_axi_gpio_util2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_util2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_trig_or_3" PORT="Op2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="DIG_TIMER_2_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_2" PORT="DATA_IND"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_util2" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio_util3" HWVERSION="2.0" INSTANCE="axi_gpio_util3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_axi_gpio_util3_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_util3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="P_COUNTER_imp" PORT="util3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_trig_or_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="gpio2_io_i" RIGHT="0" SIGIS="undef" SIGNAME="DIG_TIMER_3_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_3" PORT="DATA_IND"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_util3" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_I" PHYSICAL="gpio2_io_i"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/c_counter_binary_0" HWVERSION="12.0" INSTANCE="c_counter_binary_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="1"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_c_counter_binary_0_0"/>
        <PARAMETER NAME="Implementation" VALUE="DSP48"/>
        <PARAMETER NAME="Output_Width" VALUE="32"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="false"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="1"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="CTR_CTL_0_O_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTR_CTL_0" PORT="O_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="CTR_CTL_0_SCLR_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTR_CTL_0" PORT="SCLR_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="c_counter_binary_0_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_data" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/c_counter_binary_1" HWVERSION="12.0" INSTANCE="c_counter_binary_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="1"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_c_counter_binary_1_0"/>
        <PARAMETER NAME="Implementation" VALUE="DSP48"/>
        <PARAMETER NAME="Output_Width" VALUE="32"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="false"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="1"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="CTR_CTL_1_O_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTR_CTL_1" PORT="O_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="CTR_CTL_1_SCLR_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTR_CTL_1" PORT="SCLR_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="c_counter_binary_1_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_data1" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/c_counter_binary_2" HWVERSION="12.0" INSTANCE="c_counter_binary_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="1"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_c_counter_binary_2_0"/>
        <PARAMETER NAME="Implementation" VALUE="DSP48"/>
        <PARAMETER NAME="Output_Width" VALUE="32"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="false"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="1"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="CTR_CTL_2_O_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTR_CTL_2" PORT="O_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="CTR_CTL_2_SCLR_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTR_CTL_2" PORT="SCLR_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="c_counter_binary_2_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_data2" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/c_counter_binary_3" HWVERSION="12.0" INSTANCE="c_counter_binary_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_counter_binary" VLNV="xilinx.com:ip:c_counter_binary:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_counter_binary;v=v12_0;d=pg121-c-counter-binary.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="1"/>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="1"/>
        <PARAMETER NAME="C_RESTRICT_COUNT" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_TO" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_BY" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_MODE" VALUE="0"/>
        <PARAMETER NAME="C_THRESH0_VALUE" VALUE="1"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SYNC" VALUE="0"/>
        <PARAMETER NAME="C_HAS_THRESH0" VALUE="0"/>
        <PARAMETER NAME="C_HAS_LOAD" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_LOW" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="1"/>
        <PARAMETER NAME="C_FB_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_c_counter_binary_3_0"/>
        <PARAMETER NAME="Implementation" VALUE="DSP48"/>
        <PARAMETER NAME="Output_Width" VALUE="32"/>
        <PARAMETER NAME="Increment_Value" VALUE="1"/>
        <PARAMETER NAME="Restrict_Count" VALUE="false"/>
        <PARAMETER NAME="Final_Count_Value" VALUE="1"/>
        <PARAMETER NAME="Count_Mode" VALUE="UP"/>
        <PARAMETER NAME="Sync_Threshold_Output" VALUE="false"/>
        <PARAMETER NAME="Threshold_Value" VALUE="1"/>
        <PARAMETER NAME="CE" VALUE="true"/>
        <PARAMETER NAME="SCLR" VALUE="true"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="SyncCtrlPriority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Load" VALUE="false"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="1"/>
        <PARAMETER NAME="Fb_Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Fb_Latency" VALUE="0"/>
        <PARAMETER NAME="Load_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="CTR_CTL_3_O_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTR_CTL_3" PORT="O_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE" SIGIS="ce" SIGNAME="util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SCLR" SIGIS="rst" SIGNAME="CTR_CTL_3_SCLR_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTR_CTL_3" PORT="SCLR_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Q" RIGHT="0" SIGIS="data" SIGNAME="c_counter_binary_3_Q">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_data3" PORT="gpio_io_i"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ex_stop_or_0" HWVERSION="2.0" INSTANCE="ex_stop_or_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_util_vector_logic_4_2"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="EX_TRIG_CTL_0_WINDOW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="WINDOW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="DIG_TIMER_0_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_0" PORT="DATA_IND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="ex_stop_or_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_0" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ex_stop_or_1" HWVERSION="2.0" INSTANCE="ex_stop_or_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_ex_stop_or_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="DIG_TIMER_1_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_1" PORT="DATA_IND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="EX_TRIG_CTL_0_WINDOW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="WINDOW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="ex_stop_or_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_1" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ex_stop_or_2" HWVERSION="2.0" INSTANCE="ex_stop_or_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_ex_stop_or_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="EX_TRIG_CTL_0_WINDOW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="WINDOW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="DIG_TIMER_2_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_2" PORT="DATA_IND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="ex_stop_or_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_2" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ex_stop_or_3" HWVERSION="2.0" INSTANCE="ex_stop_or_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_ex_stop_or_2_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="DIG_TIMER_3_DATA_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DIG_TIMER_3" PORT="DATA_IND"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="EX_TRIG_CTL_0_WINDOW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="WINDOW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="ex_stop_or_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="util_vector_logic_3" PORT="Op1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ex_trig_or_0" HWVERSION="2.0" INSTANCE="ex_trig_or_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_util_vector_logic_4_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_util" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="EX_TRIG_CTL_0_CTL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="CTL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="ex_trig_or_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTR_CTL_0" PORT="RST"/>
            <CONNECTION INSTANCE="DIG_TIMER_0" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ex_trig_or_1" HWVERSION="2.0" INSTANCE="ex_trig_or_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_util_vector_logic_4_1"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_util1" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="EX_TRIG_CTL_0_CTL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="CTL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="ex_trig_or_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTR_CTL_1" PORT="RST"/>
            <CONNECTION INSTANCE="DIG_TIMER_1" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ex_trig_or_2" HWVERSION="2.0" INSTANCE="ex_trig_or_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_ex_trig_or_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util3_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_util3" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="EX_TRIG_CTL_0_CTL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="CTL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="ex_trig_or_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTR_CTL_3" PORT="RST"/>
            <CONNECTION INSTANCE="DIG_TIMER_3" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ex_trig_or_3" HWVERSION="2.0" INSTANCE="ex_trig_or_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="or"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_ex_trig_or_2_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_orgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="EX_TRIG_CTL_0_CTL">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EX_TRIG_CTL_0" PORT="CTL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="Op2" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_util2_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_util2" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="ex_trig_or_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CTR_CTL_2" PORT="RST"/>
            <CONNECTION INSTANCE="DIG_TIMER_2" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_0" HWVERSION="2.0" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="ex_stop_or_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_stop_or_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_0" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_1" HWVERSION="2.0" INSTANCE="util_vector_logic_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_util_vector_logic_1_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="ex_stop_or_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_stop_or_1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_1" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_2" HWVERSION="2.0" INSTANCE="util_vector_logic_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_util_vector_logic_2_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="ex_stop_or_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_stop_or_2" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_2_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_2" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/util_vector_logic_3" HWVERSION="2.0" INSTANCE="util_vector_logic_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="P_COUNTER_util_vector_logic_3_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="ex_stop_or_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ex_stop_or_3" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="util_vector_logic_3_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_counter_binary_3" PORT="CE"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
