Info Session started: Sat Nov 11 20:11:45 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1DOWN-VX-SEW8_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vp
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1DOWN-VX-SEW8_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1DOWN-VX-SEW8_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1DOWN-VX-SEW8_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:11:45 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1DOWN-VX-SEW8_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003f04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000e74 0x00000e74 R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001f04 0x00001f04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002e00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1DOWN-VX-SEW8_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a00 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a00
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002e00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a00 bytes 1 0x9d
Info (ICV_FN) Finishing coverage at 0x80000e40
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vp/VSLIDE1DOWN-VX-SEW8_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vp
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/21 :   4.76%
Info   Coverage points hit   : 98/1678 :   5.84%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
3d86569d
51429e51
91a8d59a
bd8f6c65
0f668f0f
e31ffa25
c7e3adfa
e54c8cad
6591a8d5
0fbd8f6c
64046625
3ae31ffa
1ec737ad
7c004c8c
0692dadf
2c63c847
c7e3ad3a
1ec78cad
dbe54c8c
0692dadf
2c63c847
fbba7ae7
195b62bf
f600a3d1
df7ca660
470692da
fbbaffc8
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
19fbba7a
cc00a3d1
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
f434b80f
3426005f
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
34dd1454
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
824dfff1
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
d8c83b3c
7fd1bc7d
6da968a9
8762f6cb
a55b0867
a23874f8
216075c1
ff951e86
5b0867cb
a55b08a5
a23874f8
216086c1
78f01e78
9b217ba8
b32a4c52
03d5081b
216075c1
78951e86
a84ff093
009b327b
03d5081b
17a2fb1a
0b56ed8c
484605f6
b32a3252
1bd52a1b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
8c17a2fb
ff0b56ed
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
8f9dae8f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
019b1a80
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
f6323d09
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
c893d666
dc9bc9d6
169d9be8
05259d32
52052525
9fa2167b
4b2f674b
01056567
32169dbc
52052525
7fa2167b
4b9fcbe5
92e92f67
8bff0565
4e1181e9
445da8cc
e92f67e5
92052f67
1597ad15
cc8b81e9
445da8cc
ea35fe19
527e81e3
79e910dd
e98bfcad
cc4e1181
ea3500a8
527e81e3
79e910dd
0be793b3
c47c5d71
24e0658c
e3ea35e3
34e97edd
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
710be793
24e0ff5d
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3472eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
4daaffa1
d7a568f0
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
4d691501
5df1bcd8
fb734b98
0b353308
d84c4512
94fde223
36dbee5e
00982bc3
0b453308
fd4c23d8
94fd5e23
98dbee5e
65e3c7c3
b64b71c7
86604880
700a8d4e
36dbee5e
0c982bc3
f665e3c7
ffb64b71
700a8d4e
63b91dcd
04b11e73
355e64a2
80b64b71
4e868d4e
63b9ffcd
04b11e73
355e64a2
95a74545
8b4ecba8
cd1b37e5
7363b91d
0004b11e
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 902
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.02 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.05 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:11:45 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:11:45 2023

