# Week-0: Environment Setup ⚙️

In **Week-0**, I set up the essential tools required for the **VSDIAT RISC-V Tapeout program**.  
This includes installing and testing **GTKWave**, **Icarus Verilog (iverilog)**, and **Yosys**.  

---

## ✅ Tools Installed

### 1. GTKWave  
Used for viewing waveform output after simulation.  
<p align="center">
  <img width="540" height="129" alt="gtkwave" src="https://github.com/user-attachments/assets/f5cb0e72-7f91-4a2b-affc-bd26a4fcf0d9" />
</p>

---

### 2. Icarus Verilog (iverilog)  
Verilog simulator used for compiling and simulating designs.  
<p align="center">
  <img width="604" height="449" alt="iverilog" src="https://github.com/user-attachments/assets/f1f47968-0cd0-435a-af66-2852faa75e5c" />
</p>

---

### 3. Yosys  
Open-source synthesis tool for Verilog designs.  
<p align="center">
  <img width="604" height="377" alt="yosys" src="https://github.com/user-attachments/assets/b0b74f74-ec60-458d-b106-3349e3729c90" />
</p>

---

📂 This folder documents the **environment setup process** before starting design and simulation work in later weeks.
