Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Reading design: ov5640_udp_pc.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ov5640_udp_pc.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ov5640_udp_pc"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : ov5640_udp_pc
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\prj\eth_udp_loop\ipcore_dir\pll.v" into library work
Parsing module <pll>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\prj\eth_udp_loop\ipcore_dir\blk_mem_gen_0.v" into library work
Parsing module <blk_mem_gen_0>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\sort3.v" into library work
Parsing module <sort3>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\line_shift_ram_8bit.v" into library work
Parsing module <line_shift_ram_8bit>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\udp\udp_tx.v" into library work
Parsing module <udp_tx>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\udp\udp_rx.v" into library work
Parsing module <udp_rx>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_matrix_generate_3x3_8bit.v" into library work
Parsing module <vip_matrix_generate_3x3_8bit>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\median_filter_3x3.v" into library work
Parsing module <median_filter_3x3>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\gmii_to_rgmii\gmii_to_rgmii\rgmii_tx.v" into library work
Parsing module <rgmii_tx>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\gmii_to_rgmii\gmii_to_rgmii\rgmii_rx.v" into library work
Parsing module <rgmii_rx>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\arp\crc32_d8.v" into library work
Parsing module <crc32_d8>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\arp\arp_tx.v" into library work
Parsing module <arp_tx>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\arp\arp_rx.v" into library work
Parsing module <arp_rx>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\prj\eth_udp_loop\ipcore_dir\fifo.v" into library work
Parsing module <fifo>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\prj\eth_udp_loop\ipcore_dir\cordic.v" into library work
Parsing module <cordic>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\udp\udp.v" into library work
Parsing module <udp>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel_edge_detector.v" into library work
Parsing module <vip_sobel_edge_detector>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\vip_gray_median_filter.v" into library work
Parsing module <vip_gray_median_filter>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\rgb2ycbcr.v" into library work
Parsing module <rgb2ycbcr>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\remote\seg_led.v" into library work
Parsing module <seg_led>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\remote\remote_rcv.v" into library work
Parsing module <remote_rcv>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\remote\led_ctrl.v" into library work
Parsing module <led_ctrl>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\gmii_to_rgmii\gmii_to_rgmii\gmii_to_rgmii.v" into library work
Parsing module <gmii_to_rgmii>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\eth_ctrl.v" into library work
Parsing module <eth_ctrl>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\binarization\binarization.v" into library work
Parsing module <binarization>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\arp\arp.v" into library work
Parsing module <arp>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\prj\eth_udp_loop\ipcore_dir\ram_16384x16.v" into library work
Parsing module <ram_16384x16>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\prj\eth_udp_loop\async_fifo_2048x8b.v" into library work
Parsing module <async_fifo_2048x8b>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\start_transfer_ctrl.v" into library work
Parsing module <start_transfer_ctrl>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel.v" into library work
Parsing module <vip_sobel>.
WARNING:HDLCompiler:751 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel.v" Line 47: Redeclaration of ansi port post_rgb is not allowed
WARNING:HDLCompiler:751 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel.v" Line 48: Redeclaration of ansi port post_frame_vsync is not allowed
WARNING:HDLCompiler:751 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel.v" Line 49: Redeclaration of ansi port post_frame_hsync is not allowed
WARNING:HDLCompiler:751 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel.v" Line 50: Redeclaration of ansi port post_frame_de is not allowed
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" into library work
Parsing module <rotame_dispose>.
WARNING:HDLCompiler:751 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 48: Redeclaration of ansi port frame_data_out is not allowed
WARNING:HDLCompiler:751 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 49: Redeclaration of ansi port frame_valid_out is not allowed
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\vip.v" into library work
Parsing module <vip>.
WARNING:HDLCompiler:751 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\vip.v" Line 48: Redeclaration of ansi port post_rgb is not allowed
WARNING:HDLCompiler:751 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\vip.v" Line 49: Redeclaration of ansi port post_frame_vsync is not allowed
WARNING:HDLCompiler:751 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\vip.v" Line 50: Redeclaration of ansi port post_frame_hsync is not allowed
WARNING:HDLCompiler:751 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\vip.v" Line 51: Redeclaration of ansi port post_frame_de is not allowed
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\remote\top_remote_rcv.v" into library work
Parsing module <top_remote_rcv>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640\i2c_ov5640_rgb565_cfg.v" into library work
Parsing module <i2c_ov5640_rgb565_cfg>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640\i2c_dri.v" into library work
Parsing module <i2c_dri>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\img_data_pkt.v" into library work
Parsing module <img_data_pkt>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\eth_top.v" into library work
Parsing module <eth_top>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\cmos_capture_data.v" into library work
Parsing module <cmos_capture_data>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\binarization\vip_bin.v" into library work
Parsing module <vip_bin>.
WARNING:HDLCompiler:751 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\binarization\vip_bin.v" Line 49: Redeclaration of ansi port post_rgb is not allowed
WARNING:HDLCompiler:751 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\binarization\vip_bin.v" Line 50: Redeclaration of ansi port post_frame_vsync is not allowed
WARNING:HDLCompiler:751 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\binarization\vip_bin.v" Line 51: Redeclaration of ansi port post_frame_hsync is not allowed
WARNING:HDLCompiler:751 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\binarization\vip_bin.v" Line 52: Redeclaration of ansi port post_frame_de is not allowed
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\prj\eth_udp_loop\clk_wiz_0.v" into library work
Parsing module <clk_wiz_0>.
Analyzing Verilog file "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" into library work
Parsing module <ov5640_udp_pc>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 212: Port xpos is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 232: Port xpos is not connected to this instance

Elaborating module <ov5640_udp_pc>.

Elaborating module <clk_wiz_0>.

Elaborating module <pll>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\prj\eth_udp_loop\ipcore_dir\pll.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <i2c_ov5640_rgb565_cfg>.
WARNING:HDLCompiler:189 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 135: Size mismatch in connection of port <cmos_h_pixel>. Formal port size is 13-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 136: Size mismatch in connection of port <cmos_v_pixel>. Formal port size is 13-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 137: Size mismatch in connection of port <total_h_pixel>. Formal port size is 13-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:189 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 138: Size mismatch in connection of port <total_v_pixel>. Formal port size is 13-bit while actual signal size is 12-bit.
WARNING:HDLCompiler:1127 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 142: Assignment to cam_init_done ignored, since the identifier is never used

Elaborating module <i2c_dri(SLAVE_ADDR=7'b0111100,CLK_FREQ=27'b010111110101111000010000000,I2C_FREQ=20'b0111101000010010000)>.

Elaborating module <cmos_capture_data>.

Elaborating module <vip>.

Elaborating module <rgb2ycbcr>.

Elaborating module <vip_gray_median_filter>.

Elaborating module <vip_matrix_generate_3x3_8bit>.

Elaborating module <line_shift_ram_8bit>.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\line_shift_ram_8bit.v" Line 29: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <blk_mem_gen_0>.
WARNING:HDLCompiler:1499 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\prj\eth_udp_loop\ipcore_dir\blk_mem_gen_0.v" Line 39: Empty module <blk_mem_gen_0> remains a black box.

Elaborating module <median_filter_3x3>.

Elaborating module <sort3>.
WARNING:HDLCompiler:1127 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 204: Assignment to post_frame_vsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 205: Assignment to post_frame_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 206: Assignment to post_frame_de ignored, since the identifier is never used

Elaborating module <vip_sobel>.

Elaborating module <vip_sobel_edge_detector(SOBEL_THRESHOLD=128)>.
WARNING:HDLCompiler:1127 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel_edge_detector.v" Line 74: Assignment to matrix_p22 ignored, since the identifier is never used

Elaborating module <cordic>.
WARNING:HDLCompiler:189 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel_edge_detector.v" Line 129: Size mismatch in connection of port <s_axis_cartesian_tdata>. Formal port size is 24-bit while actual signal size is 21-bit.
WARNING:HDLCompiler:189 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel_edge_detector.v" Line 131: Size mismatch in connection of port <m_axis_dout_tdata>. Formal port size is 16-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:1127 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 224: Assignment to post_frame_vsync_sobel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 225: Assignment to post_frame_hsync_sobel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 226: Assignment to post_frame_de_sobel ignored, since the identifier is never used

Elaborating module <vip_bin>.

Elaborating module <binarization>.
WARNING:HDLCompiler:1127 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 244: Assignment to post_frame_vsync_bin ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 245: Assignment to post_frame_hsync_bin ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 246: Assignment to post_frame_de_bin ignored, since the identifier is never used

Elaborating module <start_transfer_ctrl>.
WARNING:HDLCompiler:189 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 278: Size mismatch in connection of port <udp_rec_data>. Formal port size is 8-bit while actual signal size is 32-bit.

Elaborating module <top_remote_rcv>.

Elaborating module <seg_led>.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\remote\seg_led.v" Line 67: Result of 20-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\remote\top_remote_rcv.v" Line 45: Size mismatch in connection of port <data>. Formal port size is 20-bit while actual signal size is 8-bit.

Elaborating module <remote_rcv>.

Elaborating module <led_ctrl>.

Elaborating module <rotame_dispose>.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 99: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 113: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 172: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 183: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 204: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 206: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 209: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 218: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 227: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 230: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 235: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 241: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 264: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v" Line 276: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <ram_16384x16>.
WARNING:HDLCompiler:1499 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\prj\eth_udp_loop\ipcore_dir\ram_16384x16.v" Line 39: Empty module <ram_16384x16> remains a black box.
WARNING:HDLCompiler:189 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 300: Size mismatch in connection of port <t_width>. Formal port size is 10-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 301: Size mismatch in connection of port <t_high>. Formal port size is 10-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:1127 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 306: Assignment to frame_valid_out ignored, since the identifier is never used

Elaborating module <img_data_pkt>.

Elaborating module <async_fifo_2048x8b>.

Elaborating module <fifo>.
WARNING:HDLCompiler:1499 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\prj\eth_udp_loop\ipcore_dir\fifo.v" Line 39: Empty module <fifo> remains a black box.
WARNING:HDLCompiler:189 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 414: Size mismatch in connection of port <udp_tx_data>. Formal port size is 8-bit while actual signal size is 32-bit.

Elaborating module <eth_top(BOARD_MAC=48'b01000100100010001100110100010001010101,BOARD_IP=32'b11000000101010000000000100001010,DES_MAC=48'b111111111111111111111111111111111111111111111111,DES_IP=32'b11000000101010000000000101100110)>.

Elaborating module <gmii_to_rgmii>.

Elaborating module <rgmii_rx>.

Elaborating module <IDDR2(DDR_ALIGNMENT="C1",INIT_Q0=1'b0,INIT_Q1=1'b0,SRTYPE="ASYNC")>.

Elaborating module <rgmii_tx>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <arp(BOARD_MAC=48'b01000100100010001100110100010001010101,BOARD_IP=32'b11000000101010000000000100001010,DES_MAC=48'b111111111111111111111111111111111111111111111111,DES_IP=32'b11000000101010000000000101100110)>.

Elaborating module <arp_rx(BOARD_MAC=48'b01000100100010001100110100010001010101,BOARD_IP=32'b11000000101010000000000100001010)>.

Elaborating module <arp_tx(BOARD_MAC=48'b01000100100010001100110100010001010101,BOARD_IP=32'b11000000101010000000000100001010,DES_MAC=48'b111111111111111111111111111111111111111111111111,DES_IP=32'b11000000101010000000000101100110)>.

Elaborating module <crc32_d8>.

Elaborating module <udp(BOARD_MAC=48'b01000100100010001100110100010001010101,BOARD_IP=32'b11000000101010000000000100001010,DES_MAC=48'b111111111111111111111111111111111111111111111111,DES_IP=32'b11000000101010000000000101100110)>.

Elaborating module <udp_rx(BOARD_MAC=48'b01000100100010001100110100010001010101,BOARD_IP=32'b11000000101010000000000100001010)>.
WARNING:HDLCompiler:1127 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\udp\udp_rx.v" Line 136: Assignment to ip_head_byte_num ignored, since the identifier is never used

Elaborating module <udp_tx(BOARD_MAC=48'b01000100100010001100110100010001010101,BOARD_IP=32'b11000000101010000000000100001010,DES_MAC=48'b111111111111111111111111111111111111111111111111,DES_IP=32'b11000000101010000000000101100110)>.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\udp\udp_tx.v" Line 353: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\udp\udp_tx.v" Line 377: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <eth_ctrl>.
WARNING:HDLCompiler:189 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 440: Size mismatch in connection of port <tx_data>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 446: Size mismatch in connection of port <rec_data>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:552 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 212: Input port xpos[10] is not connected on this instance
WARNING:HDLCompiler:552 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" Line 232: Input port xpos[10] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ov5640_udp_pc>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v".
        BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
        BOARD_IP = 32'b11000000101010000000000100001010
        DES_MAC = 48'b111111111111111111111111111111111111111111111111
        DES_IP = 32'b11000000101010000000000101100110
        H_CMOS_DISP = 11'b01010000000
        V_CMOS_DISP = 11'b00111100000
        TOTAL_H_PIXEL = 12'b011101000000
        TOTAL_V_PIXEL = 12'b001111011000
        SLAVE_ADDR = 7'b0111100
        BIT_CTRL = 1'b1
        CLK_FREQ = 27'b010111110101111000010000000
        I2C_FREQ = 20'b00111101000010010000
WARNING:Xst:2898 - Port 'xpos', unconnected in block instance 'u_vip_sobel', is tied to GND.
WARNING:Xst:2898 - Port 'ypos', unconnected in block instance 'u_vip_sobel', is tied to GND.
WARNING:Xst:2898 - Port 'xpos', unconnected in block instance 'u_vip_bin', is tied to GND.
WARNING:Xst:2898 - Port 'ypos', unconnected in block instance 'u_vip_bin', is tied to GND.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" line 130: Output port <init_done> of the instance <u_i2c_cfg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" line 152: Output port <i2c_ack> of the instance <u_i2c_dri> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" line 188: Output port <post_frame_vsync> of the instance <u_vip> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" line 188: Output port <post_frame_hsync> of the instance <u_vip> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" line 188: Output port <post_frame_de> of the instance <u_vip> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" line 212: Output port <post_frame_vsync> of the instance <u_vip_sobel> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" line 212: Output port <post_frame_hsync> of the instance <u_vip_sobel> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" line 212: Output port <post_frame_de> of the instance <u_vip_sobel> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" line 232: Output port <post_frame_vsync> of the instance <u_vip_bin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" line 232: Output port <post_frame_hsync> of the instance <u_vip_bin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" line 232: Output port <post_frame_de> of the instance <u_vip_bin> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640_udp_pc.v" line 296: Output port <frame_valid_out> of the instance <u_rotame_dispose> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <img_data>.
    Found 1-bit register for signal <cnt>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <ov5640_udp_pc> synthesized.

Synthesizing Unit <clk_wiz_0>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\prj\eth_udp_loop\clk_wiz_0.v".
    Summary:
	no macro.
Unit <clk_wiz_0> synthesized.

Synthesizing Unit <pll>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\prj\eth_udp_loop\ipcore_dir\pll.v".
    Summary:
	no macro.
Unit <pll> synthesized.

Synthesizing Unit <i2c_ov5640_rgb565_cfg>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640\i2c_ov5640_rgb565_cfg.v".
WARNING:Xst:647 - Input <i2c_data_r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmos_h_pixel<12:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cmos_v_pixel<12:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <i2c_rh_wl>.
    Found 8-bit register for signal <init_reg_cnt>.
    Found 24-bit register for signal <i2c_data>.
    Found 15-bit register for signal <start_init_cnt>.
    Found 1-bit register for signal <i2c_exec>.
    Found 1-bit register for signal <init_done>.
    Found 15-bit adder for signal <start_init_cnt[14]_GND_7_o_add_1_OUT> created at line 58.
    Found 8-bit adder for signal <init_reg_cnt[7]_GND_7_o_add_4_OUT> created at line 67.
    Found 256x24-bit Read Only RAM for signal <init_reg_cnt[7]_GND_7_o_wide_mux_11_OUT>
    Found 15-bit comparator greater for signal <start_init_cnt[14]_PWR_7_o_LessThan_1_o> created at line 57
    Found 8-bit comparator greater for signal <init_reg_cnt[7]_PWR_7_o_LessThan_9_o> created at line 76
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <i2c_ov5640_rgb565_cfg> synthesized.

Synthesizing Unit <i2c_dri>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\ov5640\i2c_dri.v".
        SLAVE_ADDR = 7'b0111100
        CLK_FREQ = 27'b010111110101111000010000000
        I2C_FREQ = 20'b00111101000010010000
    Found 1-bit register for signal <scl>.
    Found 1-bit register for signal <sda_out>.
    Found 1-bit register for signal <sda_dir>.
    Found 10-bit register for signal <clk_cnt>.
    Found 7-bit register for signal <cnt>.
    Found 8-bit register for signal <i2c_data_r>.
    Found 8-bit register for signal <data_wr_t>.
    Found 16-bit register for signal <addr_t>.
    Found 8-bit register for signal <cur_state>.
    Found 1-bit register for signal <i2c_done>.
    Found 1-bit register for signal <i2c_ack>.
    Found 1-bit register for signal <st_done>.
    Found 1-bit register for signal <data_r<7>>.
    Found 1-bit register for signal <data_r<6>>.
    Found 1-bit register for signal <data_r<5>>.
    Found 1-bit register for signal <data_r<4>>.
    Found 1-bit register for signal <data_r<3>>.
    Found 1-bit register for signal <data_r<2>>.
    Found 1-bit register for signal <data_r<1>>.
    Found 1-bit register for signal <data_r<0>>.
    Found 1-bit register for signal <wr_flag>.
    Found 1-bit register for signal <dri_clk>.
    Found finite state machine <FSM_0> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 17                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | dri_clk (rising_edge)                          |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000001                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <clk_cnt[9]_GND_9_o_add_3_OUT> created at line 97.
    Found 7-bit adder for signal <cnt[6]_GND_9_o_add_28_OUT> created at line 197.
    Found 1-bit 12-to-1 multiplexer for signal <_n0317> created at line 258.
    Found 1-bit 12-to-1 multiplexer for signal <_n0349> created at line 304.
    Found 1-bit 12-to-1 multiplexer for signal <_n0381> created at line 350.
    Found 1-bit tristate buffer for signal <sda> created at line 82
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred  20 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_dri> synthesized.

Synthesizing Unit <cmos_capture_data>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\cmos_capture_data.v".
        WAIT_FRAME = 4'b1010
    Found 4-bit register for signal <cmos_ps_cnt>.
    Found 16-bit register for signal <cmos_data_t>.
    Found 8-bit register for signal <cam_data_d0>.
    Found 1-bit register for signal <cam_vsync_d1>.
    Found 1-bit register for signal <cam_href_d0>.
    Found 1-bit register for signal <cam_href_d1>.
    Found 1-bit register for signal <frame_val_flag>.
    Found 1-bit register for signal <byte_flag>.
    Found 1-bit register for signal <byte_flag_d0>.
    Found 1-bit register for signal <cam_vsync_d0>.
    Found 4-bit adder for signal <cmos_ps_cnt[3]_GND_12_o_add_2_OUT> created at line 94.
    Found 4-bit comparator greater for signal <cmos_ps_cnt[3]_PWR_10_o_LessThan_2_o> created at line 93
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <cmos_capture_data> synthesized.

Synthesizing Unit <vip>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\vip.v".
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\vip.v" line 64: Output port <img_cb> of the instance <u_rgb2ycbcr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\vip.v" line 64: Output port <img_cr> of the instance <u_rgb2ycbcr> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <vip> synthesized.

Synthesizing Unit <rgb2ycbcr>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\rgb2ycbcr.v".
    Found 14-bit register for signal <rgb_r_m1>.
    Found 15-bit register for signal <rgb_r_m2>.
    Found 15-bit register for signal <rgb_g_m1>.
    Found 15-bit register for signal <rgb_g_m2>.
    Found 15-bit register for signal <rgb_b_m1>.
    Found 15-bit register for signal <rgb_r_m0>.
    Found 13-bit register for signal <rgb_b_m0>.
    Found 13-bit register for signal <rgb_b_m2>.
    Found 16-bit register for signal <rgb_g_m0>.
    Found 16-bit register for signal <img_y0>.
    Found 16-bit register for signal <img_cb0>.
    Found 16-bit register for signal <img_cr0>.
    Found 8-bit register for signal <img_y1>.
    Found 8-bit register for signal <img_cb1>.
    Found 8-bit register for signal <img_cr1>.
    Found 3-bit register for signal <pre_frame_vsync_d>.
    Found 3-bit register for signal <pre_frame_hsync_d>.
    Found 3-bit register for signal <pre_frame_de_d>.
    Found 16-bit subtractor for signal <rgb_b_m1[15]_rgb_r_m1[15]_sub_25_OUT> created at line 135.
    Found 16-bit subtractor for signal <n0123> created at line 135.
    Found 16-bit subtractor for signal <rgb_r_m2[15]_rgb_g_m2[15]_sub_28_OUT> created at line 136.
    Found 16-bit subtractor for signal <n0125> created at line 136.
    Found 16-bit adder for signal <n0120> created at line 134.
    Found 16-bit adder for signal <rgb_r_m0[15]_rgb_b_m0[15]_add_23_OUT> created at line 134.
    Found 16-bit adder for signal <rgb_b_m1[15]_PWR_12_o_add_26_OUT> created at line 135.
    Found 16-bit adder for signal <rgb_r_m2[15]_PWR_12_o_add_29_OUT> created at line 136.
    Found 8x7-bit multiplier for signal <rgb888_r[7]_PWR_12_o_MuLt_6_OUT> created at line 114.
    Found 8x6-bit multiplier for signal <rgb888_r[7]_PWR_12_o_MuLt_7_OUT> created at line 115.
    Found 8x8-bit multiplier for signal <rgb888_g[7]_PWR_12_o_MuLt_8_OUT> created at line 117.
    Found 8x7-bit multiplier for signal <rgb888_g[7]_PWR_12_o_MuLt_9_OUT> created at line 118.
    Found 8x7-bit multiplier for signal <rgb888_g[7]_PWR_12_o_MuLt_10_OUT> created at line 119.
    Found 8x5-bit multiplier for signal <rgb888_b[7]_PWR_12_o_MuLt_11_OUT> created at line 120.
    Found 8x5-bit multiplier for signal <rgb888_b[7]_PWR_12_o_MuLt_12_OUT> created at line 122.
    WARNING:Xst:2404 -  FFs/Latches <rgb_r_m1<15:14>> (without init value) have a constant value of 0 in block <rgb2ycbcr>.
    WARNING:Xst:2404 -  FFs/Latches <rgb_r_m2<15:15>> (without init value) have a constant value of 0 in block <rgb2ycbcr>.
    WARNING:Xst:2404 -  FFs/Latches <rgb_g_m1<15:15>> (without init value) have a constant value of 0 in block <rgb2ycbcr>.
    WARNING:Xst:2404 -  FFs/Latches <rgb_g_m2<15:15>> (without init value) have a constant value of 0 in block <rgb2ycbcr>.
    WARNING:Xst:2404 -  FFs/Latches <rgb_b_m1<15:15>> (without init value) have a constant value of 0 in block <rgb2ycbcr>.
    WARNING:Xst:2404 -  FFs/Latches <rgb_r_m0<15:15>> (without init value) have a constant value of 0 in block <rgb2ycbcr>.
    WARNING:Xst:2404 -  FFs/Latches <rgb_b_m0<15:13>> (without init value) have a constant value of 0 in block <rgb2ycbcr>.
    WARNING:Xst:2404 -  FFs/Latches <rgb_b_m2<15:13>> (without init value) have a constant value of 0 in block <rgb2ycbcr>.
    Summary:
	inferred   7 Multiplier(s).
	inferred   8 Adder/Subtractor(s).
	inferred 212 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <rgb2ycbcr> synthesized.

Synthesizing Unit <vip_gray_median_filter>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\vip_gray_median_filter.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <vip_gray_median_filter> synthesized.

Synthesizing Unit <vip_matrix_generate_3x3_8bit>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_matrix_generate_3x3_8bit.v".
    Found 2-bit register for signal <per_frame_vsync_r>.
    Found 2-bit register for signal <per_frame_href_r>.
    Found 2-bit register for signal <per_frame_clken_r>.
    Found 8-bit register for signal <matrix_p13>.
    Found 8-bit register for signal <matrix_p12>.
    Found 8-bit register for signal <matrix_p11>.
    Found 8-bit register for signal <matrix_p23>.
    Found 8-bit register for signal <matrix_p22>.
    Found 8-bit register for signal <matrix_p21>.
    Found 8-bit register for signal <matrix_p33>.
    Found 8-bit register for signal <matrix_p32>.
    Found 8-bit register for signal <matrix_p31>.
    Found 8-bit register for signal <row3_data>.
    Summary:
	inferred  86 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <vip_matrix_generate_3x3_8bit> synthesized.

Synthesizing Unit <line_shift_ram_8bit>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\line_shift_ram_8bit.v".
    Found 3-bit register for signal <clken_dly>.
    Found 10-bit register for signal <ram_rd_addr_d0>.
    Found 10-bit register for signal <ram_rd_addr_d1>.
    Found 8-bit register for signal <shiftin_d0>.
    Found 8-bit register for signal <shiftin_d1>.
    Found 8-bit register for signal <shiftin_d2>.
    Found 8-bit register for signal <taps0x_d0>.
    Found 10-bit register for signal <ram_rd_addr>.
    Found 10-bit adder for signal <ram_rd_addr[9]_GND_21_o_add_1_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
Unit <line_shift_ram_8bit> synthesized.

Synthesizing Unit <median_filter_3x3>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\median_filter_3x3.v".
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\median_filter_3x3.v" line 98: Output port <max_data> of the instance <u_sort3_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\median_filter_3x3.v" line 98: Output port <mid_data> of the instance <u_sort3_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\median_filter_3x3.v" line 111: Output port <max_data> of the instance <u_sort3_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\median_filter_3x3.v" line 111: Output port <min_data> of the instance <u_sort3_5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\median_filter_3x3.v" line 124: Output port <mid_data> of the instance <u_sort3_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\median_filter_3x3.v" line 124: Output port <min_data> of the instance <u_sort3_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\median_filter_3x3.v" line 138: Output port <max_data> of the instance <u_sort3_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\median_filter_3x3.v" line 138: Output port <min_data> of the instance <u_sort3_7> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <median_frame_href_r>.
    Found 3-bit register for signal <median_frame_clken_r>.
    Found 3-bit register for signal <median_frame_vsync_r>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <median_filter_3x3> synthesized.

Synthesizing Unit <sort3>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\RGB\sort3.v".
    Found 8-bit register for signal <mid_data>.
    Found 8-bit register for signal <min_data>.
    Found 8-bit register for signal <max_data>.
    Found 8-bit comparator lessequal for signal <n0001> created at line 23
    Found 8-bit comparator lessequal for signal <n0003> created at line 23
    Found 8-bit comparator lessequal for signal <n0006> created at line 25
    Found 8-bit comparator lessequal for signal <n0008> created at line 25
    Found 8-bit comparator lessequal for signal <n0013> created at line 30
    Found 8-bit comparator lessequal for signal <n0018> created at line 32
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <sort3> synthesized.

Synthesizing Unit <vip_sobel>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel.v".
        SOBEL_THRESHOLD = 128
WARNING:Xst:647 - Input <xpos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ypos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel.v" line 65: Output port <img_cb> of the instance <u_rgb2ycbcr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel.v" line 65: Output port <img_cr> of the instance <u_rgb2ycbcr> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <vip_sobel> synthesized.

Synthesizing Unit <vip_sobel_edge_detector>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel_edge_detector.v".
        SOBEL_THRESHOLD = 128
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel_edge_detector.v" line 57: Output port <matrix_p22> of the instance <u_vip_matrix_generate_3x3_8bit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\sobel\vip_sobel_edge_detector.v" line 126: Output port <m_axis_dout_tvalid> of the instance <u_cordic> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <gy_temp2>.
    Found 10-bit register for signal <gy_data>.
    Found 10-bit register for signal <gx_temp1>.
    Found 10-bit register for signal <gx_temp2>.
    Found 10-bit register for signal <gx_data>.
    Found 10-bit register for signal <gy_temp1>.
    Found 21-bit register for signal <gxy_square>.
    Found 15-bit register for signal <per_frame_vsync_r>.
    Found 15-bit register for signal <per_frame_href_r>.
    Found 15-bit register for signal <per_frame_clken_r>.
    Found 1-bit register for signal <post_img_bit_r>.
    Found 10-bit subtractor for signal <gy_temp1[9]_gy_temp2[9]_sub_6_OUT> created at line 97.
    Found 10-bit subtractor for signal <gy_temp2[9]_gy_temp1[9]_sub_7_OUT> created at line 98.
    Found 10-bit subtractor for signal <gx_temp1[9]_gx_temp2[9]_sub_17_OUT> created at line 112.
    Found 10-bit subtractor for signal <gx_temp2[9]_gx_temp1[9]_sub_18_OUT> created at line 113.
    Found 10-bit adder for signal <n0113> created at line 95.
    Found 10-bit adder for signal <BUS_0001_GND_26_o_add_1_OUT> created at line 95.
    Found 10-bit adder for signal <n0119> created at line 96.
    Found 10-bit adder for signal <BUS_0003_GND_26_o_add_3_OUT> created at line 96.
    Found 10-bit adder for signal <n0125> created at line 110.
    Found 10-bit adder for signal <BUS_0005_GND_26_o_add_12_OUT> created at line 110.
    Found 10-bit adder for signal <n0131> created at line 111.
    Found 10-bit adder for signal <BUS_0007_GND_26_o_add_14_OUT> created at line 111.
    Found 21-bit adder for signal <n0097> created at line 122.
    Found 10x10-bit multiplier for signal <gx_data[9]_gx_data[9]_MuLt_22_OUT> created at line 122.
    Found 10x10-bit multiplier for signal <gy_data[9]_gy_data[9]_MuLt_23_OUT> created at line 122.
    Found 10-bit comparator lessequal for signal <n0009> created at line 97
    Found 10-bit comparator lessequal for signal <n0021> created at line 112
    Found 11-bit comparator lessequal for signal <n0033> created at line 140
    Summary:
	inferred   2 Multiplier(s).
	inferred  11 Adder/Subtractor(s).
	inferred 127 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <vip_sobel_edge_detector> synthesized.

Synthesizing Unit <vip_bin>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\binarization\vip_bin.v".
WARNING:Xst:647 - Input <xpos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ypos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\binarization\vip_bin.v" line 68: Output port <img_cb> of the instance <u_rgb2ycbcr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\binarization\vip_bin.v" line 68: Output port <img_cr> of the instance <u_rgb2ycbcr> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <vip_bin> synthesized.

Synthesizing Unit <binarization>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\binarization\binarization.v".
    Found 1-bit register for signal <ycbcr_vsync_d>.
    Found 1-bit register for signal <ycbcr_hsync_d>.
    Found 1-bit register for signal <ycbcr_de_d>.
    Found 1-bit register for signal <monoc>.
    Found 8-bit comparator greater for signal <GND_30_o_luminance[7]_LessThan_1_o> created at line 59
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <binarization> synthesized.

Synthesizing Unit <start_transfer_ctrl>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\start_transfer_ctrl.v".
        START = "1"
        STOP = "0"
WARNING:Xst:647 - Input <udp_rec_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <transfer_flag>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <start_transfer_ctrl> synthesized.

Synthesizing Unit <top_remote_rcv>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\remote\top_remote_rcv.v".
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\remote\top_remote_rcv.v" line 52: Output port <data_en> of the instance <u_remote_rcv> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top_remote_rcv> synthesized.

Synthesizing Unit <seg_led>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\remote\seg_led.v".
    Found 24-bit register for signal <num>.
    Found 13-bit register for signal <cnt0>.
    Found 3-bit register for signal <cnt_sel>.
    Found 4-bit register for signal <num_disp>.
    Found 4-bit register for signal <clk_cnt>.
    Found 8-bit register for signal <seg_led>.
    Found 6-bit register for signal <seg_sel>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <dri_clk>.
    Found 4-bit adder for signal <clk_cnt[3]_GND_33_o_add_11_OUT> created at line 80.
    Found 13-bit adder for signal <cnt0[12]_GND_33_o_add_22_OUT> created at line 158.
    Found 3-bit adder for signal <cnt_sel[2]_GND_33_o_add_27_OUT> created at line 173.
    Found 8x6-bit Read Only RAM for signal <PWR_28_o_cnt_sel[2]_mux_34_OUT>
    Found 16x8-bit Read Only RAM for signal <num_disp[3]_dot_disp_wide_mux_38_OUT>
    Found 4-bit 7-to-1 multiplexer for signal <GND_33_o_cnt_sel[2]_mux_35_OUT> created at line 190.
    Found 13-bit comparator greater for signal <cnt0[12]_PWR_28_o_LessThan_22_o> created at line 157
    Found 3-bit comparator greater for signal <cnt_sel[2]_PWR_28_o_LessThan_27_o> created at line 172
    WARNING:Xst:2404 -  FFs/Latches <dot_disp<0:0>> (without init value) have a constant value of 1 in block <seg_led>.
    Summary:
	inferred   2 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <seg_led> synthesized.

Synthesizing Unit <mod_20u_4u>.
    Related source file is "".
    Found 24-bit adder for signal <n1033> created at line 0.
    Found 24-bit adder for signal <GND_34_o_b[3]_add_1_OUT> created at line 0.
    Found 23-bit adder for signal <n1037> created at line 0.
    Found 23-bit adder for signal <GND_34_o_b[3]_add_3_OUT> created at line 0.
    Found 22-bit adder for signal <n1041> created at line 0.
    Found 22-bit adder for signal <GND_34_o_b[3]_add_5_OUT> created at line 0.
    Found 21-bit adder for signal <n1045> created at line 0.
    Found 21-bit adder for signal <GND_34_o_b[3]_add_7_OUT> created at line 0.
    Found 20-bit adder for signal <n1049> created at line 0.
    Found 20-bit adder for signal <a[19]_b[3]_add_9_OUT> created at line 0.
    Found 20-bit adder for signal <n1053> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_11_OUT> created at line 0.
    Found 20-bit adder for signal <n1057> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_13_OUT> created at line 0.
    Found 20-bit adder for signal <n1061> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_15_OUT> created at line 0.
    Found 20-bit adder for signal <n1065> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_17_OUT> created at line 0.
    Found 20-bit adder for signal <n1069> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_19_OUT> created at line 0.
    Found 20-bit adder for signal <n1073> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_21_OUT> created at line 0.
    Found 20-bit adder for signal <n1077> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1081> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_25_OUT> created at line 0.
    Found 20-bit adder for signal <n1085> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_27_OUT> created at line 0.
    Found 20-bit adder for signal <n1089> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_29_OUT> created at line 0.
    Found 20-bit adder for signal <n1093> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_31_OUT> created at line 0.
    Found 20-bit adder for signal <n1097> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_33_OUT> created at line 0.
    Found 20-bit adder for signal <n1101> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_35_OUT> created at line 0.
    Found 20-bit adder for signal <n1105> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_37_OUT> created at line 0.
    Found 20-bit adder for signal <n1109> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_39_OUT> created at line 0.
    Found 20-bit adder for signal <n1113> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_34_o_add_41_OUT> created at line 0.
    Found 24-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0021> created at line 0
    Summary:
	inferred  42 Adder/Subtractor(s).
	inferred  21 Comparator(s).
	inferred 401 Multiplexer(s).
Unit <mod_20u_4u> synthesized.

Synthesizing Unit <div_20u_4u>.
    Related source file is "".
    Found 24-bit adder for signal <GND_35_o_b[3]_add_1_OUT> created at line 0.
    Found 23-bit adder for signal <GND_35_o_b[3]_add_3_OUT> created at line 0.
    Found 22-bit adder for signal <GND_35_o_b[3]_add_5_OUT> created at line 0.
    Found 21-bit adder for signal <GND_35_o_b[3]_add_7_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_b[3]_add_9_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_11_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_13_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_15_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_17_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_19_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_21_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_25_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_27_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_29_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_31_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_33_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_35_OUT[19:0]> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_37_OUT[19:0]> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_35_o_add_39_OUT[19:0]> created at line 0.
    Found 24-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0021> created at line 0
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  21 Comparator(s).
	inferred 343 Multiplexer(s).
Unit <div_20u_4u> synthesized.

Synthesizing Unit <div_20u_7u>.
    Related source file is "".
    Found 27-bit adder for signal <GND_36_o_b[6]_add_1_OUT> created at line 0.
    Found 26-bit adder for signal <GND_36_o_b[6]_add_3_OUT> created at line 0.
    Found 25-bit adder for signal <GND_36_o_b[6]_add_5_OUT> created at line 0.
    Found 24-bit adder for signal <GND_36_o_b[6]_add_7_OUT> created at line 0.
    Found 23-bit adder for signal <GND_36_o_b[6]_add_9_OUT> created at line 0.
    Found 22-bit adder for signal <GND_36_o_b[6]_add_11_OUT> created at line 0.
    Found 21-bit adder for signal <GND_36_o_b[6]_add_13_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_b[6]_add_15_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_36_o_add_17_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_36_o_add_19_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_36_o_add_21_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_36_o_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_36_o_add_25_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_36_o_add_27_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_36_o_add_29_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_36_o_add_31_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_36_o_add_33_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_36_o_add_35_OUT[19:0]> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_36_o_add_37_OUT[19:0]> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_36_o_add_39_OUT[19:0]> created at line 0.
    Found 27-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0021> created at line 0
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  21 Comparator(s).
	inferred 343 Multiplexer(s).
Unit <div_20u_7u> synthesized.

Synthesizing Unit <div_20u_10u>.
    Related source file is "".
    Found 30-bit adder for signal <GND_37_o_b[9]_add_1_OUT> created at line 0.
    Found 29-bit adder for signal <GND_37_o_b[9]_add_3_OUT> created at line 0.
    Found 28-bit adder for signal <GND_37_o_b[9]_add_5_OUT> created at line 0.
    Found 27-bit adder for signal <GND_37_o_b[9]_add_7_OUT> created at line 0.
    Found 26-bit adder for signal <GND_37_o_b[9]_add_9_OUT> created at line 0.
    Found 25-bit adder for signal <GND_37_o_b[9]_add_11_OUT> created at line 0.
    Found 24-bit adder for signal <GND_37_o_b[9]_add_13_OUT> created at line 0.
    Found 23-bit adder for signal <GND_37_o_b[9]_add_15_OUT> created at line 0.
    Found 22-bit adder for signal <GND_37_o_b[9]_add_17_OUT> created at line 0.
    Found 21-bit adder for signal <GND_37_o_b[9]_add_19_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_b[9]_add_21_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_37_o_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_37_o_add_25_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_37_o_add_27_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_37_o_add_29_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_37_o_add_31_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_37_o_add_33_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_37_o_add_35_OUT[19:0]> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_37_o_add_37_OUT[19:0]> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_37_o_add_39_OUT[19:0]> created at line 0.
    Found 30-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0021> created at line 0
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  21 Comparator(s).
	inferred 343 Multiplexer(s).
Unit <div_20u_10u> synthesized.

Synthesizing Unit <div_20u_14u>.
    Related source file is "".
    Found 34-bit adder for signal <GND_38_o_b[13]_add_1_OUT> created at line 0.
    Found 33-bit adder for signal <GND_38_o_b[13]_add_3_OUT> created at line 0.
    Found 32-bit adder for signal <GND_38_o_b[13]_add_5_OUT> created at line 0.
    Found 31-bit adder for signal <GND_38_o_b[13]_add_7_OUT> created at line 0.
    Found 30-bit adder for signal <GND_38_o_b[13]_add_9_OUT> created at line 0.
    Found 29-bit adder for signal <GND_38_o_b[13]_add_11_OUT> created at line 0.
    Found 28-bit adder for signal <GND_38_o_b[13]_add_13_OUT> created at line 0.
    Found 27-bit adder for signal <GND_38_o_b[13]_add_15_OUT> created at line 0.
    Found 26-bit adder for signal <GND_38_o_b[13]_add_17_OUT> created at line 0.
    Found 25-bit adder for signal <GND_38_o_b[13]_add_19_OUT> created at line 0.
    Found 24-bit adder for signal <GND_38_o_b[13]_add_21_OUT> created at line 0.
    Found 23-bit adder for signal <GND_38_o_b[13]_add_23_OUT> created at line 0.
    Found 22-bit adder for signal <GND_38_o_b[13]_add_25_OUT> created at line 0.
    Found 21-bit adder for signal <GND_38_o_b[13]_add_27_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_b[13]_add_29_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_38_o_add_31_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_38_o_add_33_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_38_o_add_35_OUT[19:0]> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_38_o_add_37_OUT[19:0]> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_38_o_add_39_OUT[19:0]> created at line 0.
    Found 34-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0021> created at line 0
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  21 Comparator(s).
	inferred 343 Multiplexer(s).
Unit <div_20u_14u> synthesized.

Synthesizing Unit <div_20u_17u>.
    Related source file is "".
    Found 37-bit adder for signal <GND_39_o_b[16]_add_1_OUT> created at line 0.
    Found 36-bit adder for signal <GND_39_o_b[16]_add_3_OUT> created at line 0.
    Found 35-bit adder for signal <GND_39_o_b[16]_add_5_OUT> created at line 0.
    Found 34-bit adder for signal <GND_39_o_b[16]_add_7_OUT> created at line 0.
    Found 33-bit adder for signal <GND_39_o_b[16]_add_9_OUT> created at line 0.
    Found 32-bit adder for signal <GND_39_o_b[16]_add_11_OUT> created at line 0.
    Found 31-bit adder for signal <GND_39_o_b[16]_add_13_OUT> created at line 0.
    Found 30-bit adder for signal <GND_39_o_b[16]_add_15_OUT> created at line 0.
    Found 29-bit adder for signal <GND_39_o_b[16]_add_17_OUT> created at line 0.
    Found 28-bit adder for signal <GND_39_o_b[16]_add_19_OUT> created at line 0.
    Found 27-bit adder for signal <GND_39_o_b[16]_add_21_OUT> created at line 0.
    Found 26-bit adder for signal <GND_39_o_b[16]_add_23_OUT> created at line 0.
    Found 25-bit adder for signal <GND_39_o_b[16]_add_25_OUT> created at line 0.
    Found 24-bit adder for signal <GND_39_o_b[16]_add_27_OUT> created at line 0.
    Found 23-bit adder for signal <GND_39_o_b[16]_add_29_OUT> created at line 0.
    Found 22-bit adder for signal <GND_39_o_b[16]_add_31_OUT> created at line 0.
    Found 21-bit adder for signal <GND_39_o_b[16]_add_33_OUT> created at line 0.
    Found 20-bit adder for signal <a[19]_b[16]_add_35_OUT[19:0]> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_39_o_add_37_OUT[19:0]> created at line 0.
    Found 20-bit adder for signal <a[19]_GND_39_o_add_39_OUT[19:0]> created at line 0.
    Found 37-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0021> created at line 0
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  21 Comparator(s).
	inferred 343 Multiplexer(s).
Unit <div_20u_17u> synthesized.

Synthesizing Unit <remote_rcv>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\remote\remote_rcv.v".
        st_idle = 5'b00001
        st_start_low_9ms = 5'b00010
        st_start_judge = 5'b00100
        st_rec_data = 5'b01000
        st_repeat_code = 5'b10000
    Found 8-bit register for signal <time_cnt>.
    Found 8-bit register for signal <data>.
    Found 6-bit register for signal <data_cnt>.
    Found 16-bit register for signal <data_temp>.
    Found 12-bit register for signal <div_cnt>.
    Found 5-bit register for signal <cur_state>.
    Found 1-bit register for signal <div_clk>.
    Found 1-bit register for signal <remote_in_d0>.
    Found 1-bit register for signal <remote_in_d1>.
    Found 1-bit register for signal <time_cnt_clr>.
    Found 1-bit register for signal <time_done>.
    Found 1-bit register for signal <error_en>.
    Found 1-bit register for signal <judge_flag>.
    Found 1-bit register for signal <data_en>.
    Found 1-bit register for signal <repeat_en>.
    Found finite state machine <FSM_1> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | div_clk (rising_edge)                          |
    | Reset              | sys_rst_n (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <div_cnt[11]_GND_41_o_add_1_OUT> created at line 77.
    Found 8-bit adder for signal <time_cnt[7]_GND_41_o_add_4_OUT> created at line 87.
    Found 6-bit adder for signal <data_cnt[5]_GND_41_o_add_40_OUT> created at line 218.
    Found 8-bit comparator lessequal for signal <n0030> created at line 182
    Found 8-bit comparator lessequal for signal <n0032> created at line 182
    Found 8-bit comparator lessequal for signal <n0038> created at line 192
    Found 8-bit comparator lessequal for signal <n0040> created at line 192
    Found 8-bit comparator lessequal for signal <n0043> created at line 197
    Found 8-bit comparator lessequal for signal <n0045> created at line 197
    Found 8-bit comparator not equal for signal <data_temp[7]_data_temp[15]_equal_36_o> created at line 212
    Found 6-bit comparator lessequal for signal <n0064> created at line 220
    Found 6-bit comparator lessequal for signal <n0066> created at line 220
    Found 8-bit comparator lessequal for signal <n0069> created at line 221
    Found 8-bit comparator lessequal for signal <n0071> created at line 221
    Found 8-bit comparator lessequal for signal <n0074> created at line 224
    Found 8-bit comparator lessequal for signal <n0076> created at line 224
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <remote_rcv> synthesized.

Synthesizing Unit <led_ctrl>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\remote\led_ctrl.v".
    Found 23-bit register for signal <led_cnt>.
    Found 1-bit register for signal <repeat_en_d1>.
    Found 1-bit register for signal <led>.
    Found 1-bit register for signal <repeat_en_d0>.
    Found 23-bit subtractor for signal <led_cnt[22]_GND_43_o_sub_2_OUT> created at line 66.
    Found 23-bit comparator lessequal for signal <led_cnt[22]_GND_43_o_LessThan_3_o> created at line 67
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <led_ctrl> synthesized.

Synthesizing Unit <rotame_dispose>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\rotate\rotame_dispose.v".
WARNING:Xst:647 - Input <t_high> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <change_en_d0>.
    Found 16-bit register for signal <frame_data_out>.
    Found 1-bit register for signal <cmos_frame_href_d0>.
    Found 1-bit register for signal <cmos_frame_vsync_d1>.
    Found 1-bit register for signal <cmos_frame_href_d1>.
    Found 1-bit register for signal <rd_en_d0>.
    Found 1-bit register for signal <waddr<13>>.
    Found 1-bit register for signal <waddr<12>>.
    Found 1-bit register for signal <waddr<11>>.
    Found 1-bit register for signal <waddr<10>>.
    Found 1-bit register for signal <waddr<9>>.
    Found 1-bit register for signal <waddr<8>>.
    Found 1-bit register for signal <waddr<7>>.
    Found 1-bit register for signal <waddr<6>>.
    Found 1-bit register for signal <waddr<5>>.
    Found 1-bit register for signal <waddr<4>>.
    Found 1-bit register for signal <waddr<3>>.
    Found 1-bit register for signal <waddr<2>>.
    Found 1-bit register for signal <waddr<1>>.
    Found 1-bit register for signal <waddr<0>>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <raddr<13>>.
    Found 1-bit register for signal <raddr<12>>.
    Found 1-bit register for signal <raddr<11>>.
    Found 1-bit register for signal <raddr<10>>.
    Found 1-bit register for signal <raddr<9>>.
    Found 1-bit register for signal <raddr<8>>.
    Found 1-bit register for signal <raddr<7>>.
    Found 1-bit register for signal <raddr<6>>.
    Found 1-bit register for signal <raddr<5>>.
    Found 1-bit register for signal <raddr<4>>.
    Found 1-bit register for signal <raddr<3>>.
    Found 1-bit register for signal <raddr<2>>.
    Found 1-bit register for signal <raddr<1>>.
    Found 1-bit register for signal <raddr<0>>.
    Found 1-bit register for signal <frame_valid_out>.
    Found 1-bit register for signal <cmos_frame_vsync_d0>.
    Found 10-bit adder for signal <waddr[9]_GND_44_o_add_1_OUT> created at line 99.
    Found 3-bit adder for signal <waddr[12]_GND_44_o_add_3_OUT> created at line 113.
    Found 10-bit adder for signal <raddr[9]_GND_44_o_add_21_OUT> created at line 172.
    Found 4-bit adder for signal <raddr[13]_GND_44_o_add_28_OUT> created at line 218.
    Found 3-bit adder for signal <raddr[12]_GND_44_o_add_33_OUT> created at line 241.
    Found 3-bit subtractor for signal <GND_44_o_GND_44_o_sub_23_OUT<2:0>> created at line 183.
    Found 10-bit subtractor for signal <GND_44_o_GND_44_o_sub_26_OUT<9:0>> created at line 206.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred 158 Multiplexer(s).
Unit <rotame_dispose> synthesized.

Synthesizing Unit <img_data_pkt>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\img_data_pkt.v".
        CMOS_H_PIXEL = 16'b0000001010000000
        CMOS_V_PIXEL = 16'b0000000111100000
        IMG_FRAME_HEAD = 32'b11110000010110101010010100001111
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\img_data_pkt.v" line 238: Output port <full> of the instance <async_fifo_2048x8b_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\img_data_pkt.v" line 238: Output port <empty> of the instance <async_fifo_2048x8b_inst> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <head_cnt>.
    Found 8-bit register for signal <img_data_d0>.
    Found 8-bit register for signal <wr_fifo_data>.
    Found 16-bit register for signal <udp_tx_byte_num>.
    Found 1-bit register for signal <img_vsync_d1>.
    Found 1-bit register for signal <img_vsync_d2>.
    Found 1-bit register for signal <head_flag>.
    Found 1-bit register for signal <img_data_en_d0>.
    Found 1-bit register for signal <wr_fifo_en>.
    Found 1-bit register for signal <img_vsync_txc_d0>.
    Found 1-bit register for signal <img_vsync_txc_d1>.
    Found 1-bit register for signal <img_vsync_txc_d2>.
    Found 1-bit register for signal <udp_tx_start_en>.
    Found 1-bit register for signal <tx_busy_flag>.
    Found 1-bit register for signal <img_vsync_d0>.
    Found 4-bit adder for signal <head_cnt[3]_GND_46_o_add_1_OUT> created at line 119.
    Found 8x8-bit Read Only RAM for signal <_n0092>
    Found 16-bit comparator lessequal for signal <n0049> created at line 228
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <img_data_pkt> synthesized.

Synthesizing Unit <async_fifo_2048x8b>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\prj\eth_udp_loop\async_fifo_2048x8b.v".
    Summary:
	no macro.
Unit <async_fifo_2048x8b> synthesized.

Synthesizing Unit <eth_top>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\eth_top.v".
        BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
        BOARD_IP = 32'b11000000101010000000000100001010
        DES_MAC = 48'b111111111111111111111111111111111111111111111111
        DES_IP = 32'b11000000101010000000000101100110
        IDELAY_VALUE = 0
    Summary:
	no macro.
Unit <eth_top> synthesized.

Synthesizing Unit <gmii_to_rgmii>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\gmii_to_rgmii\gmii_to_rgmii\gmii_to_rgmii.v".
    Summary:
	no macro.
Unit <gmii_to_rgmii> synthesized.

Synthesizing Unit <rgmii_rx>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\gmii_to_rgmii\gmii_to_rgmii\rgmii_rx.v".
    Found 8-bit register for signal <gmii_rxd>.
    Found 1-bit register for signal <gmii_rx_dv>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <rgmii_rx> synthesized.

Synthesizing Unit <rgmii_tx>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\gmii_to_rgmii\gmii_to_rgmii\rgmii_tx.v".
    Summary:
	no macro.
Unit <rgmii_tx> synthesized.

Synthesizing Unit <arp>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\arp\arp.v".
        BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
        BOARD_IP = 32'b11000000101010000000000100001010
        DES_MAC = 48'b111111111111111111111111111111111111111111111111
        DES_IP = 32'b11000000101010000000000101100110
    Summary:
	no macro.
Unit <arp> synthesized.

Synthesizing Unit <arp_rx>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\arp\arp_rx.v".
        BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
        BOARD_IP = 32'b11000000101010000000000100001010
    Found 5-bit register for signal <cnt>.
    Found 48-bit register for signal <des_mac_t>.
    Found 48-bit register for signal <src_mac_t>.
    Found 48-bit register for signal <src_mac>.
    Found 32-bit register for signal <des_ip_t>.
    Found 32-bit register for signal <src_ip_t>.
    Found 32-bit register for signal <src_ip>.
    Found 16-bit register for signal <eth_type>.
    Found 16-bit register for signal <op_data>.
    Found 5-bit register for signal <cur_state>.
    Found 1-bit register for signal <skip_en>.
    Found 1-bit register for signal <error_en>.
    Found 1-bit register for signal <arp_rx_done>.
    Found 1-bit register for signal <arp_rx_type>.
    Found finite state machine <FSM_2> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <cnt[4]_GND_80_o_add_26_OUT> created at line 148.
    Found 5-bit comparator greater for signal <cnt[4]_GND_80_o_LessThan_28_o> created at line 149
    Found 5-bit comparator lessequal for signal <n0079> created at line 194
    Found 5-bit comparator greater for signal <cnt[4]_GND_80_o_LessThan_51_o> created at line 194
    Found 5-bit comparator greater for signal <cnt[4]_PWR_52_o_LessThan_53_o> created at line 196
    Found 5-bit comparator lessequal for signal <n0087> created at line 198
    Found 5-bit comparator greater for signal <cnt[4]_PWR_52_o_LessThan_55_o> created at line 198
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 281 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  80 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <arp_rx> synthesized.

Synthesizing Unit <arp_tx>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\arp\arp_tx.v".
        BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
        BOARD_IP = 32'b11000000101010000000000100001010
        DES_MAC = 48'b111111111111111111111111111111111111111111111111
        DES_IP = 32'b11000000101010000000000101100110
WARNING:Xst:647 - Input <crc_data<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <crc_clr> equivalent to <tx_done> has been removed
    Found 1-bit register for signal <eth_head<5><7>>.
    Found 1-bit register for signal <eth_head<5><6>>.
    Found 1-bit register for signal <eth_head<5><5>>.
    Found 1-bit register for signal <eth_head<5><4>>.
    Found 1-bit register for signal <eth_head<5><3>>.
    Found 1-bit register for signal <eth_head<5><2>>.
    Found 1-bit register for signal <eth_head<5><1>>.
    Found 1-bit register for signal <eth_head<5><0>>.
    Found 1-bit register for signal <eth_head<4><7>>.
    Found 1-bit register for signal <eth_head<4><6>>.
    Found 1-bit register for signal <eth_head<4><5>>.
    Found 1-bit register for signal <eth_head<4><4>>.
    Found 1-bit register for signal <eth_head<4><3>>.
    Found 1-bit register for signal <eth_head<4><2>>.
    Found 1-bit register for signal <eth_head<4><1>>.
    Found 1-bit register for signal <eth_head<4><0>>.
    Found 1-bit register for signal <eth_head<3><7>>.
    Found 1-bit register for signal <eth_head<3><6>>.
    Found 1-bit register for signal <eth_head<3><5>>.
    Found 1-bit register for signal <eth_head<3><4>>.
    Found 1-bit register for signal <eth_head<3><3>>.
    Found 1-bit register for signal <eth_head<3><2>>.
    Found 1-bit register for signal <eth_head<3><1>>.
    Found 1-bit register for signal <eth_head<3><0>>.
    Found 1-bit register for signal <eth_head<2><7>>.
    Found 1-bit register for signal <eth_head<2><6>>.
    Found 1-bit register for signal <eth_head<2><5>>.
    Found 1-bit register for signal <eth_head<2><4>>.
    Found 1-bit register for signal <eth_head<2><3>>.
    Found 1-bit register for signal <eth_head<2><2>>.
    Found 1-bit register for signal <eth_head<2><1>>.
    Found 1-bit register for signal <eth_head<2><0>>.
    Found 1-bit register for signal <eth_head<1><7>>.
    Found 1-bit register for signal <eth_head<1><6>>.
    Found 1-bit register for signal <eth_head<1><5>>.
    Found 1-bit register for signal <eth_head<1><4>>.
    Found 1-bit register for signal <eth_head<1><3>>.
    Found 1-bit register for signal <eth_head<1><2>>.
    Found 1-bit register for signal <eth_head<1><1>>.
    Found 1-bit register for signal <eth_head<1><0>>.
    Found 1-bit register for signal <eth_head<0><7>>.
    Found 1-bit register for signal <eth_head<0><6>>.
    Found 1-bit register for signal <eth_head<0><5>>.
    Found 1-bit register for signal <eth_head<0><4>>.
    Found 1-bit register for signal <eth_head<0><3>>.
    Found 1-bit register for signal <eth_head<0><2>>.
    Found 1-bit register for signal <eth_head<0><1>>.
    Found 1-bit register for signal <eth_head<0><0>>.
    Found 1-bit register for signal <arp_data<27><6>>.
    Found 1-bit register for signal <arp_data<27><5>>.
    Found 1-bit register for signal <arp_data<27><2>>.
    Found 1-bit register for signal <arp_data<27><1>>.
    Found 1-bit register for signal <arp_data<26><0>>.
    Found 1-bit register for signal <arp_data<25><7>>.
    Found 1-bit register for signal <arp_data<25><5>>.
    Found 1-bit register for signal <arp_data<25><3>>.
    Found 1-bit register for signal <arp_data<24><7>>.
    Found 1-bit register for signal <arp_data<24><6>>.
    Found 1-bit register for signal <arp_data<23><7>>.
    Found 1-bit register for signal <arp_data<23><6>>.
    Found 1-bit register for signal <arp_data<23><5>>.
    Found 1-bit register for signal <arp_data<23><4>>.
    Found 1-bit register for signal <arp_data<23><3>>.
    Found 1-bit register for signal <arp_data<23><2>>.
    Found 1-bit register for signal <arp_data<23><1>>.
    Found 1-bit register for signal <arp_data<23><0>>.
    Found 1-bit register for signal <arp_data<22><7>>.
    Found 1-bit register for signal <arp_data<22><6>>.
    Found 1-bit register for signal <arp_data<22><5>>.
    Found 1-bit register for signal <arp_data<22><4>>.
    Found 1-bit register for signal <arp_data<22><3>>.
    Found 1-bit register for signal <arp_data<22><2>>.
    Found 1-bit register for signal <arp_data<22><1>>.
    Found 1-bit register for signal <arp_data<22><0>>.
    Found 1-bit register for signal <arp_data<21><7>>.
    Found 1-bit register for signal <arp_data<21><6>>.
    Found 1-bit register for signal <arp_data<21><5>>.
    Found 1-bit register for signal <arp_data<21><4>>.
    Found 1-bit register for signal <arp_data<21><3>>.
    Found 1-bit register for signal <arp_data<21><2>>.
    Found 1-bit register for signal <arp_data<21><1>>.
    Found 1-bit register for signal <arp_data<21><0>>.
    Found 1-bit register for signal <arp_data<20><7>>.
    Found 1-bit register for signal <arp_data<20><6>>.
    Found 1-bit register for signal <arp_data<20><5>>.
    Found 1-bit register for signal <arp_data<20><4>>.
    Found 1-bit register for signal <arp_data<20><3>>.
    Found 1-bit register for signal <arp_data<20><2>>.
    Found 1-bit register for signal <arp_data<20><1>>.
    Found 1-bit register for signal <arp_data<20><0>>.
    Found 1-bit register for signal <arp_data<19><7>>.
    Found 1-bit register for signal <arp_data<19><6>>.
    Found 1-bit register for signal <arp_data<19><5>>.
    Found 1-bit register for signal <arp_data<19><4>>.
    Found 1-bit register for signal <arp_data<19><3>>.
    Found 1-bit register for signal <arp_data<19><2>>.
    Found 1-bit register for signal <arp_data<19><1>>.
    Found 1-bit register for signal <arp_data<19><0>>.
    Found 1-bit register for signal <arp_data<18><7>>.
    Found 1-bit register for signal <arp_data<18><6>>.
    Found 1-bit register for signal <arp_data<18><5>>.
    Found 1-bit register for signal <arp_data<18><4>>.
    Found 1-bit register for signal <arp_data<18><3>>.
    Found 1-bit register for signal <arp_data<18><2>>.
    Found 1-bit register for signal <arp_data<18><1>>.
    Found 1-bit register for signal <arp_data<18><0>>.
    Found 1-bit register for signal <arp_data<7><0>>.
    Found 6-bit register for signal <cnt>.
    Found 5-bit register for signal <data_cnt>.
    Found 8-bit register for signal <gmii_txd>.
    Found 5-bit register for signal <cur_state>.
    Found 1-bit register for signal <tx_en_d1>.
    Found 1-bit register for signal <tx_en_d2>.
    Found 1-bit register for signal <skip_en>.
    Found 1-bit register for signal <crc_en>.
    Found 1-bit register for signal <gmii_tx_en>.
    Found 1-bit register for signal <tx_done_t>.
    Found 1-bit register for signal <arp_data<27><7>>.
    Found 1-bit register for signal <arp_data<27><4>>.
    Found 1-bit register for signal <arp_data<27><3>>.
    Found 1-bit register for signal <arp_data<27><0>>.
    Found 1-bit register for signal <arp_data<26><7>>.
    Found 1-bit register for signal <arp_data<26><6>>.
    Found 1-bit register for signal <arp_data<26><5>>.
    Found 1-bit register for signal <arp_data<26><4>>.
    Found 1-bit register for signal <arp_data<26><3>>.
    Found 1-bit register for signal <arp_data<26><2>>.
    Found 1-bit register for signal <arp_data<26><1>>.
    Found 1-bit register for signal <arp_data<25><6>>.
    Found 1-bit register for signal <arp_data<25><4>>.
    Found 1-bit register for signal <arp_data<25><2>>.
    Found 1-bit register for signal <arp_data<25><1>>.
    Found 1-bit register for signal <arp_data<25><0>>.
    Found 1-bit register for signal <arp_data<24><5>>.
    Found 1-bit register for signal <arp_data<24><4>>.
    Found 1-bit register for signal <arp_data<24><3>>.
    Found 1-bit register for signal <arp_data<24><2>>.
    Found 1-bit register for signal <arp_data<24><1>>.
    Found 1-bit register for signal <arp_data<24><0>>.
    Found 1-bit register for signal <arp_data<7><7>>.
    Found 1-bit register for signal <arp_data<7><6>>.
    Found 1-bit register for signal <arp_data<7><5>>.
    Found 1-bit register for signal <arp_data<7><4>>.
    Found 1-bit register for signal <arp_data<7><3>>.
    Found 1-bit register for signal <arp_data<7><2>>.
    Found 1-bit register for signal <arp_data<7><1>>.
    Found 1-bit register for signal <tx_done>.
    Found 1-bit register for signal <tx_en_d0>.
    Found finite state machine <FSM_3> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <cnt[5]_GND_82_o_add_18_OUT> created at line 255.
    Found 5-bit adder for signal <data_cnt[4]_GND_82_o_add_29_OUT> created at line 280.
    Found 8x8-bit Read Only RAM for signal <cnt[2]_preamble[7][7]_wide_mux_16_OUT>
    Found 8-bit 4-to-1 multiplexer for signal <_n1021> created at line 292.
    Found 5-bit comparator greater for signal <n0299> created at line 279
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 157 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <arp_tx> synthesized.

Synthesizing Unit <crc32_d8>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\arp\crc32_d8.v".
    Found 32-bit register for signal <crc_data>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <crc32_d8> synthesized.

Synthesizing Unit <udp>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\udp\udp.v".
        BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
        BOARD_IP = 32'b11000000101010000000000100001010
        DES_MAC = 48'b111111111111111111111111111111111111111111111111
        DES_IP = 32'b11000000101010000000000101100110
    Summary:
	no macro.
Unit <udp> synthesized.

Synthesizing Unit <udp_rx>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\udp\udp_rx.v".
        BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
        BOARD_IP = 32'b11000000101010000000000100001010
    Found 5-bit register for signal <cnt>.
    Found 48-bit register for signal <des_mac>.
    Found 16-bit register for signal <eth_type>.
    Found 16-bit register for signal <udp_byte_num>.
    Found 16-bit register for signal <data_byte_num>.
    Found 16-bit register for signal <data_cnt>.
    Found 16-bit register for signal <rec_byte_num>.
    Found 32-bit register for signal <des_ip>.
    Found 8-bit register for signal <rec_data>.
    Found 7-bit register for signal <cur_state>.
    Found 1-bit register for signal <skip_en>.
    Found 1-bit register for signal <error_en>.
    Found 1-bit register for signal <rec_en>.
    Found 1-bit register for signal <rec_pkt_done>.
    Found finite state machine <FSM_4> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000001                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <udp_byte_num[15]_GND_351_o_sub_74_OUT> created at line 234.
    Found 16-bit subtractor for signal <data_byte_num[15]_GND_351_o_sub_86_OUT> created at line 246.
    Found 5-bit adder for signal <cnt[4]_GND_351_o_add_22_OUT> created at line 164.
    Found 16-bit adder for signal <data_cnt[15]_GND_351_o_add_84_OUT> created at line 243.
    Found 5-bit comparator greater for signal <cnt[4]_GND_351_o_LessThan_32_o> created at line 165
    Found 5-bit comparator lessequal for signal <n0082> created at line 207
    Found 5-bit comparator lessequal for signal <n0084> created at line 207
    Found 16-bit comparator equal for signal <data_cnt[15]_data_byte_num[15]_equal_87_o> created at line 246
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 177 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  65 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <udp_rx> synthesized.

Synthesizing Unit <udp_tx>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\udp\udp_tx.v".
        BOARD_MAC = 48'b000000000001000100100010001100110100010001010101
        BOARD_IP = 32'b11000000101010000000000100001010
        DES_MAC = 48'b111111111111111111111111111111111111111111111111
        DES_IP = 32'b11000000101010000000000101100110
WARNING:Xst:647 - Input <crc_data<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <crc_clr> equivalent to <tx_done> has been removed
    Found 1-bit register for signal <eth_head<5><7>>.
    Found 1-bit register for signal <eth_head<5><6>>.
    Found 1-bit register for signal <eth_head<5><5>>.
    Found 1-bit register for signal <eth_head<5><4>>.
    Found 1-bit register for signal <eth_head<5><3>>.
    Found 1-bit register for signal <eth_head<5><2>>.
    Found 1-bit register for signal <eth_head<5><1>>.
    Found 1-bit register for signal <eth_head<5><0>>.
    Found 1-bit register for signal <eth_head<4><7>>.
    Found 1-bit register for signal <eth_head<4><6>>.
    Found 1-bit register for signal <eth_head<4><5>>.
    Found 1-bit register for signal <eth_head<4><4>>.
    Found 1-bit register for signal <eth_head<4><3>>.
    Found 1-bit register for signal <eth_head<4><2>>.
    Found 1-bit register for signal <eth_head<4><1>>.
    Found 1-bit register for signal <eth_head<4><0>>.
    Found 1-bit register for signal <eth_head<3><7>>.
    Found 1-bit register for signal <eth_head<3><6>>.
    Found 1-bit register for signal <eth_head<3><5>>.
    Found 1-bit register for signal <eth_head<3><4>>.
    Found 1-bit register for signal <eth_head<3><3>>.
    Found 1-bit register for signal <eth_head<3><2>>.
    Found 1-bit register for signal <eth_head<3><1>>.
    Found 1-bit register for signal <eth_head<3><0>>.
    Found 1-bit register for signal <eth_head<2><7>>.
    Found 1-bit register for signal <eth_head<2><6>>.
    Found 1-bit register for signal <eth_head<2><5>>.
    Found 1-bit register for signal <eth_head<2><4>>.
    Found 1-bit register for signal <eth_head<2><3>>.
    Found 1-bit register for signal <eth_head<2><2>>.
    Found 1-bit register for signal <eth_head<2><1>>.
    Found 1-bit register for signal <eth_head<2><0>>.
    Found 1-bit register for signal <eth_head<1><7>>.
    Found 1-bit register for signal <eth_head<1><6>>.
    Found 1-bit register for signal <eth_head<1><5>>.
    Found 1-bit register for signal <eth_head<1><4>>.
    Found 1-bit register for signal <eth_head<1><3>>.
    Found 1-bit register for signal <eth_head<1><2>>.
    Found 1-bit register for signal <eth_head<1><1>>.
    Found 1-bit register for signal <eth_head<1><0>>.
    Found 1-bit register for signal <eth_head<0><7>>.
    Found 1-bit register for signal <eth_head<0><6>>.
    Found 1-bit register for signal <eth_head<0><5>>.
    Found 1-bit register for signal <eth_head<0><4>>.
    Found 1-bit register for signal <eth_head<0><3>>.
    Found 1-bit register for signal <eth_head<0><2>>.
    Found 1-bit register for signal <eth_head<0><1>>.
    Found 1-bit register for signal <eth_head<0><0>>.
    Found 16-bit register for signal <tx_data_num>.
    Found 16-bit register for signal <total_num>.
    Found 16-bit register for signal <udp_num>.
    Found 16-bit register for signal <data_cnt>.
    Found 5-bit register for signal <cnt>.
    Found 5-bit register for signal <real_add_cnt>.
    Found 32-bit register for signal <check_buffer>.
    Found 2-bit register for signal <tx_bit_sel>.
    Found 8-bit register for signal <gmii_txd>.
    Found 7-bit register for signal <cur_state>.
    Found 1-bit register for signal <start_en_d1>.
    Found 1-bit register for signal <start_en_d2>.
    Found 1-bit register for signal <trig_tx_en>.
    Found 1-bit register for signal <skip_en>.
    Found 1-bit register for signal <ip_head<1><31>>.
    Found 1-bit register for signal <ip_head<1><30>>.
    Found 1-bit register for signal <ip_head<1><29>>.
    Found 1-bit register for signal <ip_head<1><28>>.
    Found 1-bit register for signal <ip_head<1><27>>.
    Found 1-bit register for signal <ip_head<1><26>>.
    Found 1-bit register for signal <ip_head<1><25>>.
    Found 1-bit register for signal <ip_head<1><24>>.
    Found 1-bit register for signal <ip_head<1><23>>.
    Found 1-bit register for signal <ip_head<1><22>>.
    Found 1-bit register for signal <ip_head<1><21>>.
    Found 1-bit register for signal <ip_head<1><20>>.
    Found 1-bit register for signal <ip_head<1><19>>.
    Found 1-bit register for signal <ip_head<1><18>>.
    Found 1-bit register for signal <ip_head<1><17>>.
    Found 1-bit register for signal <ip_head<1><16>>.
    Found 1-bit register for signal <crc_en>.
    Found 1-bit register for signal <gmii_tx_en>.
    Found 1-bit register for signal <tx_req>.
    Found 1-bit register for signal <tx_done_t>.
    Found 1-bit register for signal <tx_done>.
    Found 1-bit register for signal <start_en_d0>.
    Found 1-bit register for signal <ip_head<6><31>>.
    Found 1-bit register for signal <ip_head<6><30>>.
    Found 1-bit register for signal <ip_head<6><29>>.
    Found 1-bit register for signal <ip_head<6><28>>.
    Found 1-bit register for signal <ip_head<6><27>>.
    Found 1-bit register for signal <ip_head<6><26>>.
    Found 1-bit register for signal <ip_head<6><25>>.
    Found 1-bit register for signal <ip_head<6><24>>.
    Found 1-bit register for signal <ip_head<6><23>>.
    Found 1-bit register for signal <ip_head<6><22>>.
    Found 1-bit register for signal <ip_head<6><21>>.
    Found 1-bit register for signal <ip_head<6><20>>.
    Found 1-bit register for signal <ip_head<6><19>>.
    Found 1-bit register for signal <ip_head<6><18>>.
    Found 1-bit register for signal <ip_head<6><17>>.
    Found 1-bit register for signal <ip_head<6><16>>.
    Found 1-bit register for signal <ip_head<6><15>>.
    Found 1-bit register for signal <ip_head<6><14>>.
    Found 1-bit register for signal <ip_head<6><13>>.
    Found 1-bit register for signal <ip_head<6><12>>.
    Found 1-bit register for signal <ip_head<6><11>>.
    Found 1-bit register for signal <ip_head<6><10>>.
    Found 1-bit register for signal <ip_head<6><9>>.
    Found 1-bit register for signal <ip_head<6><8>>.
    Found 1-bit register for signal <ip_head<6><7>>.
    Found 1-bit register for signal <ip_head<6><6>>.
    Found 1-bit register for signal <ip_head<6><5>>.
    Found 1-bit register for signal <ip_head<6><4>>.
    Found 1-bit register for signal <ip_head<6><3>>.
    Found 1-bit register for signal <ip_head<6><2>>.
    Found 1-bit register for signal <ip_head<6><1>>.
    Found 1-bit register for signal <ip_head<6><0>>.
    Found 1-bit register for signal <ip_head<5><31>>.
    Found 1-bit register for signal <ip_head<5><30>>.
    Found 1-bit register for signal <ip_head<5><29>>.
    Found 1-bit register for signal <ip_head<5><28>>.
    Found 1-bit register for signal <ip_head<5><27>>.
    Found 1-bit register for signal <ip_head<5><26>>.
    Found 1-bit register for signal <ip_head<5><25>>.
    Found 1-bit register for signal <ip_head<5><24>>.
    Found 1-bit register for signal <ip_head<5><23>>.
    Found 1-bit register for signal <ip_head<5><22>>.
    Found 1-bit register for signal <ip_head<5><21>>.
    Found 1-bit register for signal <ip_head<5><20>>.
    Found 1-bit register for signal <ip_head<5><19>>.
    Found 1-bit register for signal <ip_head<5><18>>.
    Found 1-bit register for signal <ip_head<5><17>>.
    Found 1-bit register for signal <ip_head<5><16>>.
    Found 1-bit register for signal <ip_head<5><15>>.
    Found 1-bit register for signal <ip_head<5><14>>.
    Found 1-bit register for signal <ip_head<5><13>>.
    Found 1-bit register for signal <ip_head<5><12>>.
    Found 1-bit register for signal <ip_head<5><11>>.
    Found 1-bit register for signal <ip_head<5><10>>.
    Found 1-bit register for signal <ip_head<5><9>>.
    Found 1-bit register for signal <ip_head<5><8>>.
    Found 1-bit register for signal <ip_head<5><7>>.
    Found 1-bit register for signal <ip_head<5><6>>.
    Found 1-bit register for signal <ip_head<5><5>>.
    Found 1-bit register for signal <ip_head<5><4>>.
    Found 1-bit register for signal <ip_head<5><3>>.
    Found 1-bit register for signal <ip_head<5><2>>.
    Found 1-bit register for signal <ip_head<5><1>>.
    Found 1-bit register for signal <ip_head<5><0>>.
    Found 1-bit register for signal <ip_head<4><31>>.
    Found 1-bit register for signal <ip_head<4><30>>.
    Found 1-bit register for signal <ip_head<4><29>>.
    Found 1-bit register for signal <ip_head<4><28>>.
    Found 1-bit register for signal <ip_head<4><27>>.
    Found 1-bit register for signal <ip_head<4><26>>.
    Found 1-bit register for signal <ip_head<4><25>>.
    Found 1-bit register for signal <ip_head<4><24>>.
    Found 1-bit register for signal <ip_head<4><23>>.
    Found 1-bit register for signal <ip_head<4><22>>.
    Found 1-bit register for signal <ip_head<4><21>>.
    Found 1-bit register for signal <ip_head<4><20>>.
    Found 1-bit register for signal <ip_head<4><19>>.
    Found 1-bit register for signal <ip_head<4><18>>.
    Found 1-bit register for signal <ip_head<4><17>>.
    Found 1-bit register for signal <ip_head<4><16>>.
    Found 1-bit register for signal <ip_head<4><15>>.
    Found 1-bit register for signal <ip_head<4><14>>.
    Found 1-bit register for signal <ip_head<4><13>>.
    Found 1-bit register for signal <ip_head<4><12>>.
    Found 1-bit register for signal <ip_head<4><11>>.
    Found 1-bit register for signal <ip_head<4><10>>.
    Found 1-bit register for signal <ip_head<4><9>>.
    Found 1-bit register for signal <ip_head<4><8>>.
    Found 1-bit register for signal <ip_head<4><7>>.
    Found 1-bit register for signal <ip_head<4><6>>.
    Found 1-bit register for signal <ip_head<4><5>>.
    Found 1-bit register for signal <ip_head<4><4>>.
    Found 1-bit register for signal <ip_head<4><3>>.
    Found 1-bit register for signal <ip_head<4><2>>.
    Found 1-bit register for signal <ip_head<4><1>>.
    Found 1-bit register for signal <ip_head<4><0>>.
    Found 1-bit register for signal <ip_head<3><31>>.
    Found 1-bit register for signal <ip_head<3><30>>.
    Found 1-bit register for signal <ip_head<3><29>>.
    Found 1-bit register for signal <ip_head<3><28>>.
    Found 1-bit register for signal <ip_head<3><27>>.
    Found 1-bit register for signal <ip_head<3><26>>.
    Found 1-bit register for signal <ip_head<3><25>>.
    Found 1-bit register for signal <ip_head<3><24>>.
    Found 1-bit register for signal <ip_head<3><23>>.
    Found 1-bit register for signal <ip_head<3><22>>.
    Found 1-bit register for signal <ip_head<3><21>>.
    Found 1-bit register for signal <ip_head<3><20>>.
    Found 1-bit register for signal <ip_head<3><19>>.
    Found 1-bit register for signal <ip_head<3><18>>.
    Found 1-bit register for signal <ip_head<3><17>>.
    Found 1-bit register for signal <ip_head<3><16>>.
    Found 1-bit register for signal <ip_head<3><15>>.
    Found 1-bit register for signal <ip_head<3><14>>.
    Found 1-bit register for signal <ip_head<3><13>>.
    Found 1-bit register for signal <ip_head<3><12>>.
    Found 1-bit register for signal <ip_head<3><11>>.
    Found 1-bit register for signal <ip_head<3><10>>.
    Found 1-bit register for signal <ip_head<3><9>>.
    Found 1-bit register for signal <ip_head<3><8>>.
    Found 1-bit register for signal <ip_head<3><7>>.
    Found 1-bit register for signal <ip_head<3><6>>.
    Found 1-bit register for signal <ip_head<3><5>>.
    Found 1-bit register for signal <ip_head<3><4>>.
    Found 1-bit register for signal <ip_head<3><3>>.
    Found 1-bit register for signal <ip_head<3><2>>.
    Found 1-bit register for signal <ip_head<3><1>>.
    Found 1-bit register for signal <ip_head<3><0>>.
    Found 1-bit register for signal <ip_head<2><31>>.
    Found 1-bit register for signal <ip_head<2><30>>.
    Found 1-bit register for signal <ip_head<2><29>>.
    Found 1-bit register for signal <ip_head<2><28>>.
    Found 1-bit register for signal <ip_head<2><27>>.
    Found 1-bit register for signal <ip_head<2><26>>.
    Found 1-bit register for signal <ip_head<2><25>>.
    Found 1-bit register for signal <ip_head<2><24>>.
    Found 1-bit register for signal <ip_head<2><23>>.
    Found 1-bit register for signal <ip_head<2><22>>.
    Found 1-bit register for signal <ip_head<2><21>>.
    Found 1-bit register for signal <ip_head<2><20>>.
    Found 1-bit register for signal <ip_head<2><19>>.
    Found 1-bit register for signal <ip_head<2><18>>.
    Found 1-bit register for signal <ip_head<2><17>>.
    Found 1-bit register for signal <ip_head<2><16>>.
    Found 1-bit register for signal <ip_head<2><15>>.
    Found 1-bit register for signal <ip_head<2><14>>.
    Found 1-bit register for signal <ip_head<2><13>>.
    Found 1-bit register for signal <ip_head<2><12>>.
    Found 1-bit register for signal <ip_head<2><11>>.
    Found 1-bit register for signal <ip_head<2><10>>.
    Found 1-bit register for signal <ip_head<2><9>>.
    Found 1-bit register for signal <ip_head<2><8>>.
    Found 1-bit register for signal <ip_head<2><7>>.
    Found 1-bit register for signal <ip_head<2><6>>.
    Found 1-bit register for signal <ip_head<2><5>>.
    Found 1-bit register for signal <ip_head<2><4>>.
    Found 1-bit register for signal <ip_head<2><3>>.
    Found 1-bit register for signal <ip_head<2><2>>.
    Found 1-bit register for signal <ip_head<2><1>>.
    Found 1-bit register for signal <ip_head<2><0>>.
    Found 1-bit register for signal <ip_head<1><15>>.
    Found 1-bit register for signal <ip_head<1><14>>.
    Found 1-bit register for signal <ip_head<1><13>>.
    Found 1-bit register for signal <ip_head<1><12>>.
    Found 1-bit register for signal <ip_head<1><11>>.
    Found 1-bit register for signal <ip_head<1><10>>.
    Found 1-bit register for signal <ip_head<1><9>>.
    Found 1-bit register for signal <ip_head<1><8>>.
    Found 1-bit register for signal <ip_head<1><7>>.
    Found 1-bit register for signal <ip_head<1><6>>.
    Found 1-bit register for signal <ip_head<1><5>>.
    Found 1-bit register for signal <ip_head<1><4>>.
    Found 1-bit register for signal <ip_head<1><3>>.
    Found 1-bit register for signal <ip_head<1><2>>.
    Found 1-bit register for signal <ip_head<1><1>>.
    Found 1-bit register for signal <ip_head<1><0>>.
    Found 1-bit register for signal <ip_head<0><31>>.
    Found 1-bit register for signal <ip_head<0><30>>.
    Found 1-bit register for signal <ip_head<0><29>>.
    Found 1-bit register for signal <ip_head<0><28>>.
    Found 1-bit register for signal <ip_head<0><27>>.
    Found 1-bit register for signal <ip_head<0><26>>.
    Found 1-bit register for signal <ip_head<0><25>>.
    Found 1-bit register for signal <ip_head<0><24>>.
    Found 1-bit register for signal <ip_head<0><23>>.
    Found 1-bit register for signal <ip_head<0><22>>.
    Found 1-bit register for signal <ip_head<0><21>>.
    Found 1-bit register for signal <ip_head<0><20>>.
    Found 1-bit register for signal <ip_head<0><19>>.
    Found 1-bit register for signal <ip_head<0><18>>.
    Found 1-bit register for signal <ip_head<0><17>>.
    Found 1-bit register for signal <ip_head<0><16>>.
    Found 1-bit register for signal <ip_head<0><15>>.
    Found 1-bit register for signal <ip_head<0><14>>.
    Found 1-bit register for signal <ip_head<0><13>>.
    Found 1-bit register for signal <ip_head<0><12>>.
    Found 1-bit register for signal <ip_head<0><11>>.
    Found 1-bit register for signal <ip_head<0><10>>.
    Found 1-bit register for signal <ip_head<0><9>>.
    Found 1-bit register for signal <ip_head<0><8>>.
    Found 1-bit register for signal <ip_head<0><7>>.
    Found 1-bit register for signal <ip_head<0><6>>.
    Found 1-bit register for signal <ip_head<0><5>>.
    Found 1-bit register for signal <ip_head<0><4>>.
    Found 1-bit register for signal <ip_head<0><3>>.
    Found 1-bit register for signal <ip_head<0><2>>.
    Found 1-bit register for signal <ip_head<0><1>>.
    Found 1-bit register for signal <ip_head<0><0>>.
    Found finite state machine <FSM_5> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 2                                              |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000001                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <tx_data_num[15]_GND_353_o_sub_90_OUT> created at line 356.
    Found 16-bit subtractor for signal <real_tx_data_num[15]_GND_353_o_sub_93_OUT> created at line 359.
    Found 16-bit subtractor for signal <tx_data_num[15]_GND_353_o_sub_105_OUT> created at line 370.
    Found 16-bit adder for signal <tx_byte_num[15]_GND_353_o_add_3_OUT> created at line 123.
    Found 16-bit adder for signal <tx_byte_num[15]_GND_353_o_add_4_OUT> created at line 125.
    Found 16-bit adder for signal <ip_head[1][31]_GND_353_o_add_28_OUT> created at line 251.
    Found 5-bit adder for signal <cnt[4]_GND_353_o_add_32_OUT> created at line 282.
    Found 17-bit adder for signal <n1259[16:0]> created at line 284.
    Found 18-bit adder for signal <n1262[17:0]> created at line 284.
    Found 19-bit adder for signal <n1265[18:0]> created at line 284.
    Found 20-bit adder for signal <n1268[19:0]> created at line 284.
    Found 21-bit adder for signal <n1271[20:0]> created at line 284.
    Found 22-bit adder for signal <n1274[21:0]> created at line 284.
    Found 23-bit adder for signal <n1277[22:0]> created at line 284.
    Found 24-bit adder for signal <n1280[23:0]> created at line 284.
    Found 25-bit adder for signal <n1283[24:0]> created at line 284.
    Found 17-bit adder for signal <n1286[16:0]> created at line 293.
    Found 2-bit adder for signal <tx_bit_sel[1]_GND_353_o_add_85_OUT> created at line 326.
    Found 16-bit adder for signal <data_cnt[15]_GND_353_o_add_88_OUT> created at line 355.
    Found 16-bit adder for signal <data_cnt[15]_GND_353_o_add_91_OUT> created at line 359.
    Found 5-bit adder for signal <real_add_cnt[4]_GND_353_o_add_94_OUT> created at line 360.
    Found 8x8-bit Read Only RAM for signal <cnt[2]_preamble[7][7]_wide_mux_56_OUT>
    Found 8-bit 7-to-1 multiplexer for signal <cnt[2]_X_310_o_wide_mux_66_OUT> created at line 328.
    Found 8-bit 7-to-1 multiplexer for signal <cnt[2]_X_310_o_wide_mux_68_OUT> created at line 330.
    Found 8-bit 7-to-1 multiplexer for signal <cnt[2]_X_310_o_wide_mux_70_OUT> created at line 332.
    Found 8-bit 7-to-1 multiplexer for signal <cnt[2]_X_310_o_wide_mux_73_OUT> created at line 339.
    Found 8-bit 4-to-1 multiplexer for signal <gmii_txd[7]_cnt[2]_mux_83_OUT> created at line 329.
    Found 8-bit 4-to-1 multiplexer for signal <gmii_txd[7]_crc_next[0]_mux_114_OUT> created at line 382.
    Found 16-bit comparator lessequal for signal <n0002> created at line 94
    Found 16-bit comparator greater for signal <data_cnt[15]_tx_data_num[15]_LessThan_88_o> created at line 354
    Found 16-bit comparator equal for signal <data_cnt[15]_tx_data_num[15]_equal_91_o> created at line 356
    Found 16-bit comparator greater for signal <data_cnt[15]_real_tx_data_num[15]_LessThan_94_o> created at line 359
    Found 16-bit comparator equal for signal <data_cnt[15]_tx_data_num[15]_equal_106_o> created at line 370
    Summary:
	inferred   1 RAM(s).
	inferred  21 Adder/Subtractor(s).
	inferred 398 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  78 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <udp_tx> synthesized.

Synthesizing Unit <eth_ctrl>.
    Related source file is "D:\download1\fpga\ISE\ISE_pro\eth_udp_pc_copy_04\rtl\eth_ctrl.v".
WARNING:Xst:647 - Input <arp_tx_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <arp_rx_flag>.
    Found 1-bit register for signal <protocol_sw>.
    Found 1-bit register for signal <arp_tx_en>.
    Found 1-bit register for signal <udp_tx_busy>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <eth_ctrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit single-port Read Only RAM                    : 1
 256x24-bit single-port Read Only RAM                  : 1
 8x6-bit single-port Read Only RAM                     : 1
 8x8-bit single-port Read Only RAM                     : 3
# Multipliers                                          : 23
 10x10-bit multiplier                                  : 2
 8x5-bit multiplier                                    : 6
 8x6-bit multiplier                                    : 3
 8x7-bit multiplier                                    : 9
 8x8-bit multiplier                                    : 3
# Adders/Subtractors                                   : 396
 10-bit adder                                          : 14
 10-bit subtractor                                     : 3
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 18
 16-bit subtractor                                     : 17
 17-bit adder                                          : 2
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 219
 21-bit adder                                          : 17
 22-bit adder                                          : 16
 23-bit adder                                          : 16
 23-bit subtractor                                     : 1
 24-bit adder                                          : 16
 25-bit adder                                          : 5
 26-bit adder                                          : 4
 27-bit adder                                          : 4
 28-bit adder                                          : 3
 29-bit adder                                          : 3
 3-bit adder                                           : 3
 3-bit subtractor                                      : 1
 30-bit adder                                          : 3
 31-bit adder                                          : 2
 32-bit adder                                          : 2
 33-bit adder                                          : 2
 34-bit adder                                          : 2
 35-bit adder                                          : 1
 36-bit adder                                          : 1
 37-bit adder                                          : 1
 4-bit adder                                           : 4
 5-bit adder                                           : 5
 6-bit adder                                           : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 2
# Registers                                            : 583
 1-bit register                                        : 318
 10-bit register                                       : 16
 12-bit register                                       : 1
 13-bit register                                       : 7
 14-bit register                                       : 3
 15-bit register                                       : 19
 16-bit register                                       : 28
 2-bit register                                        : 10
 21-bit register                                       : 1
 23-bit register                                       : 1
 24-bit register                                       : 2
 3-bit register                                        : 19
 32-bit register                                       : 7
 4-bit register                                        : 4
 48-bit register                                       : 4
 5-bit register                                        : 5
 6-bit register                                        : 3
 7-bit register                                        : 1
 8-bit register                                        : 134
# Comparators                                          : 334
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 1
 13-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 16-bit comparator equal                               : 3
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 138
 21-bit comparator lessequal                           : 10
 22-bit comparator lessequal                           : 10
 23-bit comparator lessequal                           : 11
 24-bit comparator lessequal                           : 10
 25-bit comparator lessequal                           : 4
 26-bit comparator lessequal                           : 4
 27-bit comparator lessequal                           : 4
 28-bit comparator lessequal                           : 3
 29-bit comparator lessequal                           : 3
 3-bit comparator greater                              : 1
 30-bit comparator lessequal                           : 3
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 6
 5-bit comparator lessequal                            : 4
 6-bit comparator lessequal                            : 2
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 94
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 4368
 1-bit 12-to-1 multiplexer                             : 3
 1-bit 2-to-1 multiplexer                              : 4107
 10-bit 2-to-1 multiplexer                             : 5
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 10
 2-bit 2-to-1 multiplexer                              : 3
 20-bit 2-to-1 multiplexer                             : 15
 23-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 7-to-1 multiplexer                              : 1
 48-bit 2-to-1 multiplexer                             : 12
 5-bit 2-to-1 multiplexer                              : 39
 6-bit 2-to-1 multiplexer                              : 6
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 140
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 7-to-1 multiplexer                              : 4
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 6
# Xors                                                 : 108
 1-bit xor2                                            : 58
 1-bit xor3                                            : 28
 1-bit xor4                                            : 16
 1-bit xor5                                            : 6

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ram_16384x16.ngc>.
Reading core <ipcore_dir/blk_mem_gen_0.ngc>.
Reading core <ipcore_dir/cordic.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/fifo.ngc>.
Loading core <ram_16384x16> for timing and area information for instance <u_ram_16384x16>.
Loading core <blk_mem_gen_0> for timing and area information for instance <u_ram_1024x8_0>.
Loading core <blk_mem_gen_0> for timing and area information for instance <u_ram_1024x8_1>.
Loading core <cordic> for timing and area information for instance <u_cordic>.
Loading core <fifo> for timing and area information for instance <your_instance_name>.
INFO:Xst:2261 - The FF/Latch <eth_head_0_6> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_6> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_1> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_1> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_6> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_6> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_1> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_1> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_7> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_7> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_2> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_2> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_3> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_3> 
INFO:Xst:2261 - The FF/Latch <eth_head_0_0> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_0> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_3> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_3> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_3> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_3> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_0> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_0> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_3> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_3> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_7> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_7> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_4> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_4> 
INFO:Xst:2261 - The FF/Latch <eth_head_0_1> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_1> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_4> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_4> 
INFO:Xst:2261 - The FF/Latch <eth_head_0_5> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_5> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_5> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_5> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_0> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_0> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_1> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_1> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_6> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_6> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_1> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_1> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_5> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_5> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_5> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_5> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_2> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_2> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_2> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_2> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_2> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_2> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_6> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_6> 
INFO:Xst:2261 - The FF/Latch <eth_head_0_3> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_3> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_6> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_6> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_6> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_6> 
INFO:Xst:2261 - The FF/Latch <eth_head_0_7> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_7> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_7> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_7> 
INFO:Xst:2261 - The FF/Latch <eth_head_0_4> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_4> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_7> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_7> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_2> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_2> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_7> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_7> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_4> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_4> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_0> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_0> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_3> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_3> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_0> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_0> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_4> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_4> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_4> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_4> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_1> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_1> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_0> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_0> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_5> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_5> 
INFO:Xst:2261 - The FF/Latch <eth_head_0_2> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_2> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_5> in Unit <u_arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_5> 
INFO:Xst:2261 - The FF/Latch <udp_tx_byte_num_8> in Unit <u_img_data_pkt> is equivalent to the following FF/Latch, which will be removed : <udp_tx_byte_num_10> 
INFO:Xst:2261 - The FF/Latch <udp_tx_byte_num_0> in Unit <u_img_data_pkt> is equivalent to the following 12 FFs/Latches, which will be removed : <udp_tx_byte_num_1> <udp_tx_byte_num_2> <udp_tx_byte_num_4> <udp_tx_byte_num_5> <udp_tx_byte_num_6> <udp_tx_byte_num_7> <udp_tx_byte_num_9> <udp_tx_byte_num_11> <udp_tx_byte_num_12> <udp_tx_byte_num_13> <udp_tx_byte_num_14> <udp_tx_byte_num_15> 
WARNING:Xst:1710 - FF/Latch <tx_data_num_0> (without init value) has a constant value of 0 in block <u_udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_num_1> (without init value) has a constant value of 0 in block <u_udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_num_2> (without init value) has a constant value of 0 in block <u_udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_num_4> (without init value) has a constant value of 0 in block <u_udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_num_5> (without init value) has a constant value of 0 in block <u_udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_num_6> (without init value) has a constant value of 0 in block <u_udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_num_7> (without init value) has a constant value of 0 in block <u_udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_num_9> (without init value) has a constant value of 0 in block <u_udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_num_11> (without init value) has a constant value of 0 in block <u_udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_num_12> (without init value) has a constant value of 0 in block <u_udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_num_13> (without init value) has a constant value of 0 in block <u_udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_num_14> (without init value) has a constant value of 0 in block <u_udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_data_num_15> (without init value) has a constant value of 0 in block <u_udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_byte_num_0> (without init value) has a constant value of 0 in block <u_img_data_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <des_ip_24> of sequential type is unconnected in block <u_udp_rx>.
WARNING:Xst:2677 - Node <des_ip_25> of sequential type is unconnected in block <u_udp_rx>.
WARNING:Xst:2677 - Node <des_ip_26> of sequential type is unconnected in block <u_udp_rx>.
WARNING:Xst:2677 - Node <des_ip_27> of sequential type is unconnected in block <u_udp_rx>.
WARNING:Xst:2677 - Node <des_ip_28> of sequential type is unconnected in block <u_udp_rx>.
WARNING:Xst:2677 - Node <des_ip_29> of sequential type is unconnected in block <u_udp_rx>.
WARNING:Xst:2677 - Node <des_ip_30> of sequential type is unconnected in block <u_udp_rx>.
WARNING:Xst:2677 - Node <des_ip_31> of sequential type is unconnected in block <u_udp_rx>.
WARNING:Xst:2677 - Node <img_y0_0> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_1> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_2> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_3> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_4> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_5> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_6> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_7> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <per_frame_clken_r_1> of sequential type is unconnected in block <u_vip_matrix_generate_3x3_8bit>.
WARNING:Xst:2677 - Node <img_y0_0> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_1> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_2> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_3> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_4> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_5> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_6> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_7> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <per_frame_clken_r_1> of sequential type is unconnected in block <u_vip_matrix_generate_3x3_8bit>.
WARNING:Xst:2677 - Node <per_frame_href_r_11> of sequential type is unconnected in block <u_vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <per_frame_href_r_12> of sequential type is unconnected in block <u_vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <per_frame_href_r_13> of sequential type is unconnected in block <u_vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <per_frame_href_r_14> of sequential type is unconnected in block <u_vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <img_y0_0> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_1> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_2> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_3> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_4> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_5> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_6> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_7> of sequential type is unconnected in block <u_rgb2ycbcr>.
WARNING:Xst:2677 - Node <per_frame_clken_r_1> of sequential type is unconnected in block <u_vip_matrix_generate_3x3_8bit>.
WARNING:Xst:2404 -  FFs/Latches <udp_tx_byte_num<15:11>> (without init value) have a constant value of 0 in block <img_data_pkt>.

Synthesizing (advanced) Unit <arp_tx>.
The following registers are absorbed into counter <data_cnt>: 1 register on signal <data_cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cnt[2]_preamble[7][7]_wide_mux_16_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt<2:0>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <arp_tx> synthesized (advanced).

Synthesizing (advanced) Unit <cmos_capture_data>.
The following registers are absorbed into counter <cmos_ps_cnt>: 1 register on signal <cmos_ps_cnt>.
Unit <cmos_capture_data> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_dri>.
The following registers are absorbed into counter <clk_cnt>: 1 register on signal <clk_cnt>.
Unit <i2c_dri> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_ov5640_rgb565_cfg>.
The following registers are absorbed into counter <init_reg_cnt>: 1 register on signal <init_reg_cnt>.
The following registers are absorbed into counter <start_init_cnt>: 1 register on signal <start_init_cnt>.
INFO:Xst:3217 - HDL ADVISOR - Register <i2c_data> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_init_reg_cnt[7]_GND_7_o_wide_mux_11_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 24-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <init_reg_cnt>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_init_reg_cnt[7]_GND_7_o_wide_mux_11_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <i2c_ov5640_rgb565_cfg> synthesized (advanced).

Synthesizing (advanced) Unit <img_data_pkt>.
The following registers are absorbed into counter <head_cnt>: 1 register on signal <head_cnt>.
INFO:Xst:3217 - HDL ADVISOR - Register <wr_fifo_data> currently described with an asynchronous reset, could be combined with distributed RAM <Mram__n0092> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <head_cnt<2:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <img_data_pkt> synthesized (advanced).

Synthesizing (advanced) Unit <led_ctrl>.
The following registers are absorbed into counter <led_cnt>: 1 register on signal <led_cnt>.
Unit <led_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <line_shift_ram_8bit>.
The following registers are absorbed into counter <ram_rd_addr>: 1 register on signal <ram_rd_addr>.
Unit <line_shift_ram_8bit> synthesized (advanced).

Synthesizing (advanced) Unit <remote_rcv>.
The following registers are absorbed into counter <time_cnt>: 1 register on signal <time_cnt>.
The following registers are absorbed into counter <div_cnt>: 1 register on signal <div_cnt>.
The following registers are absorbed into counter <data_cnt>: 1 register on signal <data_cnt>.
Unit <remote_rcv> synthesized (advanced).

Synthesizing (advanced) Unit <seg_led>.
The following registers are absorbed into counter <clk_cnt>: 1 register on signal <clk_cnt>.
The following registers are absorbed into counter <cnt0>: 1 register on signal <cnt0>.
The following registers are absorbed into counter <cnt_sel>: 1 register on signal <cnt_sel>.
INFO:Xst:3217 - HDL ADVISOR - Register <seg_led> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_num_disp[3]_dot_disp_wide_mux_38_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num_disp>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <seg_sel> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_PWR_28_o_cnt_sel[2]_mux_34_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 6-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt_sel>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seg_led> synthesized (advanced).

Synthesizing (advanced) Unit <udp_rx>.
The following registers are absorbed into counter <data_cnt>: 1 register on signal <data_cnt>.
Unit <udp_rx> synthesized (advanced).

Synthesizing (advanced) Unit <udp_tx>.
The following registers are absorbed into counter <data_cnt>: 1 register on signal <data_cnt>.
The following registers are absorbed into counter <real_add_cnt>: 1 register on signal <real_add_cnt>.
	The following adders/subtractors are grouped into adder tree <Madd_n1283[24:0]1> :
 	<Madd_n1259[16:0]> in block <udp_tx>, 	<Madd_n1262[17:0]> in block <udp_tx>, 	<Madd_n1265[18:0]> in block <udp_tx>, 	<Madd_n1268[19:0]> in block <udp_tx>, 	<Madd_n1271[20:0]> in block <udp_tx>, 	<Madd_n1274[21:0]> in block <udp_tx>, 	<Madd_n1277[22:0]> in block <udp_tx>, 	<Madd_n1280[23:0]> in block <udp_tx>, 	<Madd_n1283[24:0]> in block <udp_tx>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cnt[2]_preamble[7][7]_wide_mux_56_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt<2:0>>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <udp_tx> synthesized (advanced).

Synthesizing (advanced) Unit <vip_sobel_edge_detector>.
	Multiplier <Mmult_gx_data[9]_gx_data[9]_MuLt_22_OUT> in block <vip_sobel_edge_detector> and adder/subtractor <Madd_n0097> in block <vip_sobel_edge_detector> are combined into a MAC<Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT>.
Unit <vip_sobel_edge_detector> synthesized (advanced).
WARNING:Xst:2677 - Node <des_ip_24> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <des_ip_25> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <des_ip_26> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <des_ip_27> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <des_ip_28> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <des_ip_29> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <des_ip_30> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <des_ip_31> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <eth_type_0> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <eth_type_1> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <eth_type_2> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <eth_type_3> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <eth_type_4> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <eth_type_5> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <eth_type_6> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <eth_type_7> of sequential type is unconnected in block <udp_rx>.
WARNING:Xst:2677 - Node <eth_type_0> of sequential type is unconnected in block <arp_rx>.
WARNING:Xst:2677 - Node <eth_type_1> of sequential type is unconnected in block <arp_rx>.
WARNING:Xst:2677 - Node <eth_type_2> of sequential type is unconnected in block <arp_rx>.
WARNING:Xst:2677 - Node <eth_type_3> of sequential type is unconnected in block <arp_rx>.
WARNING:Xst:2677 - Node <eth_type_4> of sequential type is unconnected in block <arp_rx>.
WARNING:Xst:2677 - Node <eth_type_5> of sequential type is unconnected in block <arp_rx>.
WARNING:Xst:2677 - Node <eth_type_6> of sequential type is unconnected in block <arp_rx>.
WARNING:Xst:2677 - Node <eth_type_7> of sequential type is unconnected in block <arp_rx>.
WARNING:Xst:2677 - Node <img_y0_0> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_1> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_2> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_3> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_4> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_5> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_6> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_y0_7> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cr0_0> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cr0_1> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cr0_2> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cr0_3> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cr0_4> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cr0_5> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cr0_6> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cr0_7> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cb0_0> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cb0_1> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cb0_2> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cb0_3> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cb0_4> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cb0_5> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cb0_6> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <img_cb0_7> of sequential type is unconnected in block <rgb2ycbcr>.
WARNING:Xst:2677 - Node <per_frame_vsync_r_11> of sequential type is unconnected in block <vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <per_frame_vsync_r_12> of sequential type is unconnected in block <vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <per_frame_vsync_r_13> of sequential type is unconnected in block <vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <per_frame_vsync_r_14> of sequential type is unconnected in block <vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <per_frame_href_r_11> of sequential type is unconnected in block <vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <per_frame_href_r_12> of sequential type is unconnected in block <vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <per_frame_href_r_13> of sequential type is unconnected in block <vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <per_frame_href_r_14> of sequential type is unconnected in block <vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <per_frame_clken_r_11> of sequential type is unconnected in block <vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <per_frame_clken_r_12> of sequential type is unconnected in block <vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <per_frame_clken_r_13> of sequential type is unconnected in block <vip_sobel_edge_detector>.
WARNING:Xst:2677 - Node <per_frame_clken_r_14> of sequential type is unconnected in block <vip_sobel_edge_detector>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit single-port distributed Read Only RAM        : 1
 256x24-bit single-port distributed Read Only RAM      : 1
 8x6-bit single-port distributed Read Only RAM         : 1
 8x8-bit single-port distributed Read Only RAM         : 3
# MACs                                                 : 1
 10x10-to-21-bit MAC                                   : 1
# Multipliers                                          : 22
 10x10-bit multiplier                                  : 1
 8x5-bit multiplier                                    : 6
 8x6-bit multiplier                                    : 3
 8x7-bit multiplier                                    : 9
 8x8-bit multiplier                                    : 3
# Adders/Subtractors                                   : 262
 10-bit adder                                          : 10
 10-bit subtractor                                     : 3
 16-bit adder                                          : 16
 16-bit subtractor                                     : 17
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 100
 20-bit adder carry in                                 : 100
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 4-bit adder carry in                                  : 5
 5-bit adder                                           : 3
 6-bit adder                                           : 1
 7-bit adder                                           : 1
# Adder Trees                                          : 1
 25-bit / 10-inputs adder tree                         : 1
# Counters                                             : 19
 10-bit up counter                                     : 4
 12-bit up counter                                     : 1
 13-bit up counter                                     : 1
 15-bit up counter                                     : 1
 16-bit up counter                                     : 2
 23-bit down counter                                   : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 8-bit up counter                                      : 2
# Registers                                            : 2784
 Flip-Flops                                            : 2784
# Comparators                                          : 334
 10-bit comparator lessequal                           : 2
 11-bit comparator lessequal                           : 1
 13-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 16-bit comparator equal                               : 3
 16-bit comparator greater                             : 2
 16-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 138
 21-bit comparator lessequal                           : 10
 22-bit comparator lessequal                           : 10
 23-bit comparator lessequal                           : 11
 24-bit comparator lessequal                           : 10
 25-bit comparator lessequal                           : 4
 26-bit comparator lessequal                           : 4
 27-bit comparator lessequal                           : 4
 28-bit comparator lessequal                           : 3
 29-bit comparator lessequal                           : 3
 3-bit comparator greater                              : 1
 30-bit comparator lessequal                           : 3
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
 33-bit comparator lessequal                           : 2
 34-bit comparator lessequal                           : 2
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 1
 5-bit comparator greater                              : 6
 5-bit comparator lessequal                            : 4
 6-bit comparator lessequal                            : 2
 8-bit comparator greater                              : 2
 8-bit comparator lessequal                            : 94
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 4365
 1-bit 12-to-1 multiplexer                             : 3
 1-bit 2-to-1 multiplexer                              : 4120
 10-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 3
 20-bit 2-to-1 multiplexer                             : 15
 32-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 5
 4-bit 7-to-1 multiplexer                              : 1
 48-bit 2-to-1 multiplexer                             : 12
 5-bit 2-to-1 multiplexer                              : 37
 6-bit 2-to-1 multiplexer                              : 5
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 139
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 7-to-1 multiplexer                              : 4
# FSMs                                                 : 6
# Xors                                                 : 108
 1-bit xor2                                            : 58
 1-bit xor3                                            : 28
 1-bit xor4                                            : 16
 1-bit xor5                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rgb_r_m2_0> (without init value) has a constant value of 0 in block <rgb2ycbcr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_r_m2_1> (without init value) has a constant value of 0 in block <rgb2ycbcr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_r_m2_2> (without init value) has a constant value of 0 in block <rgb2ycbcr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_r_m2_3> (without init value) has a constant value of 0 in block <rgb2ycbcr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_r_m2_4> (without init value) has a constant value of 0 in block <rgb2ycbcr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_r_m2_5> (without init value) has a constant value of 0 in block <rgb2ycbcr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_r_m2_6> (without init value) has a constant value of 0 in block <rgb2ycbcr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_b_m1_0> (without init value) has a constant value of 0 in block <rgb2ycbcr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_b_m1_1> (without init value) has a constant value of 0 in block <rgb2ycbcr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_b_m1_2> (without init value) has a constant value of 0 in block <rgb2ycbcr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_b_m1_3> (without init value) has a constant value of 0 in block <rgb2ycbcr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_b_m1_4> (without init value) has a constant value of 0 in block <rgb2ycbcr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_b_m1_5> (without init value) has a constant value of 0 in block <rgb2ycbcr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rgb_b_m1_6> (without init value) has a constant value of 0 in block <rgb2ycbcr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <udp_tx_byte_num_0> (without init value) has a constant value of 0 in block <img_data_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_byte_num_1> (without init value) has a constant value of 0 in block <img_data_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_byte_num_2> (without init value) has a constant value of 0 in block <img_data_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_byte_num_4> (without init value) has a constant value of 0 in block <img_data_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_byte_num_5> (without init value) has a constant value of 0 in block <img_data_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_byte_num_6> (without init value) has a constant value of 0 in block <img_data_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_byte_num_7> (without init value) has a constant value of 0 in block <img_data_pkt>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_tx_byte_num_9> (without init value) has a constant value of 0 in block <img_data_pkt>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <eth_head_0_6> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_6> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_1> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_1> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_6> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_6> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_1> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_1> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_7> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_7> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_2> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_2> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_3> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_3> 
INFO:Xst:2261 - The FF/Latch <eth_head_0_0> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_0> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_3> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_3> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_3> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_3> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_0> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_0> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_3> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_3> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_7> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_7> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_4> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_4> 
INFO:Xst:2261 - The FF/Latch <eth_head_0_1> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_1> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_4> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_4> 
INFO:Xst:2261 - The FF/Latch <eth_head_0_5> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_5> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_5> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_5> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_0> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_0> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_1> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_1> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_6> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_6> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_1> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_1> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_5> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_5> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_5> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_5> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_2> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_2> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_2> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_2> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_2> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_2> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_6> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_6> 
INFO:Xst:2261 - The FF/Latch <eth_head_0_3> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_3> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_6> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_6> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_6> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_6> 
INFO:Xst:2261 - The FF/Latch <eth_head_0_7> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_7> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_7> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_7> 
INFO:Xst:2261 - The FF/Latch <eth_head_0_4> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_4> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_7> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_7> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_2> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_2> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_7> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_7> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_4> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_4> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_0> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_0> 
INFO:Xst:2261 - The FF/Latch <eth_head_3_3> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_21_3> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_0> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_0> 
INFO:Xst:2261 - The FF/Latch <eth_head_5_4> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_23_4> 
INFO:Xst:2261 - The FF/Latch <eth_head_2_4> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_20_4> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_1> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_1> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_0> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_0> 
INFO:Xst:2261 - The FF/Latch <eth_head_1_5> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_19_5> 
INFO:Xst:2261 - The FF/Latch <eth_head_0_2> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_18_2> 
INFO:Xst:2261 - The FF/Latch <eth_head_4_5> in Unit <arp_tx> is equivalent to the following FF/Latch, which will be removed : <arp_data_22_5> 
INFO:Xst:2261 - The FF/Latch <rgb_b_m1_7> in Unit <rgb2ycbcr> is equivalent to the following FF/Latch, which will be removed : <rgb_b_m1_12> 
INFO:Xst:2261 - The FF/Latch <rgb_b_m1_8> in Unit <rgb2ycbcr> is equivalent to the following FF/Latch, which will be removed : <rgb_b_m1_13> 
INFO:Xst:2261 - The FF/Latch <rgb_b_m1_9> in Unit <rgb2ycbcr> is equivalent to the following FF/Latch, which will be removed : <rgb_b_m1_14> 
INFO:Xst:2261 - The FF/Latch <rgb_r_m2_7> in Unit <rgb2ycbcr> is equivalent to the following FF/Latch, which will be removed : <rgb_r_m2_12> 
INFO:Xst:2261 - The FF/Latch <rgb_r_m2_8> in Unit <rgb2ycbcr> is equivalent to the following FF/Latch, which will be removed : <rgb_r_m2_13> 
INFO:Xst:2261 - The FF/Latch <rgb_r_m2_9> in Unit <rgb2ycbcr> is equivalent to the following FF/Latch, which will be removed : <rgb_r_m2_14> 
INFO:Xst:2261 - The FF/Latch <udp_tx_byte_num_8> in Unit <img_data_pkt> is equivalent to the following FF/Latch, which will be removed : <udp_tx_byte_num_10> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m2_10> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m2_10> <u_vip_bin/u_rgb2ycbcr/rgb_r_m2_10> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m2_11> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m2_11> <u_vip_bin/u_rgb2ycbcr/rgb_r_m2_11> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m2_7> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m2_7> <u_vip_bin/u_rgb2ycbcr/rgb_r_m2_7> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m2_8> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m2_8> <u_vip_bin/u_rgb2ycbcr/rgb_r_m2_8> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m2_9> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m2_9> <u_vip_bin/u_rgb2ycbcr/rgb_r_m2_9> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/pre_frame_de_d_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/pre_frame_de_d_0> <u_vip_bin/u_rgb2ycbcr/pre_frame_de_d_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/pre_frame_hsync_d_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/pre_frame_hsync_d_0> <u_vip_bin/u_rgb2ycbcr/pre_frame_hsync_d_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m1_10> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m1_10> <u_vip_bin/u_rgb2ycbcr/rgb_b_m1_10> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m1_11> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m1_11> <u_vip_bin/u_rgb2ycbcr/rgb_b_m1_11> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m1_7> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m1_7> <u_vip_bin/u_rgb2ycbcr/rgb_b_m1_7> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m1_8> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m1_8> <u_vip_bin/u_rgb2ycbcr/rgb_b_m1_8> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m1_9> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m1_9> <u_vip_bin/u_rgb2ycbcr/rgb_b_m1_9> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/pre_frame_vsync_d_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/pre_frame_vsync_d_0> <u_vip_bin/u_rgb2ycbcr/pre_frame_vsync_d_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/pre_frame_vsync_d_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/pre_frame_vsync_d_1> <u_vip_bin/u_rgb2ycbcr/pre_frame_vsync_d_1> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/pre_frame_hsync_d_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/pre_frame_hsync_d_1> <u_vip_bin/u_rgb2ycbcr/pre_frame_hsync_d_1> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/pre_frame_de_d_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/pre_frame_de_d_1> <u_vip_bin/u_rgb2ycbcr/pre_frame_de_d_1> 
WARNING:Xst:1710 - FF/Latch <ip_head_154> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_144> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_134> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_124> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_114> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_104> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_94> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_153> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_133> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_123> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_113> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_103> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_93> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_83> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_152> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_142> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_132> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_122> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_112> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_92> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_82> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_151> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_141> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_131> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_121> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_74> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_64> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_54> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_44> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_218> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_04> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_73> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_63> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_53> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_43> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_34> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_217> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_118> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_03> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_51> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_32> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_210> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_01> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_7> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_6> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_5> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_4> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_3> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_2> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_1> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_0> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_162> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_315> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_295> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_285> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_275> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_265> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_255> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_245> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_294> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_284> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_274> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_264> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_254> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_244> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_313> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_293> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_283> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_273> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_253> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_312> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_302> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_292> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_282> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_272> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_252> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_242> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_111> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_101> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_91> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_81> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_235> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_225> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_215> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_195> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_185> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_175> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_224> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_204> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_184> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_174> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_164> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_233> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_223> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_213> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_203> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_193> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_183> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_173> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_163> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_212> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_192> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_head_182> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr1_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr1_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr1_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr1_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr1_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr1_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr1_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr1_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb1_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb1_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb1_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb1_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb1_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb1_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb1_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb1_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb0_15> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb0_14> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb0_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb0_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb0_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb0_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb0_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cb0_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr0_15> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr0_14> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr0_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr0_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr0_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr0_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr0_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/img_cr0_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m2_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m2_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m2_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m2_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m2_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m2_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m2_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m2_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m2_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m2_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m2_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m2_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m2_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_14> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m2_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_14> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_g_m1_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m1_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m1_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m1_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m1_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m1_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m1_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m1_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m1_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m1_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m1_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m1_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m1_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m1_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m1_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m1_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m1_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m1_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m1_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_b_m1_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m2_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m2_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m2_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m2_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/rgb_r_m2_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_r_m1_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_r_m1_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_r_m1_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_r_m1_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_r_m1_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_r_m1_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_r_m1_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_r_m1_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_r_m1_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_r_m1_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_r_m1_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_r_m1_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_r_m1_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_r_m1_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m1_14> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_g_m2_14> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_b_m2_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_b_m2_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_b_m2_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_b_m2_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_b_m2_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_b_m2_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_b_m2_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_b_m2_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_b_m2_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_b_m2_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_b_m2_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_b_m2_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/rgb_b_m2_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr0_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr0_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr0_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr0_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr0_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr0_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr0_14> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr0_15> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb0_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb0_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb0_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb0_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb0_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb0_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb0_14> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb0_15> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb1_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb1_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb1_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb1_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb1_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb1_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb1_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cb1_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr1_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr1_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr1_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr1_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr1_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr1_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr1_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_rgb2ycbcr/img_cr1_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_r_m1_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_r_m1_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_r_m1_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_r_m1_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_r_m1_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_r_m1_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_r_m1_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_r_m1_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_r_m1_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_r_m1_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_r_m1_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_r_m1_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_r_m1_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_r_m1_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m1_14> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_g_m2_14> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_b_m2_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_b_m2_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_b_m2_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_b_m2_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_b_m2_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_b_m2_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_b_m2_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_b_m2_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_b_m2_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_b_m2_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_b_m2_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_b_m2_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/rgb_b_m2_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr0_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr0_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr0_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr0_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr0_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr0_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr0_14> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr0_15> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb0_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb0_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb0_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb0_11> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb0_12> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb0_13> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb0_14> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb0_15> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb1_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb1_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb1_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb1_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb1_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb1_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb1_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cb1_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr1_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr1_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr1_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr1_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr1_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr1_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr1_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_rgb2ycbcr/img_cr1_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_binarization/ycbcr_de_d> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_binarization/ycbcr_vsync_d> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_binarization/ycbcr_hsync_d> of sequential type is unconnected in block <ov5640_udp_pc>.
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/pre_frame_vsync_d_2> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/pre_frame_vsync_d_2> <u_vip_bin/u_rgb2ycbcr/pre_frame_vsync_d_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/pre_frame_hsync_d_2> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/pre_frame_hsync_d_2> <u_vip_bin/u_rgb2ycbcr/pre_frame_hsync_d_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/pre_frame_de_d_2> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/pre_frame_de_d_2> <u_vip_bin/u_rgb2ycbcr/pre_frame_de_d_2> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <cur_state[1:7]> with user encoding.
---------------------
 State   | Encoding
---------------------
 0000001 | 0000001
 0000010 | 0000010
 0000100 | 0000100
 0001000 | 0001000
 0010000 | 0010000
 0100000 | 0100000
 1000000 | 1000000
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <cur_state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 00010 | 00010
 00100 | 00100
 01000 | 01000
 10000 | 10000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_eth_top/u_udp/u_udp_tx/FSM_5> on signal <cur_state[1:7]> with user encoding.
---------------------
 State   | Encoding
---------------------
 0000001 | 0000001
 0000010 | 0000010
 0000100 | 0000100
 0001000 | 0001000
 0010000 | 0010000
 0100000 | 0100000
 1000000 | 1000000
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_eth_top/u_arp/u_arp_tx/FSM_3> on signal <cur_state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00001 | 00001
 00010 | 00010
 00100 | 00100
 01000 | 01000
 10000 | 10000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_top_remote_rcv/u_remote_rcv/FSM_1> on signal <cur_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 011
 01000 | 010
 10000 | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u_i2c_dri/FSM_0> on signal <cur_state[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 00000001 | 000
 00000010 | 001
 00000100 | 011
 00001000 | 010
 00010000 | 110
 00100000 | 111
 01000000 | 101
 10000000 | 100
----------------------
WARNING:Xst:1710 - FF/Latch <seg_led_7> (without init value) has a constant value of 1 in block <seg_led>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <check_buffer_20> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_21> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_22> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_23> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_24> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_25> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_26> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_27> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_28> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_29> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_30> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <check_buffer_31> (without init value) has a constant value of 0 in block <udp_tx>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_20> (without init value) has a constant value of 0 in block <seg_led>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <num_22> (without init value) has a constant value of 0 in block <seg_led>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_data_14> (without init value) has a constant value of 0 in block <i2c_ov5640_rgb565_cfg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_data_23> (without init value) has a constant value of 0 in block <i2c_ov5640_rgb565_cfg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_0> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_0> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_0> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_1> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_1> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m0_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m0_1> <u_vip_bin/u_rgb2ycbcr/rgb_b_m0_1> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_0> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m0_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m0_0> <u_vip_bin/u_rgb2ycbcr/rgb_b_m0_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_1> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_1> 
INFO:Xst:2261 - The FF/Latch <tx_data_num_0> in Unit <udp_tx> is equivalent to the following 2 FFs/Latches, which will be removed : <total_num_0> <udp_num_0> 
INFO:Xst:2261 - The FF/Latch <tx_data_num_1> in Unit <udp_tx> is equivalent to the following 2 FFs/Latches, which will be removed : <total_num_1> <udp_num_1> 
INFO:Xst:2261 - The FF/Latch <tx_data_num_2> in Unit <udp_tx> is equivalent to the following FF/Latch, which will be removed : <udp_num_2> 
INFO:Xst:2261 - The FF/Latch <num_21> in Unit <seg_led> is equivalent to the following FF/Latch, which will be removed : <num_23> 
WARNING:Xst:1989 - Unit <seg_led>: instances <data[19]_PWR_28_o_mod_6>, <data[19]_PWR_28_o_mod_8> of unit <mod_20u_4u> are equivalent, second instance is removed
WARNING:Xst:2677 - Node <u_i2c_dri/i2c_ack> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_eth_top/u_udp/u_udp_rx/rec_en> of sequential type is unconnected in block <ov5640_udp_pc>.

Optimizing unit <ov5640_udp_pc> ...

Optimizing unit <rgmii_rx> ...

Optimizing unit <udp_tx> ...

Optimizing unit <arp_tx> ...

Optimizing unit <eth_ctrl> ...

Optimizing unit <cmos_capture_data> ...

Optimizing unit <seg_led> ...
INFO:Xst:2261 - The FF/Latch <num_12> in Unit <seg_led> is equivalent to the following FF/Latch, which will be removed : <num_16> 
INFO:Xst:2261 - The FF/Latch <num_14> in Unit <seg_led> is equivalent to the following FF/Latch, which will be removed : <num_18> 
INFO:Xst:2261 - The FF/Latch <num_15> in Unit <seg_led> is equivalent to the following FF/Latch, which will be removed : <num_19> 
INFO:Xst:2261 - The FF/Latch <num_13> in Unit <seg_led> is equivalent to the following FF/Latch, which will be removed : <num_17> 
INFO:Xst:2261 - The FF/Latch <num_12> in Unit <seg_led> is equivalent to the following FF/Latch, which will be removed : <num_16> 
INFO:Xst:2261 - The FF/Latch <num_13> in Unit <seg_led> is equivalent to the following FF/Latch, which will be removed : <num_17> 
INFO:Xst:2261 - The FF/Latch <num_14> in Unit <seg_led> is equivalent to the following FF/Latch, which will be removed : <num_18> 
INFO:Xst:2261 - The FF/Latch <num_15> in Unit <seg_led> is equivalent to the following FF/Latch, which will be removed : <num_19> 

Optimizing unit <mod_20u_4u> ...

Optimizing unit <remote_rcv> ...

Optimizing unit <led_ctrl> ...

Optimizing unit <rotame_dispose> ...

Optimizing unit <vip_matrix_generate_3x3_8bit> ...

Optimizing unit <line_shift_ram_8bit> ...

Optimizing unit <median_filter_3x3> ...

Optimizing unit <sort3> ...

Optimizing unit <vip_sobel_edge_detector> ...

Optimizing unit <img_data_pkt> ...

Optimizing unit <i2c_ov5640_rgb565_cfg> ...
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_231> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_221> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_211> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_181> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_171> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_161> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_311> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_301> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_291> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_281> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_271> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_251> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_15> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_14> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_13> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_12> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_11> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_9> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_7> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_6> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_5> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_4> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_2> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_1> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_0> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_top_remote_rcv/u_seg_led/num_14> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_top_remote_rcv/u_seg_led/num_12> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_top_remote_rcv/u_seg_led/num_10> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_i2c_dri/addr_t_15> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_i2c_dri/addr_t_6> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/udp_num_15> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/udp_num_14> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/udp_num_13> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/udp_num_12> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/udp_num_11> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/udp_num_9> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/udp_num_7> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/udp_num_6> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/udp_num_5> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/total_num_15> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/total_num_14> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/total_num_13> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/total_num_12> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/total_num_11> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/total_num_9> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/total_num_7> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/total_num_6> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_76> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_66> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_127> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_06> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_156> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_146> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_136> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_126> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_116> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_96> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/pre_frame_vsync_d_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/pre_frame_vsync_d_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_rgb2ycbcr/pre_frame_vsync_d_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/i2c_data_r_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/i2c_data_r_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/i2c_data_r_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/i2c_data_r_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/i2c_data_r_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/i2c_data_r_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/i2c_data_r_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/i2c_data_r_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/data_r_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/data_r_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/data_r_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/data_r_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/data_r_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/data_r_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/data_r_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_dri/data_r_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_top_remote_rcv/u_remote_rcv/data_en> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_rotame_dispose/frame_valid_out> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/per_frame_clken_r_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/per_frame_vsync_r_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/per_frame_vsync_r_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/per_frame_clken_r_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/per_frame_vsync_r_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/per_frame_vsync_r_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_vsync_r_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_vsync_r_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_vsync_r_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_clken_r_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_clken_r_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_clken_r_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_vsync_r_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_vsync_r_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_vsync_r_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_clken_r_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_clken_r_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_clken_r_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/mid_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/mid_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/min_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_7/max_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/min_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_6/mid_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/min_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_5/max_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/mid_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_4/max_data_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/per_frame_vsync_r_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/per_frame_vsync_r_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/per_frame_clken_r_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_clken_r_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_clken_r_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_clken_r_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_clken_r_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_clken_r_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_clken_r_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_clken_r_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_clken_r_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_clken_r_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_clken_r_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_clken_r_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_vsync_r_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_vsync_r_9> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_vsync_r_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_vsync_r_7> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_vsync_r_6> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_vsync_r_5> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_vsync_r_4> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_vsync_r_3> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_vsync_r_2> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_vsync_r_1> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_vsync_r_0> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_i2c_cfg/init_done> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:1710 - FF/Latch <u_eth_top/u_udp/u_udp_tx/check_buffer_19> (without init value) has a constant value of 0 in block <ov5640_udp_pc>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <u_vip_sobel/u_rgb2ycbcr/img_y1_0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_rgb2ycbcr/img_y1_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_5> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_5> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_5> 
INFO:Xst:2261 - The FF/Latch <u_vip_sobel/u_rgb2ycbcr/img_y1_1> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_rgb2ycbcr/img_y1_1> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_6> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_6> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_6> 
INFO:Xst:2261 - The FF/Latch <u_vip_sobel/u_rgb2ycbcr/img_y1_2> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_rgb2ycbcr/img_y1_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_7> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_7> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_7> 
INFO:Xst:2261 - The FF/Latch <u_vip_sobel/u_rgb2ycbcr/img_y1_3> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_rgb2ycbcr/img_y1_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_8> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_8> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_8> 
INFO:Xst:2261 - The FF/Latch <u_vip_sobel/u_rgb2ycbcr/img_y1_4> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_rgb2ycbcr/img_y1_4> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_9> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_9> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_9> 
INFO:Xst:2261 - The FF/Latch <u_vip_sobel/u_rgb2ycbcr/img_y1_5> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_rgb2ycbcr/img_y1_5> 
INFO:Xst:2261 - The FF/Latch <u_vip_sobel/u_rgb2ycbcr/img_y1_6> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_rgb2ycbcr/img_y1_6> 
INFO:Xst:2261 - The FF/Latch <u_vip_sobel/u_rgb2ycbcr/img_y1_7> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_rgb2ycbcr/img_y1_7> 
INFO:Xst:2261 - The FF/Latch <u_eth_top/u_udp/u_udp_tx/udp_num_3> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_eth_top/u_udp/u_udp_tx/total_num_4> <u_eth_top/u_udp/u_udp_tx/total_num_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_0> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_1> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_1> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_2> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_2> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_3> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_3> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_4> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_4> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_4> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_5> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_5> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_5> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_6> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_6> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_6> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_7> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_7> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_7> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_8> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_8> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_8> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_9> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_9> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d1_9> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y0_8> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y0_8> <u_vip_bin/u_rgb2ycbcr/img_y0_8> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y0_9> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y0_9> <u_vip_bin/u_rgb2ycbcr/img_y0_9> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_0> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_1> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_1> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_2> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_2> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_3> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_3> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_4> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_4> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_4> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_5> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_5> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_5> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_6> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_6> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_6> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_7> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_7> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_7> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_8> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_8> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_8> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_9> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_9> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_9> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_10> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_10> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_10> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_11> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_11> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_11> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_12> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_12> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_12> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_13> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_13> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_13> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_14> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_14> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_14> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_15> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_15> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_15> 
INFO:Xst:2261 - The FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_106> in Unit <ov5640_udp_pc> is equivalent to the following 3 FFs/Latches, which will be removed : <u_eth_top/u_udp/u_udp_tx/ip_head_86> <u_eth_top/u_udp/u_udp_tx/ip_head_261> <u_eth_top/u_udp/u_udp_tx/ip_head_241> 
INFO:Xst:2261 - The FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_35> in Unit <ov5640_udp_pc> is equivalent to the following 24 FFs/Latches, which will be removed : <u_eth_top/u_udp/u_udp_tx/ip_head_119> <u_eth_top/u_udp/u_udp_tx/ip_head_71> <u_eth_top/u_udp/u_udp_tx/ip_head_61> <u_eth_top/u_udp/u_udp_tx/ip_head_41> <u_eth_top/u_udp/u_udp_tx/ip_head_110> <u_eth_top/u_udp/u_udp_tx/ip_head_84> <u_eth_top/u_udp/u_udp_tx/ip_head_143> <u_eth_top/u_udp/u_udp_tx/ip_head_102> <u_eth_top/u_udp/u_udp_tx/ip_head_205> <u_eth_top/u_udp/u_udp_tx/ip_head_165> <u_eth_top/u_udp/u_udp_tx/ip_head_234> <u_eth_top/u_udp/u_udp_tx/ip_head_214> <u_eth_top/u_udp/u_udp_tx/ip_head_194> <u_eth_top/u_udp/u_udp_tx/ip_head_232> <u_eth_top/u_udp/u_udp_tx/ip_head_222> <u_eth_top/u_udp/u_udp_tx/ip_head_202> <u_eth_top/u_udp/u_udp_tx/ip_head_172> <u_eth_top/u_udp/u_udp_tx/ip_head_305> <u_eth_top/u_udp/u_udp_tx/ip_head_314> <u_eth_top/u_udp/u_udp_tx/ip_head_304> <u_eth_top/u_udp/u_udp_tx/ip_head_303> <u_eth_top/u_udp/u_udp_tx/ip_head_263>
   <u_eth_top/u_udp/u_udp_tx/ip_head_243> <u_eth_top/u_udp/u_udp_tx/ip_head_262> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_0> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_1> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_1> 
INFO:Xst:2261 - The FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_46> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_eth_top/u_udp/u_udp_tx/ip_head_37> <u_eth_top/u_udp/u_udp_tx/ip_head_191> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_2> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_2> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_3> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_3> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_4> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_4> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_4> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_5> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_5> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_5> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m0_10> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m0_10> <u_vip_bin/u_rgb2ycbcr/rgb_b_m0_10> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_6> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_6> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_6> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m0_11> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m0_11> <u_vip_bin/u_rgb2ycbcr/rgb_b_m0_11> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_7> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_7> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_7> 
INFO:Xst:2261 - The FF/Latch <u_eth_top/u_udp/u_udp_tx/ip_head_56> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_eth_top/u_udp/u_udp_tx/ip_head_201> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m0_12> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m0_12> <u_vip_bin/u_rgb2ycbcr/rgb_b_m0_12> 
INFO:Xst:2261 - The FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_3> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_eth_top/u_udp/u_udp_tx/udp_num_4> <u_eth_top/u_udp/u_udp_tx/total_num_5> 
INFO:Xst:2261 - The FF/Latch <u_eth_top/u_udp/u_udp_tx/tx_data_num_8> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_eth_top/u_udp/u_udp_tx/tx_data_num_10> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_0> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_1> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_1> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_2> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_2> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_0> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_3> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_3> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_1> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_1> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_4> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_4> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_4> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_2> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_2> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_5> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_5> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_5> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_6> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_6> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_6> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_7> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_7> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_7> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_2> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_2> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_3> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_3> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_4> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_4> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_4> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_5> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_5> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_5> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_6> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_6> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_6> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_7> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_7> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_7> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_0> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y0_10> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y0_10> <u_vip_bin/u_rgb2ycbcr/img_y0_10> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_8> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_8> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_8> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_1> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_1> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y0_11> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y0_11> <u_vip_bin/u_rgb2ycbcr/img_y0_11> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_g_m0_9> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_g_m0_9> <u_vip_bin/u_rgb2ycbcr/rgb_g_m0_9> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_2> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_2> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y0_12> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y0_12> <u_vip_bin/u_rgb2ycbcr/img_y0_12> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m0_2> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m0_2> <u_vip_bin/u_rgb2ycbcr/rgb_b_m0_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_3> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_3> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y0_13> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y0_13> <u_vip_bin/u_rgb2ycbcr/img_y0_13> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m0_3> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m0_3> <u_vip_bin/u_rgb2ycbcr/rgb_b_m0_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_4> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_4> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_4> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y0_14> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y0_14> <u_vip_bin/u_rgb2ycbcr/img_y0_14> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m0_4> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m0_4> <u_vip_bin/u_rgb2ycbcr/rgb_b_m0_4> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_5> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_5> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_5> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y0_15> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y0_15> <u_vip_bin/u_rgb2ycbcr/img_y0_15> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m0_5> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m0_5> <u_vip_bin/u_rgb2ycbcr/rgb_b_m0_5> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_6> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_6> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_6> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m0_6> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m0_6> <u_vip_bin/u_rgb2ycbcr/rgb_b_m0_6> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_7> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_7> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_7> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m0_7> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m0_7> <u_vip_bin/u_rgb2ycbcr/rgb_b_m0_7> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m0_8> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m0_8> <u_vip_bin/u_rgb2ycbcr/rgb_b_m0_8> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_b_m0_9> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_b_m0_9> <u_vip_bin/u_rgb2ycbcr/rgb_b_m0_9> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_2> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_2> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_3> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_3> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_4> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_4> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_4> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_5> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_5> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_5> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_6> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_6> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_6> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_7> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_7> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_7> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_10> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_10> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_10> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_8> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_8> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_8> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_11> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_11> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_11> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_9> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_9> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_9> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_12> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_12> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_12> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_13> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_13> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_13> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/rgb_r_m0_14> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_sobel/u_rgb2ycbcr/rgb_r_m0_14> <u_vip_bin/u_rgb2ycbcr/rgb_r_m0_14> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_0> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_1> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_1> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_2> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_2> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_3> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_3> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_4> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_4> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/ram_rd_addr_d0_4> 
INFO:Xst:3203 - The FF/Latch <u_eth_top/u_arp/u_arp_tx/arp_data_7_1> in Unit <ov5640_udp_pc> is the opposite to the following FF/Latch, which will be removed : <u_eth_top/u_arp/u_arp_tx/arp_data_7_0> 
INFO:Xst:2261 - The FF/Latch <u_top_remote_rcv/u_seg_led/num_21> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_top_remote_rcv/u_seg_led/num_15> <u_top_remote_rcv/u_seg_led/num_13> 

Mapping all equations...
WARNING:Xst:2677 - Node <u_eth_top/u_udp/u_udp_tx/udp_num_10> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_eth_top/u_udp/u_udp_tx/udp_num_8> of sequential type is unconnected in block <ov5640_udp_pc>.
WARNING:Xst:2677 - Node <u_eth_top/u_udp/u_udp_tx/total_num_8> of sequential type is unconnected in block <ov5640_udp_pc>.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/per_frame_href_r_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/per_frame_href_r_0> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/per_frame_href_r_0> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/row3_data_0> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/per_frame_clken_r_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/per_frame_clken_r_0> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/per_frame_clken_r_0> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_1> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/row3_data_1> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_2> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/row3_data_2> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_3> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/row3_data_3> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_4> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/row3_data_4> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_5> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/row3_data_5> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_6> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/row3_data_6> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_7> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/row3_data_7> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y1_0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y1_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y1_1> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y1_1> 
INFO:Xst:2261 - The FF/Latch <u_cmos_capture_data/cam_vsync_d0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_img_data_pkt/img_vsync_d0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y1_2> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y1_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y1_3> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y1_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y1_4> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y1_4> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y1_5> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y1_5> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y1_6> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y1_6> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_rgb2ycbcr/img_y1_7> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_rgb2ycbcr/img_y1_7> 
INFO:Xst:2261 - The FF/Latch <u_cmos_capture_data/cam_href_d0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_img_data_pkt/img_data_en_d0> 
INFO:Xst:2261 - The FF/Latch <u_cmos_capture_data/cam_vsync_d1> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_img_data_pkt/img_vsync_d1> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_0> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_1> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_1> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_2> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_2> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_3> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_3> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_4> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_4> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_5> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_5> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_6> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_6> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_7> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/row3_data_7> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/per_frame_href_r_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/per_frame_href_r_1> <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/per_frame_href_r_1> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p33_0> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_1> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p33_1> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_2> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p33_2> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_3> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p33_3> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_4> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p33_4> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_5> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p33_5> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_6> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p33_6> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_7> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p33_7> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p32_0> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_1> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p32_1> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_2> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p32_2> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_3> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p32_3> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_4> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p32_4> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_5> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p32_5> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_6> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p32_6> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_7> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p32_7> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_href_r_0> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_href_r_0> <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_href_r_0> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_0> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_1> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_1> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_2> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_2> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_3> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_3> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_4> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_4> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_5> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_5> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_6> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_6> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_7> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p33_7> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_0> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_1> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_1> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_2> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_2> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_3> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_3> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_4> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_4> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_5> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_5> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_6> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_6> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_7> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p32_7> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_href_r_1> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_href_r_1> <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_href_r_1> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p31_0> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_1> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p31_1> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_2> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p31_2> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_3> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p31_3> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_4> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p31_4> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_5> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p31_5> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_6> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p31_6> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_7> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_sobel/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/matrix_p31_7> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_href_r_2> in Unit <ov5640_udp_pc> is equivalent to the following 2 FFs/Latches, which will be removed : <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_href_r_2> <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_href_r_2> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_0> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_1> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_1> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_2> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_2> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_3> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_3> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_4> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_4> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_5> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_5> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_6> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_6> 
INFO:Xst:2261 - The FF/Latch <u_vip_bin/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_7> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/matrix_p31_7> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_1> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_1> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_2> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_3> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_4> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_4> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_5> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_5> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_6> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_6> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_7> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/min_data_7> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_1> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_1> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_2> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_3> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_4> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_4> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_5> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_5> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_6> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_6> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_7> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/mid_data_7> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_0> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_0> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_1> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_1> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_2> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_2> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_3> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_3> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_4> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_4> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_5> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_5> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_6> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_6> 
INFO:Xst:2261 - The FF/Latch <u_vip/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_7> in Unit <ov5640_udp_pc> is equivalent to the following FF/Latch, which will be removed : <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/u_sort3_3/max_data_7> 
Found area constraint ratio of 100 (+ 5) on block ov5640_udp_pc, actual ratio is 48.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <u_img_data_pkt/async_fifo_2048x8b_inst/your_instance_name> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
FlipFlop u_eth_top/u_arp/u_arp_rx/cnt_1 has been replicated 1 time(s)
FlipFlop u_eth_top/u_arp/u_arp_rx/cnt_2 has been replicated 1 time(s)
FlipFlop u_eth_top/u_arp/u_arp_rx/cnt_3 has been replicated 1 time(s)
FlipFlop u_eth_top/u_arp/u_arp_rx/cnt_4 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <ov5640_udp_pc> :
	Found 3-bit shift register for signal <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_7>.
	Found 3-bit shift register for signal <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_6>.
	Found 3-bit shift register for signal <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_5>.
	Found 3-bit shift register for signal <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_4>.
	Found 3-bit shift register for signal <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_3>.
	Found 3-bit shift register for signal <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_2>.
	Found 3-bit shift register for signal <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_1>.
	Found 3-bit shift register for signal <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_0>.
	Found 2-bit shift register for signal <u_vip/u_vip_gray_median_filter/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/clken_dly_1>.
	Found 4-bit shift register for signal <u_vip_bin/u_vip_gray_median_filter/u_median_filter_3x3/median_frame_href_r_2>.
	Found 8-bit shift register for signal <u_vip_sobel/u_vip_sobel_edge_detector/per_frame_href_r_10>.
Unit <ov5640_udp_pc> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1763
 Flip-Flops                                            : 1763
# Shift Registers                                      : 11
 2-bit shift register                                  : 1
 3-bit shift register                                  : 8
 4-bit shift register                                  : 1
 8-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ov5640_udp_pc.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5287
#      GND                         : 23
#      INV                         : 110
#      LUT1                        : 113
#      LUT2                        : 563
#      LUT3                        : 563
#      LUT4                        : 415
#      LUT5                        : 721
#      LUT6                        : 1057
#      MUXCY                       : 825
#      MUXF7                       : 78
#      MUXF8                       : 18
#      VCC                         : 22
#      XORCY                       : 779
# FlipFlops/Latches                : 2089
#      FD                          : 147
#      FDC                         : 786
#      FDCE                        : 824
#      FDE                         : 99
#      FDP                         : 30
#      FDPE                        : 172
#      FDR                         : 6
#      FDRE                        : 14
#      IDDR2                       : 5
#      ODDR2                       : 6
# RAMS                             : 22
#      RAMB16BWER                  : 16
#      RAMB8BWER                   : 6
# Shift Registers                  : 24
#      SRLC16E                     : 24
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 45
#      IBUF                        : 17
#      IBUFG                       : 2
#      OBUF                        : 25
#      OBUFT                       : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2089  out of  18224    11%  
 Number of Slice LUTs:                 3566  out of   9112    39%  
    Number used as Logic:              3542  out of   9112    38%  
    Number used as Memory:               24  out of   2176     1%  
       Number used as SRL:               24

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4263
   Number with an unused Flip Flop:    2174  out of   4263    50%  
   Number with an unused LUT:           697  out of   4263    16%  
   Number of fully used LUT-FF pairs:  1392  out of   4263    32%  
   Number of unique control sets:        69

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  46  out of    186    24%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               19  out of     32    59%  
    Number using Block RAM only:         19
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of DSP48A1s:                      2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------+-------+
Clock Signal                         | Clock buffer(FF name)  | Load  |
-------------------------------------+------------------------+-------+
cam_pclk                             | BUFGP                  | 965   |
eth_rxc                              | IBUFG+BUFG             | 948   |
u_i2c_dri/dri_clk                    | BUFG                   | 85    |
sys_clk                              | DCM_SP:CLK0            | 55    |
u_top_remote_rcv/u_seg_led/dri_clk   | BUFG                   | 46    |
u_top_remote_rcv/u_remote_rcv/div_clk| BUFG                   | 48    |
-------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.721ns (Maximum Frequency: 102.870MHz)
   Minimum input arrival time before clock: 5.530ns
   Maximum output required time after clock: 5.098ns
   Maximum combinational path delay: 7.277ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cam_pclk'
  Clock period: 9.721ns (frequency: 102.870MHz)
  Total number of paths / destination ports: 80611 / 1996
-------------------------------------------------------------------------
Delay:               9.721ns (Levels of Logic = 2)
  Source:            u_vip_sobel/u_vip_sobel_edge_detector/gy_data_9 (FF)
  Destination:       u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_20 (FF)
  Source Clock:      cam_pclk rising
  Destination Clock: cam_pclk rising

  Data Path: u_vip_sobel/u_vip_sobel_edge_detector/gy_data_9 to u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  u_vip_sobel/u_vip_sobel_edge_detector/gy_data_9 (u_vip_sobel/u_vip_sobel_edge_detector/gy_data_9)
     DSP48A1:B9->M19       1   3.894   0.681  u_vip_sobel/u_vip_sobel_edge_detector/Mmult_gy_data[9]_gy_data[9]_MuLt_23_OUT (u_vip_sobel/u_vip_sobel_edge_detector/gy_data[9]_gy_data[9]_MuLt_23_OUT<19>)
     DSP48A1:C19->P20      1   3.141   0.681  u_vip_sobel/u_vip_sobel_edge_detector/Maddsub_gx_data[9]_gx_data[9]_MuLt_22_OUT (u_vip_sobel/u_vip_sobel_edge_detector/n0097<20>)
     FDC:D                     0.074          u_vip_sobel/u_vip_sobel_edge_detector/gxy_square_20
    ----------------------------------------
    Total                      9.721ns (7.634ns logic, 2.087ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_rxc'
  Clock period: 8.873ns (frequency: 112.700MHz)
  Total number of paths / destination ports: 196831 / 1638
-------------------------------------------------------------------------
Delay:               8.873ns (Levels of Logic = 24)
  Source:            u_eth_top/u_udp/u_udp_tx/ip_head_35 (FF)
  Destination:       u_eth_top/u_udp/u_udp_tx/check_buffer_18 (FF)
  Source Clock:      eth_rxc rising
  Destination Clock: eth_rxc rising

  Data Path: u_eth_top/u_udp/u_udp_tx/ip_head_35 to u_eth_top/u_udp/u_udp_tx/check_buffer_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             46   0.525   1.754  u_eth_top/u_udp/u_udp_tx/ip_head_35 (u_eth_top/u_udp/u_udp_tx/ip_head_35)
     LUT2:I1->O            1   0.254   0.682  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5)
     LUT2:I1->O            1   0.254   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_lut<0>2 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_lut<0>2)
     MUXCY:S->O            1   0.215   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_1 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_2 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_3 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_4 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_5 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_6 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_7 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_8 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_9 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_10 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_11 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_12 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>_13 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_cy<0>14)
     XORCY:CI->O           2   0.206   0.726  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd5_xor<0>_14 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_155)
     LUT3:I2->O            1   0.254   0.682  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd715 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd715)
     LUT2:I1->O            1   0.254   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_lut<0>16 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_lut<0>16)
     MUXCY:S->O            1   0.215   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>_15 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_cy<0>16)
     XORCY:CI->O           1   0.206   0.682  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd7_xor<0>_16 (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_177)
     LUT2:I1->O            1   0.254   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_lut<17> (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_lut<17>)
     MUXCY:S->O            0   0.215   0.000  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<17> (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_cy<17>)
     XORCY:CI->O           1   0.206   0.682  u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd8_xor<18> (u_eth_top/u_udp/u_udp_tx/ADDERTREE_INTERNAL_Madd_188)
     LUT3:I2->O            1   0.254   0.000  u_eth_top/u_udp/u_udp_tx/Mmux__n1364101 (u_eth_top/u_udp/u_udp_tx/_n1364<18>)
     FDCE:D                    0.074          u_eth_top/u_udp/u_udp_tx/check_buffer_18
    ----------------------------------------
    Total                      8.873ns (3.665ns logic, 5.208ns route)
                                       (41.3% logic, 58.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_i2c_dri/dri_clk'
  Clock period: 6.551ns (frequency: 152.648MHz)
  Total number of paths / destination ports: 1307 / 131
-------------------------------------------------------------------------
Delay:               6.551ns (Levels of Logic = 4)
  Source:            u_i2c_dri/cnt_2 (FF)
  Destination:       u_i2c_dri/sda_out (FF)
  Source Clock:      u_i2c_dri/dri_clk rising
  Destination Clock: u_i2c_dri/dri_clk rising

  Data Path: u_i2c_dri/cnt_2 to u_i2c_dri/sda_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             32   0.525   1.975  u_i2c_dri/cnt_2 (u_i2c_dri/cnt_2)
     LUT6:I0->O            1   0.254   0.958  u_i2c_dri/cur_state[7]_PWR_8_o_Select_301_o7 (u_i2c_dri/cur_state[7]_PWR_8_o_Select_301_o9)
     LUT6:I2->O            1   0.254   0.910  u_i2c_dri/cur_state[7]_PWR_8_o_Select_301_o8 (u_i2c_dri/cur_state[7]_PWR_8_o_Select_301_o10)
     LUT6:I3->O            1   0.235   1.112  u_i2c_dri/cur_state[7]_PWR_8_o_Select_301_o16 (u_i2c_dri/cur_state[7]_PWR_8_o_Select_301_o18)
     LUT6:I1->O            1   0.254   0.000  u_i2c_dri/cur_state[7]_PWR_8_o_Select_301_o25 (u_i2c_dri/cur_state[7]_PWR_8_o_Select_301_o)
     FDP:D                     0.074          u_i2c_dri/sda_out
    ----------------------------------------
    Total                      6.551ns (1.596ns logic, 4.955ns route)
                                       (24.4% logic, 75.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 5.592ns (frequency: 178.827MHz)
  Total number of paths / destination ports: 2463 / 77
-------------------------------------------------------------------------
Delay:               5.592ns (Levels of Logic = 4)
  Source:            u_top_remote_rcv/u_led_ctrl/led_cnt_4 (FF)
  Destination:       u_top_remote_rcv/u_led_ctrl/led (FF)
  Source Clock:      sys_clk rising
  Destination Clock: sys_clk rising

  Data Path: u_top_remote_rcv/u_led_ctrl/led_cnt_4 to u_top_remote_rcv/u_led_ctrl/led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.181  u_top_remote_rcv/u_led_ctrl/led_cnt_4 (u_top_remote_rcv/u_led_ctrl/led_cnt_4)
     LUT6:I0->O            2   0.254   1.156  u_top_remote_rcv/u_led_ctrl/n0005<22>2 (u_top_remote_rcv/u_led_ctrl/n0005<22>2)
     LUT5:I0->O            1   0.254   0.682  u_top_remote_rcv/u_led_ctrl/n0005<22>4 (u_top_remote_rcv/u_led_ctrl/n0005)
     LUT3:I2->O            1   0.254   0.958  u_top_remote_rcv/u_led_ctrl/led_rstpot_SW0 (N210)
     LUT6:I2->O            1   0.254   0.000  u_top_remote_rcv/u_led_ctrl/led_rstpot (u_top_remote_rcv/u_led_ctrl/led_rstpot)
     FDC:D                     0.074          u_top_remote_rcv/u_led_ctrl/led
    ----------------------------------------
    Total                      5.592ns (1.615ns logic, 3.977ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_top_remote_rcv/u_seg_led/dri_clk'
  Clock period: 5.495ns (frequency: 181.992MHz)
  Total number of paths / destination ports: 1480 / 37
-------------------------------------------------------------------------
Delay:               5.495ns (Levels of Logic = 16)
  Source:            u_top_remote_rcv/u_seg_led/cnt0_7 (FF)
  Destination:       u_top_remote_rcv/u_seg_led/cnt0_12 (FF)
  Source Clock:      u_top_remote_rcv/u_seg_led/dri_clk rising
  Destination Clock: u_top_remote_rcv/u_seg_led/dri_clk rising

  Data Path: u_top_remote_rcv/u_seg_led/cnt0_7 to u_top_remote_rcv/u_seg_led/cnt0_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.994  u_top_remote_rcv/u_seg_led/cnt0_7 (u_top_remote_rcv/u_seg_led/cnt0_7)
     LUT3:I0->O            1   0.235   1.137  u_top_remote_rcv/u_seg_led/cnt0[12]_PWR_28_o_LessThan_22_o_inv1 (u_top_remote_rcv/u_seg_led/cnt0[12]_PWR_28_o_LessThan_22_o_inv1)
     LUT6:I0->O           12   0.254   1.345  u_top_remote_rcv/u_seg_led/cnt0[12]_PWR_28_o_LessThan_22_o_inv3 (u_top_remote_rcv/u_seg_led/cnt0[12]_PWR_28_o_LessThan_22_o_inv3)
     LUT5:I1->O            1   0.254   0.000  u_top_remote_rcv/u_seg_led/Mcount_cnt0_lut<0> (u_top_remote_rcv/u_seg_led/Mcount_cnt0_lut<0>)
     MUXCY:S->O            1   0.215   0.000  u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<0> (u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<1> (u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<2> (u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<3> (u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<4> (u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<5> (u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<6> (u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<7> (u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<8> (u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<9> (u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<10> (u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<10>)
     MUXCY:CI->O           0   0.023   0.000  u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<11> (u_top_remote_rcv/u_seg_led/Mcount_cnt0_cy<11>)
     XORCY:CI->O           1   0.206   0.000  u_top_remote_rcv/u_seg_led/Mcount_cnt0_xor<12> (u_top_remote_rcv/u_seg_led/Mcount_cnt012)
     FDC:D                     0.074          u_top_remote_rcv/u_seg_led/cnt0_12
    ----------------------------------------
    Total                      5.495ns (2.019ns logic, 3.476ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u_top_remote_rcv/u_remote_rcv/div_clk'
  Clock period: 6.238ns (frequency: 160.303MHz)
  Total number of paths / destination ports: 1010 / 77
-------------------------------------------------------------------------
Delay:               6.238ns (Levels of Logic = 3)
  Source:            u_top_remote_rcv/u_remote_rcv/remote_in_d0 (FF)
  Destination:       u_top_remote_rcv/u_remote_rcv/data_temp_15 (FF)
  Source Clock:      u_top_remote_rcv/u_remote_rcv/div_clk rising
  Destination Clock: u_top_remote_rcv/u_remote_rcv/div_clk rising

  Data Path: u_top_remote_rcv/u_remote_rcv/remote_in_d0 to u_top_remote_rcv/u_remote_rcv/data_temp_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             35   0.525   2.000  u_top_remote_rcv/u_remote_rcv/remote_in_d0 (u_top_remote_rcv/u_remote_rcv/remote_in_d0)
     LUT5:I0->O            1   0.254   0.790  u_top_remote_rcv/u_remote_rcv/_n0210_inv1 (u_top_remote_rcv/u_remote_rcv/_n0210_inv1)
     LUT6:I4->O            1   0.250   0.682  u_top_remote_rcv/u_remote_rcv/_n0210_inv3 (u_top_remote_rcv/u_remote_rcv/_n0210_inv4)
     LUT2:I1->O           16   0.254   1.181  u_top_remote_rcv/u_remote_rcv/_n0210_inv4 (u_top_remote_rcv/u_remote_rcv/_n0210_inv)
     FDCE:CE                   0.302          u_top_remote_rcv/u_remote_rcv/data_temp_0
    ----------------------------------------
    Total                      6.238ns (1.585ns logic, 4.653ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cam_pclk'
  Total number of paths / destination ports: 685 / 677
-------------------------------------------------------------------------
Offset:              5.530ns (Levels of Logic = 2)
  Source:            sys_rst_n (PAD)
  Destination:       cnt (FF)
  Destination Clock: cam_pclk rising

  Data Path: sys_rst_n to cnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.766  sys_rst_n_IBUF (sys_rst_n_IBUF)
     LUT2:I1->O         1451   0.254   2.723  rst_n_inv1 (rst_n_inv)
     FDC:CLR                   0.459          cnt
    ----------------------------------------
    Total                      5.530ns (2.041ns logic, 3.489ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_rxc'
  Total number of paths / destination ports: 838 / 838
-------------------------------------------------------------------------
Offset:              5.530ns (Levels of Logic = 2)
  Source:            sys_rst_n (PAD)
  Destination:       u_eth_top/u_udp/u_crc32_d8/crc_data_31 (FF)
  Destination Clock: eth_rxc rising

  Data Path: sys_rst_n to u_eth_top/u_udp/u_crc32_d8/crc_data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.766  sys_rst_n_IBUF (sys_rst_n_IBUF)
     LUT2:I1->O         1451   0.254   2.723  rst_n_inv1 (rst_n_inv)
     FDC:CLR                   0.459          u_eth_top/u_udp/u_udp_rx/skip_en
    ----------------------------------------
    Total                      5.530ns (2.041ns logic, 3.489ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_i2c_dri/dri_clk'
  Total number of paths / destination ports: 85 / 85
-------------------------------------------------------------------------
Offset:              5.530ns (Levels of Logic = 2)
  Source:            sys_rst_n (PAD)
  Destination:       u_i2c_dri/cur_state_FSM_FFd1 (FF)
  Destination Clock: u_i2c_dri/dri_clk rising

  Data Path: sys_rst_n to u_i2c_dri/cur_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.766  sys_rst_n_IBUF (sys_rst_n_IBUF)
     LUT2:I1->O         1451   0.254   2.723  rst_n_inv1 (rst_n_inv)
     FDC:CLR                   0.459          u_i2c_dri/st_done
    ----------------------------------------
    Total                      5.530ns (2.041ns logic, 3.489ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 55 / 55
-------------------------------------------------------------------------
Offset:              5.530ns (Levels of Logic = 2)
  Source:            sys_rst_n (PAD)
  Destination:       u_i2c_dri/clk_cnt_9 (FF)
  Destination Clock: sys_clk rising

  Data Path: sys_rst_n to u_i2c_dri/clk_cnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.766  sys_rst_n_IBUF (sys_rst_n_IBUF)
     LUT2:I1->O         1451   0.254   2.723  rst_n_inv1 (rst_n_inv)
     FDC:CLR                   0.459          u_i2c_dri/clk_cnt_0
    ----------------------------------------
    Total                      5.530ns (2.041ns logic, 3.489ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_top_remote_rcv/u_seg_led/dri_clk'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              5.218ns (Levels of Logic = 2)
  Source:            sys_rst_n (PAD)
  Destination:       u_top_remote_rcv/u_seg_led/cnt0_12 (FF)
  Destination Clock: u_top_remote_rcv/u_seg_led/dri_clk rising

  Data Path: sys_rst_n to u_top_remote_rcv/u_seg_led/cnt0_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  sys_rst_n_IBUF (sys_rst_n_IBUF)
     INV:I->O            196   0.255   2.411  sys_rst_n_INV_1_o1_INV_0 (u_rotame_dispose/rst_n_inv)
     FDC:CLR                   0.459          u_top_remote_rcv/u_seg_led/seg_led_0
    ----------------------------------------
    Total                      5.218ns (2.042ns logic, 3.176ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_top_remote_rcv/u_remote_rcv/div_clk'
  Total number of paths / destination ports: 49 / 49
-------------------------------------------------------------------------
Offset:              5.218ns (Levels of Logic = 2)
  Source:            sys_rst_n (PAD)
  Destination:       u_top_remote_rcv/u_remote_rcv/time_cnt_7 (FF)
  Destination Clock: u_top_remote_rcv/u_remote_rcv/div_clk rising

  Data Path: sys_rst_n to u_top_remote_rcv/u_remote_rcv/time_cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  sys_rst_n_IBUF (sys_rst_n_IBUF)
     INV:I->O            196   0.255   2.411  sys_rst_n_INV_1_o1_INV_0 (u_rotame_dispose/rst_n_inv)
     FDC:CLR                   0.459          u_top_remote_rcv/u_remote_rcv/repeat_en
    ----------------------------------------
    Total                      5.218ns (2.042ns logic, 3.176ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_top_remote_rcv/u_seg_led/dri_clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            u_top_remote_rcv/u_seg_led/seg_sel_5 (FF)
  Destination:       sel<5> (PAD)
  Source Clock:      u_top_remote_rcv/u_seg_led/dri_clk rising

  Data Path: u_top_remote_rcv/u_seg_led/seg_sel_5 to sel<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  u_top_remote_rcv/u_seg_led/seg_sel_5 (u_top_remote_rcv/u_seg_led/seg_sel_5)
     OBUF:I->O                 2.912          sel_5_OBUF (sel<5>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u_i2c_dri/dri_clk'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              5.098ns (Levels of Logic = 2)
  Source:            u_i2c_dri/sda_dir (FF)
  Destination:       cam_sda (PAD)
  Source Clock:      u_i2c_dri/dri_clk rising

  Data Path: u_i2c_dri/sda_dir to cam_sda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.525   0.725  u_i2c_dri/sda_dir (u_i2c_dri/sda_dir)
     INV:I->O              1   0.255   0.681  u_i2c_dri/sda_dir_inv1_INV_0 (u_i2c_dri/sda_dir_inv)
     OBUFT:T->O                2.912          cam_sda_OBUFT (cam_sda)
    ----------------------------------------
    Total                      5.098ns (3.692ns logic, 1.406ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            u_top_remote_rcv/u_led_ctrl/led (FF)
  Destination:       led (PAD)
  Source Clock:      sys_clk rising

  Data Path: u_top_remote_rcv/u_led_ctrl/led to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   0.725  u_top_remote_rcv/u_led_ctrl/led (u_top_remote_rcv/u_led_ctrl/led)
     OBUF:I->O                 2.912          led_OBUF (led)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               7.277ns (Levels of Logic = 3)
  Source:            sys_rst_n (PAD)
  Destination:       eth_rst_n (PAD)

  Data Path: sys_rst_n to eth_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  sys_rst_n_IBUF (sys_rst_n_IBUF)
     LUT2:I0->O           62   0.250   1.913  rst_n1 (rst_n)
     OBUF:I->O                 2.912          eth_rst_n_OBUF (eth_rst_n)
    ----------------------------------------
    Total                      7.277ns (4.490ns logic, 2.787ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock cam_pclk
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
cam_pclk                             |    9.721|         |         |         |
eth_rxc                              |    2.917|         |         |         |
u_top_remote_rcv/u_remote_rcv/div_clk|    5.903|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_rxc
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cam_pclk       |    3.256|         |         |         |
eth_rxc        |    8.873|         |    2.752|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
sys_clk                              |    5.592|         |         |         |
u_top_remote_rcv/u_remote_rcv/div_clk|    1.280|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_i2c_dri/dri_clk
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
u_i2c_dri/dri_clk|    6.551|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_top_remote_rcv/u_remote_rcv/div_clk
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
u_top_remote_rcv/u_remote_rcv/div_clk|    6.238|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u_top_remote_rcv/u_seg_led/dri_clk
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
u_top_remote_rcv/u_remote_rcv/div_clk|   24.593|         |         |         |
u_top_remote_rcv/u_seg_led/dri_clk   |    5.495|         |         |         |
-------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 28.74 secs
 
--> 

Total memory usage is 4611724 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  889 (   0 filtered)
Number of infos    :  413 (   0 filtered)

