<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1737" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1737{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1737{left:602px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_1737{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1737{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1737{left:96px;bottom:989px;letter-spacing:0.3px;word-spacing:0.01px;}
#t6_1737{left:96px;bottom:968px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t7_1737{left:96px;bottom:933px;letter-spacing:0.49px;word-spacing:0.02px;}
#t8_1737{left:96px;bottom:911px;letter-spacing:0.25px;word-spacing:-0.01px;}
#t9_1737{left:96px;bottom:890px;letter-spacing:0.53px;}
#ta_1737{left:96px;bottom:869px;letter-spacing:0.13px;}
#tb_1737{left:96px;bottom:847px;letter-spacing:0.12px;word-spacing:-0.57px;}
#tc_1737{left:96px;bottom:826px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_1737{left:96px;bottom:791px;letter-spacing:0.13px;word-spacing:-0.54px;}
#te_1737{left:96px;bottom:769px;letter-spacing:0.11px;word-spacing:-0.68px;}
#tf_1737{left:96px;bottom:748px;letter-spacing:0.07px;word-spacing:-0.39px;}
#tg_1737{left:96px;bottom:713px;letter-spacing:0.12px;word-spacing:-0.09px;}
#th_1737{left:96px;bottom:691px;letter-spacing:0.32px;}
#ti_1737{left:96px;bottom:670px;letter-spacing:0.25px;word-spacing:-0.01px;}
#tj_1737{left:96px;bottom:649px;letter-spacing:0.28px;word-spacing:0.02px;}
#tk_1737{left:96px;bottom:627px;letter-spacing:0.04px;word-spacing:-0.38px;}
#tl_1737{left:96px;bottom:592px;letter-spacing:0.09px;word-spacing:-0.14px;}
#tm_1737{left:96px;bottom:571px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tn_1737{left:96px;bottom:549px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_1737{left:96px;bottom:514px;letter-spacing:0.12px;word-spacing:-0.65px;}
#tp_1737{left:96px;bottom:493px;letter-spacing:0.19px;word-spacing:0.02px;}
#tq_1737{left:96px;bottom:471px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tr_1737{left:96px;bottom:435px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ts_1737{left:254px;bottom:434px;letter-spacing:0.49px;word-spacing:0.03px;}
#tt_1737{left:96px;bottom:413px;letter-spacing:0.12px;word-spacing:0.03px;}
#tu_1737{left:96px;bottom:392px;letter-spacing:0.06px;word-spacing:-0.47px;}
#tv_1737{left:717px;bottom:392px;}
#tw_1737{left:723px;bottom:392px;letter-spacing:0.12px;word-spacing:-0.55px;}
#tx_1737{left:96px;bottom:370px;letter-spacing:0.14px;}
#ty_1737{left:96px;bottom:335px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_1737{left:96px;bottom:304px;}
#t10_1737{left:124px;bottom:304px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t11_1737{left:96px;bottom:277px;}
#t12_1737{left:124px;bottom:277px;letter-spacing:0.09px;word-spacing:-0.42px;}
#t13_1737{left:96px;bottom:249px;}
#t14_1737{left:124px;bottom:249px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t15_1737{left:96px;bottom:222px;}
#t16_1737{left:124px;bottom:222px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t17_1737{left:96px;bottom:194px;}
#t18_1737{left:124px;bottom:194px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t19_1737{left:96px;bottom:167px;}
#t1a_1737{left:124px;bottom:167px;letter-spacing:0.13px;word-spacing:1.02px;}
#t1b_1737{left:563px;bottom:167px;}
#t1c_1737{left:569px;bottom:167px;letter-spacing:0.13px;word-spacing:1.01px;}
#t1d_1737{left:124px;bottom:146px;letter-spacing:-0.54px;}
#t1e_1737{left:96px;bottom:1022px;letter-spacing:0.28px;}
#t1f_1737{left:644px;bottom:1022px;letter-spacing:0.22px;word-spacing:-0.01px;}
#t1g_1737{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1737{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1737{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1737{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s4_1737{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s5_1737{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_1737{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s7_1737{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1737" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1737Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1737" style="-webkit-user-select: none;"><object width="935" height="1210" data="1737/1737.svg" type="image/svg+xml" id="pdf1737" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1737" class="t s1_1737">470 </span><span id="t2_1737" class="t s1_1737">System Instruction Reference </span>
<span id="t3_1737" class="t s1_1737">AMD64 Technology </span><span id="t4_1737" class="t s1_1737">24594—Rev. 3.35—June 2023 </span>
<span id="t5_1737" class="t s2_1737">Transfers control to a fixed entry point in an operating system. It is designed for use by system and </span>
<span id="t6_1737" class="t s2_1737">application software implementing a flat-segment memory model. </span>
<span id="t7_1737" class="t s2_1737">The SYSCALL and SYSRET instructions are low-latency system call and return control-transfer </span>
<span id="t8_1737" class="t s2_1737">instructions, which assume that the operating system implements a flat-segment memory model. By </span>
<span id="t9_1737" class="t s2_1737">eliminating unneeded checks, and by loading pre-determined values into the CS and SS segment </span>
<span id="ta_1737" class="t s2_1737">registers (both visible and hidden portions), calls to and returns from the operating system are greatly </span>
<span id="tb_1737" class="t s2_1737">simplified. These instructions can be used in protected mode and are particularly well-suited for use in </span>
<span id="tc_1737" class="t s2_1737">64-bit mode, which requires implementation of a paged, flat-segment memory model. </span>
<span id="td_1737" class="t s2_1737">This instruction has been optimized by reducing the number of checks and memory references that are </span>
<span id="te_1737" class="t s2_1737">normally made so that a call or return takes considerably fewer clock cycles than the CALL FAR /RET </span>
<span id="tf_1737" class="t s2_1737">FAR instruction method. </span>
<span id="tg_1737" class="t s2_1737">It is assumed that the base, limit, and attributes of the Code Segment will remain flat for all processes </span>
<span id="th_1737" class="t s2_1737">and for the operating system, and that only the current privilege level for the selector of the calling </span>
<span id="ti_1737" class="t s2_1737">process should be changed from a current privilege level of 3 to a new privilege level of 0. It is also </span>
<span id="tj_1737" class="t s2_1737">assumed (but not checked) that the RPL of the SYSCALL and SYSRET target selectors are set to 0 </span>
<span id="tk_1737" class="t s2_1737">and 3, respectively. </span>
<span id="tl_1737" class="t s2_1737">SYSCALL sets the CPL to 0, regardless of the values of bits 33:32 of the STAR register. There are no </span>
<span id="tm_1737" class="t s2_1737">permission checks based on the CPL, real mode, or virtual-8086 mode. SYSCALL and SYSRET must </span>
<span id="tn_1737" class="t s2_1737">be enabled by setting EFER.SCE to 1. </span>
<span id="to_1737" class="t s2_1737">It is the responsibility of the operating system to keep the descriptors in memory that correspond to the </span>
<span id="tp_1737" class="t s2_1737">CS and SS selectors loaded by the SYSCALL and SYSRET instructions consistent with the segment </span>
<span id="tq_1737" class="t s2_1737">base, limit, and attribute values forced by these instructions. </span>
<span id="tr_1737" class="t s3_1737">Legacy x86 Mode. </span><span id="ts_1737" class="t s2_1737">In legacy x86 mode, when SYSCALL is executed, the EIP of the instruction </span>
<span id="tt_1737" class="t s2_1737">following the SYSCALL is copied into the ECX register. Bits 31:0 of the SYSCALL/SYSRET target </span>
<span id="tu_1737" class="t s2_1737">address register (STAR) are copied into the EIP register. (The STAR register is model</span><span id="tv_1737" class="t s4_1737">-</span><span id="tw_1737" class="t s2_1737">specific register </span>
<span id="tx_1737" class="t s2_1737">C000_0081h.) </span>
<span id="ty_1737" class="t s2_1737">New selectors are loaded, without permission checking (see above), as follows: </span>
<span id="tz_1737" class="t s5_1737">• </span><span id="t10_1737" class="t s2_1737">Bits 47:32 of the STAR register specify the selector that is copied into the CS register. </span>
<span id="t11_1737" class="t s5_1737">• </span><span id="t12_1737" class="t s2_1737">Bits 47:32 of the STAR register + 8 specify the selector that is copied into the SS register. </span>
<span id="t13_1737" class="t s5_1737">• </span><span id="t14_1737" class="t s2_1737">The CS_base and the SS_base are both forced to zero. </span>
<span id="t15_1737" class="t s5_1737">• </span><span id="t16_1737" class="t s2_1737">The CS_limit and the SS_limit are both forced to 4 Gbyte. </span>
<span id="t17_1737" class="t s5_1737">• </span><span id="t18_1737" class="t s2_1737">The CS segment attributes are set to execute/read 32-bit code with a CPL of zero. </span>
<span id="t19_1737" class="t s5_1737">• </span><span id="t1a_1737" class="t s2_1737">The SS segment attributes are set to read/write and expand</span><span id="t1b_1737" class="t s4_1737">-</span><span id="t1c_1737" class="t s2_1737">up with a 32-bit stack referenced by </span>
<span id="t1d_1737" class="t s2_1737">ESP. </span>
<span id="t1e_1737" class="t s6_1737">SYSCALL </span><span id="t1f_1737" class="t s6_1737">Fast System Call </span>
<span id="t1g_1737" class="t s7_1737">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
