
*** Running vivado
    with args -log fpga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_top.tcl



****** Vivado v2024.2.1 (64-bit)
  **** SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
  **** IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
  **** SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
  **** Start of session at: Thu May  1 17:44:26 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/aam08331/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source fpga_top.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:ivado-boards-master
ewoard_files' does not exist, it will not be used to search board files.
Command: read_checkpoint -auto_incremental -incremental C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/SD_Example.srcs/utils_1/imports/synth_1/fpga_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/SD_Example.srcs/utils_1/imports/synth_1/fpga_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3900
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1083.852 ; gain = 469.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga_top' [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/fpga_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'sd_file_reader' [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:12]
	Parameter FILE_NAME_LEN bound to: 10 - type: integer 
	Parameter FILE_NAME bound to: wxwxwx.txt - type: string 
	Parameter CLK_DIV bound to: 3'b011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:204]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:308]
INFO: [Synth 8-6157] synthesizing module 'sd_reader' [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_reader.v:10]
	Parameter CLK_DIV bound to: 3'b011 
	Parameter SIMULATE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sdcmd_ctrl' [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sdcmd_ctrl.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sdcmd_ctrl' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sdcmd_ctrl.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_reader.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_reader.v:227]
INFO: [Synth 8-6155] done synthesizing module 'sd_reader' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_reader.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:431]
INFO: [Synth 8-6155] done synthesizing module 'sd_file_reader' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:12]
WARNING: [Synth 8-7071] port 'card_stat' of module 'sd_file_reader' is unconnected for instance 'u_sd_file_reader' [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/fpga_top.v:61]
WARNING: [Synth 8-7071] port 'card_type' of module 'sd_file_reader' is unconnected for instance 'u_sd_file_reader' [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/fpga_top.v:61]
WARNING: [Synth 8-7071] port 'filesystem_type' of module 'sd_file_reader' is unconnected for instance 'u_sd_file_reader' [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/fpga_top.v:61]
WARNING: [Synth 8-7023] instance 'u_sd_file_reader' of module 'sd_file_reader' has 12 connections declared, but only 9 given [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/fpga_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'sd_example' [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/SD_Example.srcs/sources_1/new/sd_example.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/SD_Example.srcs/sources_1/new/sd_example.v:77]
INFO: [Synth 8-6155] done synthesizing module 'sd_example' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/SD_Example.srcs/sources_1/new/sd_example.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fpga_top' (0#1) [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/fpga_top.v:11]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[1] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[2] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[3] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[4] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[5] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[6] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[7] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[8] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[9] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[10] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[19] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[20] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[21] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[24] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[25] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[26] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[27] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[28] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[29] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[30] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[31] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[32] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[33] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[34] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[35] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[40] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[41] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[42] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[43] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[48] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[49] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[50] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[51] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[52] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[53] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[54] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[55] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[56] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[57] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[58] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[59] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[60] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[61] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[62] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[63] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[64] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[65] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[66] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[67] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[68] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[69] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[70] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[71] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[72] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[73] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[74] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[75] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[76] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[77] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[78] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[79] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[80] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[81] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[82] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[83] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[84] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[85] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[87] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[88] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[89] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[90] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[91] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[92] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[93] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[94] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[95] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[96] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[97] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[98] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[99] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[100] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[101] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[102] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[103] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[104] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[105] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[106] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[107] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[108] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[109] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[110] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[111] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[112] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[113] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[114] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[115] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[116] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[117] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[118] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
WARNING: [Synth 8-6014] Unused sequential element sector_content_reg[119] was removed.  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/sd_file_reader.v:140]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7137] Register numCounter_reg in module sd_example has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/SD_Example.srcs/sources_1/new/sd_example.v:60]
WARNING: [Synth 8-7137] Register current_state_reg in module sd_example has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/SD_Example.srcs/sources_1/new/sd_example.v:66]
WARNING: [Synth 8-3848] Net uart_tx in module/entity fpga_top does not have driver. [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Verilog/fpga_top.v:26]
WARNING: [Synth 8-3917] design fpga_top has port sdcard_pwr_n driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port sddat1 driven by constant 1
WARNING: [Synth 8-3917] design fpga_top has port sddat2 driven by constant 1
WARNING: [Synth 8-3917] design fpga_top has port sddat3 driven by constant 1
WARNING: [Synth 8-7129] Port rgb_led[2] in module sd_example is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_tx in module fpga_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_led2[1] in module fpga_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_led2[0] in module fpga_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.207 ; gain = 621.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.207 ; gain = 621.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.207 ; gain = 621.344
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1235.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Constraints/Nexys-A7-SD.xdc]
Finished Parsing XDC File [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Constraints/Nexys-A7-SD.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/External Sources/Constraints/Nexys-A7-SD.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1321.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1321.016 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1321.016 ; gain = 707.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1321.016 ; gain = 707.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1321.016 ; gain = 707.152
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sddat_stat_reg' in module 'sd_reader'
INFO: [Synth 8-802] inferred FSM for state register 'filesystem_state_reg' in module 'sd_file_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RWAIT |                            00001 |                              000
                 RDURING |                            00010 |                              001
                   RTAIL |                            00100 |                              010
                  iSTATE |                            01000 |                              011
                 iSTATE0 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sddat_stat_reg' using encoding 'one-hot' in module 'sd_reader'
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/SD_Example.srcs/sources_1/new/sd_example.v:80]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1321.016 ; gain = 707.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 11    
	   3 Input   32 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 58    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Multipliers : 
	               8x32  Multipliers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 32    
	   4 Input   32 Bit        Muxes := 2     
	  10 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	  10 Input   16 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 105   
	   4 Input    8 Bit        Muxes := 12    
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 9     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  12 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 122   
	   8 Input    1 Bit        Muxes := 7     
	  10 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no2, operation Mode is: A*B.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: Generating DSP read_sector_no2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: operator read_sector_no2 is absorbed into DSP read_sector_no2.
DSP Report: Generating DSP read_sector_no1, operation Mode is: A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no1.
DSP Report: Generating DSP read_sector_no0, operation Mode is: C+A*B.
DSP Report: operator read_sector_no0 is absorbed into DSP read_sector_no0.
DSP Report: operator read_sector_no1 is absorbed into DSP read_sector_no0.
WARNING: [Synth 8-3917] design fpga_top has port sdcard_pwr_n driven by constant 0
WARNING: [Synth 8-3917] design fpga_top has port sddat1 driven by constant 1
WARNING: [Synth 8-3917] design fpga_top has port sddat2 driven by constant 1
WARNING: [Synth 8-3917] design fpga_top has port sddat3 driven by constant 1
WARNING: [Synth 8-7129] Port uart_tx in module fpga_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_led[2] in module fpga_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_led2[1] in module fpga_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb_led2[0] in module fpga_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1390.262 ; gain = 776.398
---------------------------------------------------------------------------------
 Sort Area is  read_sector_no1_0 : 0 0 : 1632 3217 : Used 1 time 0
 Sort Area is  read_sector_no1_0 : 0 1 : 1585 3217 : Used 1 time 0
 Sort Area is  read_sector_no1_a : 0 0 : 1632 3217 : Used 1 time 0
 Sort Area is  read_sector_no1_a : 0 1 : 1585 3217 : Used 1 time 0
 Sort Area is  read_sector_no1_8 : 0 0 : 1623 3199 : Used 1 time 0
 Sort Area is  read_sector_no1_8 : 0 1 : 1576 3199 : Used 1 time 0
 Sort Area is  read_sector_no1_9 : 0 0 : 1623 3199 : Used 1 time 0
 Sort Area is  read_sector_no1_9 : 0 1 : 1576 3199 : Used 1 time 0
 Sort Area is  read_sector_no2_3 : 0 0 : 1623 3199 : Used 1 time 0
 Sort Area is  read_sector_no2_3 : 0 1 : 1576 3199 : Used 1 time 0
 Sort Area is  read_sector_no0_6 : 0 0 : 973 973 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sd_file_reader | A*B2            | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B2 | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B2            | 18     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B2 | 16     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B             | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B  | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B             | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B  | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B             | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | (PCIN>>17)+A*B  | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | C+A*B           | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1459.871 ; gain = 846.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1586.773 ; gain = 972.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1586.832 ; gain = 972.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1717.016 ; gain = 1103.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1717.016 ; gain = 1103.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1717.016 ; gain = 1103.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1717.016 ; gain = 1103.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1717.016 ; gain = 1103.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1717.016 ; gain = 1103.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sd_file_reader | A*B'          | 17     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B' | 15     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B'          | 17     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B' | 15     | 8      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B           | 16     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B  | 0      | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B           | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B  | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | A*B           | 17     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | PCIN>>17+A*B  | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sd_file_reader | C+A*B         | 16     | 8      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   146|
|3     |DSP48E1 |    11|
|6     |LUT1    |     6|
|7     |LUT2    |   444|
|8     |LUT3    |   270|
|9     |LUT4    |   341|
|10    |LUT5    |   374|
|11    |LUT6    |   474|
|12    |MUXF7   |    37|
|13    |FDCE    |   938|
|14    |FDPE    |    21|
|15    |FDRE    |   195|
|16    |LD      |     1|
|17    |IBUF    |     3|
|18    |IOBUF   |     1|
|19    |OBUF    |    24|
|20    |OBUFT   |     4|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1717.016 ; gain = 1103.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1717.016 ; gain = 1017.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1717.016 ; gain = 1103.152
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1726.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1729.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LD => LDCE (inverted pins: G): 1 instance 

Synth Design complete | Checksum: 971a9e0b
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 126 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1729.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aam08331/Documents/GitHub/4280-Group12/SD_Example/SD_Example.runs/synth_1/fpga_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fpga_top_utilization_synth.rpt -pb fpga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  1 17:45:08 2025...
