Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:29:49 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_double_div6_timing_summary_routed.rpt -pb operator_double_div6_timing_summary_routed.pb -rpx operator_double_div6_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_double_div6
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.037       -0.055                      2                 1192        0.081        0.000                      0                 1192        0.470        0.000                       0                   884  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.037       -0.055                      2                 1192        0.081        0.000                      0                 1192        0.470        0.000                       0                   884  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.037ns,  Total Violation       -0.055ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.037ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_583_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_645_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 1.523ns (59.681%)  route 1.029ns (40.319%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.672     0.672    ap_clk
    SLICE_X17Y123        FDRE                                         r  new_exp_V_1_reg_583_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  new_exp_V_1_reg_583_reg[2]_replica/Q
                         net (fo=1, routed)           0.415     1.356    new_exp_V_1_reg_583[2]_repN
    SLICE_X17Y121        LUT2 (Prop_lut2_I0_O)        0.053     1.409 r  p_Repl2_1_reg_645[10]_i_14/O
                         net (fo=1, routed)           0.000     1.409    p_Repl2_1_reg_645[10]_i_14_n_0
    SLICE_X17Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.733 r  p_Repl2_1_reg_645_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.733    p_Repl2_1_reg_645_reg[10]_i_8_n_0
    SLICE_X17Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.827 f  p_Repl2_1_reg_645_reg[10]_i_7/CO[1]
                         net (fo=21, routed)          0.347     2.174    tmp_1_fu_206_p2
    SLICE_X18Y122        LUT6 (Prop_lut6_I5_O)        0.152     2.326 r  p_Repl2_1_reg_645[3]_i_2/O
                         net (fo=1, routed)           0.267     2.593    p_Repl2_1_reg_645[3]_i_2_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     2.952 r  p_Repl2_1_reg_645_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.952    p_Repl2_1_reg_645_reg[3]_i_1_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.012 r  p_Repl2_1_reg_645_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.012    p_Repl2_1_reg_645_reg[7]_i_1_n_0
    SLICE_X16Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     3.224 r  p_Repl2_1_reg_645_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.224    p_Repl2_1_reg_645_reg[10]_i_1_n_6
    SLICE_X16Y123        FDRE                                         r  p_Repl2_1_reg_645_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=883, unset)          0.638     3.138    ap_clk
    SLICE_X16Y123        FDRE                                         r  p_Repl2_1_reg_645_reg[9]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y123        FDRE (Setup_fdre_C_D)        0.084     3.187    p_Repl2_1_reg_645_reg[9]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                 -0.037    

Slack (VIOLATED) :        -0.018ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_118/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.520ns (20.933%)  route 1.964ns (79.067%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.672     0.672    ap_clk
    SLICE_X10Y119        FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[18]/Q
                         net (fo=8, routed)           0.501     1.481    grp_lut_div3_chunk_fu_118/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[38][2]
    SLICE_X10Y118        LUT3 (Prop_lut3_I1_O)        0.053     1.534 r  grp_lut_div3_chunk_fu_118/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_24/O
                         net (fo=6, routed)           0.382     1.916    grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/ap_CS_fsm_reg[20]
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.053     1.969 r  grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_16/O
                         net (fo=1, routed)           0.597     2.567    grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_16_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I0_O)        0.053     2.620 r  grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=5, routed)           0.483     3.103    grp_lut_div3_chunk_fu_118/r1_U/lut_div3_chunk_r1_rom_U/sel[2]
    SLICE_X9Y114         LUT6 (Prop_lut6_I2_O)        0.053     3.156 r  grp_lut_div3_chunk_fu_118/r1_U/lut_div3_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     3.156    grp_lut_div3_chunk_fu_118/r1_U/lut_div3_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X9Y114         FDRE                                         r  grp_lut_div3_chunk_fu_118/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=883, unset)          0.638     3.138    grp_lut_div3_chunk_fu_118/r1_U/lut_div3_chunk_r1_rom_U/ap_clk
    SLICE_X9Y114         FDRE                                         r  grp_lut_div3_chunk_fu_118/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X9Y114         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div3_chunk_fu_118/r1_U/lut_div3_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_583_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_645_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 1.463ns (58.710%)  route 1.029ns (41.290%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.672     0.672    ap_clk
    SLICE_X17Y123        FDRE                                         r  new_exp_V_1_reg_583_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  new_exp_V_1_reg_583_reg[2]_replica/Q
                         net (fo=1, routed)           0.415     1.356    new_exp_V_1_reg_583[2]_repN
    SLICE_X17Y121        LUT2 (Prop_lut2_I0_O)        0.053     1.409 r  p_Repl2_1_reg_645[10]_i_14/O
                         net (fo=1, routed)           0.000     1.409    p_Repl2_1_reg_645[10]_i_14_n_0
    SLICE_X17Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.733 r  p_Repl2_1_reg_645_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.733    p_Repl2_1_reg_645_reg[10]_i_8_n_0
    SLICE_X17Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.827 f  p_Repl2_1_reg_645_reg[10]_i_7/CO[1]
                         net (fo=21, routed)          0.347     2.174    tmp_1_fu_206_p2
    SLICE_X18Y122        LUT6 (Prop_lut6_I5_O)        0.152     2.326 r  p_Repl2_1_reg_645[3]_i_2/O
                         net (fo=1, routed)           0.267     2.593    p_Repl2_1_reg_645[3]_i_2_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     2.952 r  p_Repl2_1_reg_645_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.952    p_Repl2_1_reg_645_reg[3]_i_1_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     3.164 r  p_Repl2_1_reg_645_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.164    p_Repl2_1_reg_645_reg[7]_i_1_n_6
    SLICE_X16Y122        FDRE                                         r  p_Repl2_1_reg_645_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=883, unset)          0.638     3.138    ap_clk
    SLICE_X16Y122        FDRE                                         r  p_Repl2_1_reg_645_reg[5]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y122        FDRE (Setup_fdre_C_D)        0.084     3.187    p_Repl2_1_reg_645_reg[5]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -3.164    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_118/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.520ns (21.327%)  route 1.918ns (78.673%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.672     0.672    ap_clk
    SLICE_X10Y119        FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[18]/Q
                         net (fo=8, routed)           0.501     1.481    grp_lut_div3_chunk_fu_118/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[38][2]
    SLICE_X10Y118        LUT3 (Prop_lut3_I1_O)        0.053     1.534 r  grp_lut_div3_chunk_fu_118/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_24/O
                         net (fo=6, routed)           0.275     1.809    grp_lut_div3_chunk_fu_118/q1_U/lut_div3_chunk_q1_rom_U/ap_CS_fsm_reg[20]
    SLICE_X10Y119        LUT6 (Prop_lut6_I0_O)        0.053     1.862 f  grp_lut_div3_chunk_fu_118/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_12/O
                         net (fo=1, routed)           0.453     2.315    grp_lut_div3_chunk_fu_118/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_12_n_0
    SLICE_X9Y113         LUT6 (Prop_lut6_I0_O)        0.053     2.368 r  grp_lut_div3_chunk_fu_118/q1_U/lut_div3_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=4, routed)           0.689     3.057    grp_lut_div3_chunk_fu_118/q0_U/lut_div3_chunk_q0_rom_U/d_chunk_V_reg_681_reg[3][0]
    SLICE_X9Y116         LUT6 (Prop_lut6_I1_O)        0.053     3.110 r  grp_lut_div3_chunk_fu_118/q0_U/lut_div3_chunk_q0_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     3.110    grp_lut_div3_chunk_fu_118/q0_U/lut_div3_chunk_q0_rom_U/g0_b0__1_n_0
    SLICE_X9Y116         FDRE                                         r  grp_lut_div3_chunk_fu_118/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=883, unset)          0.638     3.138    grp_lut_div3_chunk_fu_118/q0_U/lut_div3_chunk_q0_rom_U/ap_clk
    SLICE_X9Y116         FDRE                                         r  grp_lut_div3_chunk_fu_118/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div3_chunk_fu_118/q0_U/lut_div3_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.110    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_583_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_645_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 1.448ns (58.460%)  route 1.029ns (41.540%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.672     0.672    ap_clk
    SLICE_X17Y123        FDRE                                         r  new_exp_V_1_reg_583_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  new_exp_V_1_reg_583_reg[2]_replica/Q
                         net (fo=1, routed)           0.415     1.356    new_exp_V_1_reg_583[2]_repN
    SLICE_X17Y121        LUT2 (Prop_lut2_I0_O)        0.053     1.409 r  p_Repl2_1_reg_645[10]_i_14/O
                         net (fo=1, routed)           0.000     1.409    p_Repl2_1_reg_645[10]_i_14_n_0
    SLICE_X17Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.733 r  p_Repl2_1_reg_645_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.733    p_Repl2_1_reg_645_reg[10]_i_8_n_0
    SLICE_X17Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.827 f  p_Repl2_1_reg_645_reg[10]_i_7/CO[1]
                         net (fo=21, routed)          0.347     2.174    tmp_1_fu_206_p2
    SLICE_X18Y122        LUT6 (Prop_lut6_I5_O)        0.152     2.326 r  p_Repl2_1_reg_645[3]_i_2/O
                         net (fo=1, routed)           0.267     2.593    p_Repl2_1_reg_645[3]_i_2_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     2.952 r  p_Repl2_1_reg_645_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.952    p_Repl2_1_reg_645_reg[3]_i_1_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.012 r  p_Repl2_1_reg_645_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.012    p_Repl2_1_reg_645_reg[7]_i_1_n_0
    SLICE_X16Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     3.149 r  p_Repl2_1_reg_645_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.149    p_Repl2_1_reg_645_reg[10]_i_1_n_5
    SLICE_X16Y123        FDRE                                         r  p_Repl2_1_reg_645_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=883, unset)          0.638     3.138    ap_clk
    SLICE_X16Y123        FDRE                                         r  p_Repl2_1_reg_645_reg[10]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y123        FDRE (Setup_fdre_C_D)        0.084     3.187    p_Repl2_1_reg_645_reg[10]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_583_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_645_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 1.446ns (58.427%)  route 1.029ns (41.573%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.672     0.672    ap_clk
    SLICE_X17Y123        FDRE                                         r  new_exp_V_1_reg_583_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  new_exp_V_1_reg_583_reg[2]_replica/Q
                         net (fo=1, routed)           0.415     1.356    new_exp_V_1_reg_583[2]_repN
    SLICE_X17Y121        LUT2 (Prop_lut2_I0_O)        0.053     1.409 r  p_Repl2_1_reg_645[10]_i_14/O
                         net (fo=1, routed)           0.000     1.409    p_Repl2_1_reg_645[10]_i_14_n_0
    SLICE_X17Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.733 r  p_Repl2_1_reg_645_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.733    p_Repl2_1_reg_645_reg[10]_i_8_n_0
    SLICE_X17Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.827 f  p_Repl2_1_reg_645_reg[10]_i_7/CO[1]
                         net (fo=21, routed)          0.347     2.174    tmp_1_fu_206_p2
    SLICE_X18Y122        LUT6 (Prop_lut6_I5_O)        0.152     2.326 r  p_Repl2_1_reg_645[3]_i_2/O
                         net (fo=1, routed)           0.267     2.593    p_Repl2_1_reg_645[3]_i_2_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     2.952 r  p_Repl2_1_reg_645_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.952    p_Repl2_1_reg_645_reg[3]_i_1_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.012 r  p_Repl2_1_reg_645_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.012    p_Repl2_1_reg_645_reg[7]_i_1_n_0
    SLICE_X16Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     3.147 r  p_Repl2_1_reg_645_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.147    p_Repl2_1_reg_645_reg[10]_i_1_n_7
    SLICE_X16Y123        FDRE                                         r  p_Repl2_1_reg_645_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=883, unset)          0.638     3.138    ap_clk
    SLICE_X16Y123        FDRE                                         r  p_Repl2_1_reg_645_reg[8]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y123        FDRE (Setup_fdre_C_D)        0.084     3.187    p_Repl2_1_reg_645_reg[8]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.520ns (21.464%)  route 1.903ns (78.536%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.672     0.672    ap_clk
    SLICE_X10Y119        FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[18]/Q
                         net (fo=8, routed)           0.501     1.481    grp_lut_div3_chunk_fu_118/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[38][2]
    SLICE_X10Y118        LUT3 (Prop_lut3_I1_O)        0.053     1.534 r  grp_lut_div3_chunk_fu_118/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_24/O
                         net (fo=6, routed)           0.382     1.916    grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/ap_CS_fsm_reg[20]
    SLICE_X9Y119         LUT6 (Prop_lut6_I5_O)        0.053     1.969 r  grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_16/O
                         net (fo=1, routed)           0.597     2.567    grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_16_n_0
    SLICE_X9Y114         LUT6 (Prop_lut6_I0_O)        0.053     2.620 r  grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/g0_b0_i_3/O
                         net (fo=5, routed)           0.422     3.042    grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]_0[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I0_O)        0.053     3.095 r  grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     3.095    grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/g0_b0__3_n_0
    SLICE_X9Y116         FDRE                                         r  grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=883, unset)          0.638     3.138    grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/ap_clk
    SLICE_X9Y116         FDRE                                         r  grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div3_chunk_fu_118/q2_U/lut_div3_chunk_q2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.095    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_583_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_645_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 1.432ns (58.190%)  route 1.029ns (41.810%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.672     0.672    ap_clk
    SLICE_X17Y123        FDRE                                         r  new_exp_V_1_reg_583_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  new_exp_V_1_reg_583_reg[2]_replica/Q
                         net (fo=1, routed)           0.415     1.356    new_exp_V_1_reg_583[2]_repN
    SLICE_X17Y121        LUT2 (Prop_lut2_I0_O)        0.053     1.409 r  p_Repl2_1_reg_645[10]_i_14/O
                         net (fo=1, routed)           0.000     1.409    p_Repl2_1_reg_645[10]_i_14_n_0
    SLICE_X17Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.733 r  p_Repl2_1_reg_645_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.733    p_Repl2_1_reg_645_reg[10]_i_8_n_0
    SLICE_X17Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.827 f  p_Repl2_1_reg_645_reg[10]_i_7/CO[1]
                         net (fo=21, routed)          0.347     2.174    tmp_1_fu_206_p2
    SLICE_X18Y122        LUT6 (Prop_lut6_I5_O)        0.152     2.326 r  p_Repl2_1_reg_645[3]_i_2/O
                         net (fo=1, routed)           0.267     2.593    p_Repl2_1_reg_645[3]_i_2_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     2.952 r  p_Repl2_1_reg_645_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.952    p_Repl2_1_reg_645_reg[3]_i_1_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     3.133 r  p_Repl2_1_reg_645_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.133    p_Repl2_1_reg_645_reg[7]_i_1_n_4
    SLICE_X16Y122        FDRE                                         r  p_Repl2_1_reg_645_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=883, unset)          0.638     3.138    ap_clk
    SLICE_X16Y122        FDRE                                         r  p_Repl2_1_reg_645_reg[7]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y122        FDRE (Setup_fdre_C_D)        0.084     3.187    p_Repl2_1_reg_645_reg[7]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -3.133    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 new_exp_V_1_reg_583_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_645_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 1.388ns (57.429%)  route 1.029ns (42.571%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.672     0.672    ap_clk
    SLICE_X17Y123        FDRE                                         r  new_exp_V_1_reg_583_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y123        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  new_exp_V_1_reg_583_reg[2]_replica/Q
                         net (fo=1, routed)           0.415     1.356    new_exp_V_1_reg_583[2]_repN
    SLICE_X17Y121        LUT2 (Prop_lut2_I0_O)        0.053     1.409 r  p_Repl2_1_reg_645[10]_i_14/O
                         net (fo=1, routed)           0.000     1.409    p_Repl2_1_reg_645[10]_i_14_n_0
    SLICE_X17Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     1.733 r  p_Repl2_1_reg_645_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.733    p_Repl2_1_reg_645_reg[10]_i_8_n_0
    SLICE_X17Y122        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.094     1.827 f  p_Repl2_1_reg_645_reg[10]_i_7/CO[1]
                         net (fo=21, routed)          0.347     2.174    tmp_1_fu_206_p2
    SLICE_X18Y122        LUT6 (Prop_lut6_I5_O)        0.152     2.326 r  p_Repl2_1_reg_645[3]_i_2/O
                         net (fo=1, routed)           0.267     2.593    p_Repl2_1_reg_645[3]_i_2_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     2.952 r  p_Repl2_1_reg_645_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.952    p_Repl2_1_reg_645_reg[3]_i_1_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     3.089 r  p_Repl2_1_reg_645_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.089    p_Repl2_1_reg_645_reg[7]_i_1_n_5
    SLICE_X16Y122        FDRE                                         r  p_Repl2_1_reg_645_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=883, unset)          0.638     3.138    ap_clk
    SLICE_X16Y122        FDRE                                         r  p_Repl2_1_reg_645_reg[6]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y122        FDRE (Setup_fdre_C_D)        0.084     3.187    p_Repl2_1_reg_645_reg[6]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div3_chunk_fu_118/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 0.520ns (21.967%)  route 1.847ns (78.033%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.672     0.672    ap_clk
    SLICE_X10Y119        FDRE                                         r  ap_CS_fsm_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  ap_CS_fsm_reg[18]/Q
                         net (fo=8, routed)           0.501     1.481    grp_lut_div3_chunk_fu_118/q3_U/lut_div3_chunk_q3_rom_U/ap_CS_fsm_reg[38][2]
    SLICE_X10Y118        LUT3 (Prop_lut3_I1_O)        0.053     1.534 r  grp_lut_div3_chunk_fu_118/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_24/O
                         net (fo=6, routed)           0.390     1.925    grp_lut_div3_chunk_fu_118/q3_U/lut_div3_chunk_q3_rom_U/q0_reg[0]_2
    SLICE_X9Y120         LUT6 (Prop_lut6_I0_O)        0.053     1.978 f  grp_lut_div3_chunk_fu_118/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_20/O
                         net (fo=1, routed)           0.457     2.435    grp_lut_div3_chunk_fu_118/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_20_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I0_O)        0.053     2.488 r  grp_lut_div3_chunk_fu_118/q3_U/lut_div3_chunk_q3_rom_U/g0_b0_i_4/O
                         net (fo=6, routed)           0.498     2.986    grp_lut_div3_chunk_fu_118/r0_U/lut_div3_chunk_r0_rom_U/sel[3]
    SLICE_X9Y115         LUT6 (Prop_lut6_I3_O)        0.053     3.039 r  grp_lut_div3_chunk_fu_118/r0_U/lut_div3_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.039    grp_lut_div3_chunk_fu_118/r0_U/lut_div3_chunk_r0_rom_U/p_0_out
    SLICE_X9Y115         FDRE                                         r  grp_lut_div3_chunk_fu_118/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=883, unset)          0.638     3.138    grp_lut_div3_chunk_fu_118/r0_U/lut_div3_chunk_r0_rom_U/ap_clk
    SLICE_X9Y115         FDRE                                         r  grp_lut_div3_chunk_fu_118/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X9Y115         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div3_chunk_fu_118/r0_U/lut_div3_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  0.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 r_V_15_reg_665_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_7_reg_675_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.283     0.283    ap_clk
    SLICE_X15Y117        FDRE                                         r  r_V_15_reg_665_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y117        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  r_V_15_reg_665_reg[36]/Q
                         net (fo=1, routed)           0.055     0.439    r_V_15_reg_665[36]
    SLICE_X14Y117        LUT3 (Prop_lut3_I0_O)        0.028     0.467 r  xf_V_7_reg_675[36]_i_1/O
                         net (fo=1, routed)           0.000     0.467    xf_V_7_fu_329_p3[36]
    SLICE_X14Y117        FDRE                                         r  xf_V_7_reg_675_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.298     0.298    ap_clk
    SLICE_X14Y117        FDRE                                         r  xf_V_7_reg_675_reg[36]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y117        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_7_reg_675_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 r_V_15_reg_665_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_7_reg_675_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.283     0.283    ap_clk
    SLICE_X15Y118        FDRE                                         r  r_V_15_reg_665_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  r_V_15_reg_665_reg[40]/Q
                         net (fo=1, routed)           0.055     0.439    r_V_15_reg_665[40]
    SLICE_X14Y118        LUT3 (Prop_lut3_I0_O)        0.028     0.467 r  xf_V_7_reg_675[40]_i_1/O
                         net (fo=1, routed)           0.000     0.467    xf_V_7_fu_329_p3[40]
    SLICE_X14Y118        FDRE                                         r  xf_V_7_reg_675_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.298     0.298    ap_clk
    SLICE_X14Y118        FDRE                                         r  xf_V_7_reg_675_reg[40]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y118        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_7_reg_675_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 r_V_15_reg_665_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_7_reg_675_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.871%)  route 0.082ns (39.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.283     0.283    ap_clk
    SLICE_X15Y117        FDRE                                         r  r_V_15_reg_665_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y117        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  r_V_15_reg_665_reg[39]/Q
                         net (fo=1, routed)           0.082     0.466    r_V_15_reg_665[39]
    SLICE_X14Y117        LUT3 (Prop_lut3_I0_O)        0.028     0.494 r  xf_V_7_reg_675[39]_i_1/O
                         net (fo=1, routed)           0.000     0.494    xf_V_7_fu_329_p3[39]
    SLICE_X14Y117        FDRE                                         r  xf_V_7_reg_675_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.298     0.298    ap_clk
    SLICE_X14Y117        FDRE                                         r  xf_V_7_reg_675_reg[39]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y117        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_7_reg_675_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 r_V_15_reg_665_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_7_reg_675_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.583%)  route 0.083ns (39.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.283     0.283    ap_clk
    SLICE_X15Y117        FDRE                                         r  r_V_15_reg_665_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y117        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  r_V_15_reg_665_reg[35]/Q
                         net (fo=1, routed)           0.083     0.467    r_V_15_reg_665[35]
    SLICE_X14Y117        LUT3 (Prop_lut3_I0_O)        0.028     0.495 r  xf_V_7_reg_675[35]_i_1/O
                         net (fo=1, routed)           0.000     0.495    xf_V_7_fu_329_p3[35]
    SLICE_X14Y117        FDRE                                         r  xf_V_7_reg_675_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.298     0.298    ap_clk
    SLICE_X14Y117        FDRE                                         r  xf_V_7_reg_675_reg[35]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y117        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_7_reg_675_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 r_V_15_reg_665_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_7_reg_675_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.583%)  route 0.083ns (39.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.283     0.283    ap_clk
    SLICE_X15Y118        FDRE                                         r  r_V_15_reg_665_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  r_V_15_reg_665_reg[38]/Q
                         net (fo=1, routed)           0.083     0.467    r_V_15_reg_665[38]
    SLICE_X14Y118        LUT3 (Prop_lut3_I0_O)        0.028     0.495 r  xf_V_7_reg_675[38]_i_1/O
                         net (fo=1, routed)           0.000     0.495    xf_V_7_fu_329_p3[38]
    SLICE_X14Y118        FDRE                                         r  xf_V_7_reg_675_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.298     0.298    ap_clk
    SLICE_X14Y118        FDRE                                         r  xf_V_7_reg_675_reg[38]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y118        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_7_reg_675_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            r_V_16_reg_670_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.777%)  route 0.086ns (40.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.283     0.283    operator_double_dcud_U10/ap_clk
    SLICE_X15Y111        FDRE                                         r  operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][26]/Q
                         net (fo=4, routed)           0.086     0.469    operator_double_dcud_U10/dout_array_loop[5].dout_array_reg_n_0_[5][26]
    SLICE_X14Y111        LUT6 (Prop_lut6_I1_O)        0.028     0.497 r  operator_double_dcud_U10/r_V_16_reg_670[27]_i_1/O
                         net (fo=1, routed)           0.000     0.497    grp_fu_320_p2[27]
    SLICE_X14Y111        FDRE                                         r  r_V_16_reg_670_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.298     0.298    ap_clk
    SLICE_X14Y111        FDRE                                         r  r_V_16_reg_670_reg[27]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y111        FDRE (Hold_fdre_C_D)         0.087     0.385    r_V_16_reg_670_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            r_V_16_reg_670_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.499%)  route 0.087ns (40.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.283     0.283    operator_double_dcud_U10/ap_clk
    SLICE_X15Y111        FDRE                                         r  operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dcud_U10/dout_array_loop[5].dout_array_reg[5][26]/Q
                         net (fo=4, routed)           0.087     0.470    operator_double_dcud_U10/dout_array_loop[5].dout_array_reg_n_0_[5][26]
    SLICE_X14Y111        LUT6 (Prop_lut6_I5_O)        0.028     0.498 r  operator_double_dcud_U10/r_V_16_reg_670[26]_i_1/O
                         net (fo=1, routed)           0.000     0.498    grp_fu_320_p2[26]
    SLICE_X14Y111        FDRE                                         r  r_V_16_reg_670_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.298     0.298    ap_clk
    SLICE_X14Y111        FDRE                                         r  r_V_16_reg_670_reg[26]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y111        FDRE (Hold_fdre_C_D)         0.087     0.385    r_V_16_reg_670_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/din1_cast_array_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X10Y119        FDRE                                         r  operator_double_dbkb_U9/din1_cast_array_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y119        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  operator_double_dbkb_U9/din1_cast_array_reg[0][9]/Q
                         net (fo=1, routed)           0.055     0.456    operator_double_dbkb_U9/din1_cast_array_reg_n_0_[0][9]
    SLICE_X10Y119        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.298     0.298    operator_double_dbkb_U9/ap_clk
    SLICE_X10Y119        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y119        FDRE (Hold_fdre_C_D)         0.045     0.343    operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            r_V_15_reg_665_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.441%)  route 0.087ns (40.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X13Y110        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y110        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][4]/Q
                         net (fo=4, routed)           0.087     0.471    operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][4]
    SLICE_X12Y110        LUT6 (Prop_lut6_I3_O)        0.028     0.499 r  operator_double_dbkb_U9/r_V_15_reg_665[2]_i_1/O
                         net (fo=1, routed)           0.000     0.499    grp_fu_315_p2[2]
    SLICE_X12Y110        FDRE                                         r  r_V_15_reg_665_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.298     0.298    ap_clk
    SLICE_X12Y110        FDRE                                         r  r_V_15_reg_665_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y110        FDRE (Hold_fdre_C_D)         0.087     0.385    r_V_15_reg_665_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            r_V_15_reg_665_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.441%)  route 0.087ns (40.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.283     0.283    operator_double_dbkb_U9/ap_clk
    SLICE_X15Y116        FDRE                                         r  operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y116        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][34]/Q
                         net (fo=4, routed)           0.087     0.471    operator_double_dbkb_U9/dout_array_loop[5].dout_array_reg[5][34]
    SLICE_X14Y116        LUT6 (Prop_lut6_I3_O)        0.028     0.499 r  operator_double_dbkb_U9/r_V_15_reg_665[32]_i_1/O
                         net (fo=1, routed)           0.000     0.499    grp_fu_315_p2[32]
    SLICE_X14Y116        FDRE                                         r  r_V_15_reg_665_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=883, unset)          0.298     0.298    ap_clk
    SLICE_X14Y116        FDRE                                         r  r_V_15_reg_665_reg[32]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y116        FDRE (Hold_fdre_C_D)         0.087     0.385    r_V_15_reg_665_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X9Y119   ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X7Y119   ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X6Y119   ap_CS_fsm_reg[13]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X7Y119   ap_CS_fsm_reg[17]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X11Y117  grp_lut_div3_chunk_fu_118/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X4Y112   new_mant_V_1_reg_592_reg[30]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X3Y119   new_mant_V_1_reg_592_reg[46]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X13Y119  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][6]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X13Y119  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][7]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.500       1.750      SLICE_X7Y112   operator_double_dbkb_U9/dout_array_reg[0][23]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y119  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y119  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y119  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y119  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y119  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y119  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y119  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y119  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y119  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y119  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y119  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y119  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y119  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y119  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y119  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y119  operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___operator_double_dbkb_U9_dout_array_loop_r_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y119  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X16Y119  operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___operator_double_dbkb_U9_dout_array_loop_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y119  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         1.250       0.470      SLICE_X18Y119  operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___operator_double_dbkb_U9_dout_array_loop_r/CLK



