==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavfilteraf_anequalizer.c_chebyshev1_fo_section_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21941 ; free virtual = 44661
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21941 ; free virtual = 44661
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 896.453 ; gain = 196.133 ; free physical = 21916 ; free virtual = 44640
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 898.500 ; gain = 198.180 ; free physical = 21878 ; free virtual = 44606
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chebyshev1_fo_section' (extr_.FFmpeglibavfilteraf_anequalizer.c_chebyshev1_fo_section_with_main.c:25) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 898.500 ; gain = 198.180 ; free physical = 21811 ; free virtual = 44545
WARNING: [XFORM 203-631] Renaming function 'chebyshev1_fo_section' to 'chebyshev1_fo_sectio' (extr_.FFmpeglibavfilteraf_anequalizer.c_chebyshev1_fo_section_with_main.c:15:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 898.500 ; gain = 198.180 ; free physical = 21790 ; free virtual = 44526
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.45 seconds; current allocated memory: 232.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 232.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 232.591 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 898.500 ; gain = 198.180 ; free physical = 21790 ; free virtual = 44526
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.disquedepsjemallocsrcctl.c_ctl_arena_stats_smerge_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.disquedepsjemallocsrcctl.c_ctl_arena_stats_smerge_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.disquedepsjemallocsrcctl.c_ctl_arena_stats_smerge_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavfilteraf_anequalizer.c_chebyshev1_fo_section_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27208 ; free virtual = 37494
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27208 ; free virtual = 37494
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'chebyshev1_fo_section' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavfilteraf_anequalizer.c_chebyshev1_fo_section_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:01:39 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27174 ; free virtual = 37461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:01:39 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27174 ; free virtual = 37461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:01:42 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27143 ; free virtual = 37432
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:01:43 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 27111 ; free virtual = 37403
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'chebyshev1_fo_section' (extr_.FFmpeglibavfilteraf_anequalizer.c_chebyshev1_fo_section_with_main.c:25) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:01:44 . Memory (MB): peak = 901.406 ; gain = 201.086 ; free physical = 27047 ; free virtual = 37345
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:01:44 . Memory (MB): peak = 901.406 ; gain = 201.086 ; free physical = 27032 ; free virtual = 37332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chebyshev1_fo_section' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chebyshev1_fo_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 105.28 seconds; current allocated memory: 240.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 242.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chebyshev1_fo_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/S_b0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/S_b1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/S_b2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/S_b3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/S_b4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/S_a0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/S_a1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/S_a2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/S_a3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/S_a4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/c' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/tetta_b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/g0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/si' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/D' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev1_fo_section/c0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chebyshev1_fo_section' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'chebyshev1_fo_section_dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chebyshev1_fo_section_dadddsub_64ns_64ns_64_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chebyshev1_fo_section_dcmp_64ns_64ns_1_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chebyshev1_fo_section_ddiv_64ns_64ns_64_22_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chebyshev1_fo_section_dmul_64ns_64ns_64_5_max_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'chebyshev1_fo_section_dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'chebyshev1_fo_section'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 245.525 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:01:51 . Memory (MB): peak = 1027.422 ; gain = 327.102 ; free physical = 27012 ; free virtual = 37320
INFO: [VHDL 208-304] Generating VHDL RTL for chebyshev1_fo_section.
INFO: [VLOG 209-307] Generating Verilog RTL for chebyshev1_fo_section.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.FFmpeglibavfilteraf_anequalizer.c_chebyshev2_fo_section_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.FFmpeglibavfilteraf_anequalizer.c_chebyshev2_fo_section_with_main.c/solution1'.
