parent	,	V_51
iommu_completion_wait	,	F_98
atomic_set	,	F_3
dev_data	,	V_3
PCI_PASID_CAP_PRIV	,	V_389
DTE_GCR3_SHIFT_A	,	V_289
pci_bus	,	V_49
dma_dom	,	V_217
DTE_GCR3_SHIFT_B	,	V_287
DTE_GCR3_SHIFT_C	,	V_288
amd_iommu_rlookup_table	,	V_38
CMD_INV_IOTLB_PAGES	,	V_159
upper_32_bits	,	F_86
page_to_phys	,	F_224
bind	,	V_6
dev	,	V_11
bitmap	,	V_225
address_start	,	V_220
REQ_ACS_FLAGS	,	V_48
device_change_notifier	,	F_206
exclusion_length	,	V_244
PCI_FUNC	,	F_62
DMA_FROM_DEVICE	,	V_321
unlikely	,	F_151
pri_reset_while_enabled	,	F_189
iommu_handle_ppr_entry	,	F_66
DTE_GLX_MASK	,	V_285
for_each_sg	,	F_227
debugfs_create_bool	,	F_54
GCR3_VALID	,	V_267
raw	,	V_121
EIO	,	V_140
"amd-iommu"	,	L_2
amd_iommu_attach_device	,	F_250
"AMD-Vi: Using passthough domain for device %s\n"	,	L_24
"COMMAND_HARDWARE_ERROR address=0x%016llx "	,	L_15
glx	,	V_268
size	,	V_148
left	,	V_169
"UNKNOWN type=0x%02x]\n"	,	L_20
domain	,	V_181
pr_err	,	F_26
bitmap_clear	,	F_153
de_fflush	,	V_66
"Using protection domain %d for device %s\n"	,	L_23
pci_read_config_word	,	F_190
exclusion_start	,	V_242
DTE_FLAG_IOTLB	,	V_280
to_pci_dev	,	F_14
aperture_range	,	V_235
GFP_ATOMIC	,	V_317
"ILLEGAL_DEV_TABLE_ENTRY device=%02x:%02x.%x "	,	L_8
"AMD-Vi: Unknown PPR request received\n"	,	L_21
"AMD-Vi: Event logged ["	,	L_7
amd_iommu_int_thread	,	F_76
dump_command	,	F_56
PPR_ENTRY_SIZE	,	V_134
EBUSY	,	V_204
"IO_PAGE_FAULT device=%02x:%02x.%x "	,	L_10
atomic_notifier_call_chain	,	F_74
__clear_bit	,	F_162
pci_acs_path_enabled	,	F_36
sem	,	V_139
ENOTSUPP	,	V_46
pci_get_dma_source	,	F_30
address	,	V_92
bdf	,	V_214
e	,	V_218
pr_info	,	F_238
tail	,	V_113
CMD_BUFFER_UNINITIALIZED	,	V_171
MAX_DMA32_PFN	,	V_358
iommu_print_event	,	F_58
domid	,	V_89
i	,	V_23
irq	,	V_136
del_domain_from_list	,	F_156
j	,	V_261
init_unity_mappings_for_device	,	F_140
DEV_ENTRY_MODE_MASK	,	V_277
n	,	V_58
IOMMU_PTE_TV	,	V_279
pr_alert	,	F_80
IOMMU_READ	,	V_369
aperture	,	V_224
IRQ_WAKE_THREAD	,	V_138
s	,	V_151
amd_iommu_complete_ppr	,	F_274
amd_iommu_pd_lock	,	V_255
PCI_PRI_CTRL_RESET	,	V_293
phys_addr_t	,	T_10
iommu_group_add_device	,	F_41
dma_pdev	,	V_41
amd_iommu	,	V_53
read_lock_irqsave	,	F_204
iommu_prot	,	V_368
PAGE_SIZE_ALIGN	,	F_122
AMD_IOMMU_DEVICE_FLAG_PRIV_SUP	,	V_390
"PAGE_TAB_HARDWARE_ERROR device=%02x:%02x.%x "	,	L_13
amd_iommu_domain_enable_v2	,	F_263
domain_id_alloc	,	F_157
unmap_page	,	F_225
build_inv_dte	,	F_88
dir	,	V_323
amd_iommu_max_glx_val	,	V_377
need_sync	,	V_175
next_address	,	V_248
__amd_iommu_flush_tlb	,	F_267
CMD_INV_IOMMU_ALL_PAGES_ADDRESS	,	V_153
passthrough	,	V_301
stats_dir	,	V_62
free_coherent	,	F_234
domain_flush_devices	,	F_112
phys_to_virt	,	F_57
devid_start	,	V_215
info	,	V_381
ret	,	V_29
pci_iommuv2_capable	,	F_17
amd_iommu_ops	,	V_352
atomic_dec_and_test	,	F_201
update_device_table	,	F_212
find_dev_data	,	F_12
iommu_pd_list_lock	,	V_33
count	,	V_91
iommu_domain	,	V_361
"domain=0x%04x address=0x%016llx flags=0x%04x]\n"	,	L_11
list	,	V_256
amd_iommu_dev_table	,	V_56
__attach_device	,	F_181
archdata	,	V_17
iommu_init_unity_mappings	,	F_139
spin_unlock_irqrestore	,	F_6
iommu_pd_list	,	V_32
iommu_dev_data	,	V_1
AMD_PRI_DEV_ERRATUM_LIMIT_REQ_ONE	,	V_296
build_inv_all	,	F_95
mapped_elems	,	V_338
iommu_group_get	,	F_37
dma_ops_free_addresses	,	F_152
DEV_ENTRY_MODE_SHIFT	,	V_278
MMIO_STATUS_OFFSET	,	V_131
amd_iommu_int_handler	,	F_78
old_size	,	V_233
"AMD-Vi: Completion-Wait loop timed out\n"	,	L_22
pci_write_config_word	,	F_191
amd_iommu_device_info	,	F_278
alias_data	,	V_45
amd_iommu_uninit_devices	,	F_46
FEATURE_IA	,	V_177
amd_iommu_domain_destroy	,	F_248
PPR_PASID	,	F_70
list_del	,	F_8
"AMD-Vi: Warning: Unhandled device %s\n"	,	L_1
startpage	,	V_243
dma_get_seg_boundary	,	F_147
debugfs_create_dir	,	F_53
PPR_REQ_FAULT	,	V_124
evt_buf	,	V_118
root	,	V_378
AMD_IOMMU_DEVICE_FLAG_ATS_SUP	,	V_383
PPR_DEVID	,	F_71
PCI_EXT_CAP_ID_PRI	,	V_21
PCI_EXT_CAP_ID_ATS	,	V_20
__iommu_counter	,	V_60
retry	,	V_93
MMIO_STATUS_PPR_INT_MASK	,	V_130
amd_iommu_init_api	,	F_240
CMD_INV_IOMMU_PAGES_SIZE_MASK	,	V_156
gn	,	V_163
length	,	V_337
spin_unlock	,	F_184
APERTURE_MAX_RANGES	,	V_234
amd_iommu_init_devices	,	F_49
iommu_detected	,	V_355
cnt_map_single	,	V_69
iommu_group	,	V_42
pde	,	V_149
populate	,	V_231
amd_iommu_pd_list	,	V_257
MMIO_EVT_HEAD_OFFSET	,	V_116
prealloc_protection_domains	,	F_236
dma_ops_get_pte	,	F_213
cnt_unmap_sg	,	V_72
ENOMEM	,	V_44
iommu_group_put	,	F_42
EVENT_TYPE_SHIFT	,	V_94
pt_domain	,	V_304
get_order	,	F_219
CMD_COMPL_WAIT	,	V_146
IOMMU_PTE_PAGE	,	F_126
MSI_ADDR_BASE_LO	,	V_240
number	,	V_15
dump_dte_entry	,	F_55
amd_iommus	,	V_185
bus_register_notifier	,	F_208
iommu_area_alloc	,	F_149
tmp	,	V_283
pte_mask	,	V_197
cnt_free_coherent	,	V_74
lock	,	V_114
action	,	V_307
id	,	V_182
dma_address	,	V_335
domain_flush_all	,	V_77
iommu_flush_tlb_all	,	F_101
dma_mask	,	V_35
list_for_each_entry_safe	,	F_48
iommu_flush_all_caches	,	F_103
__amd_iommu_flush_page	,	F_265
APERTURE_RANGE_PAGES	,	V_230
IOMMU_PROT_IR	,	V_207
index	,	V_229
next_bit	,	V_247
out_unlock	,	V_9
PPR_TAG	,	F_72
free_gcr3_tbl_level1	,	F_164
IOMMU_PROT_IW	,	V_209
PCI_BUS	,	F_61
IRQ_HANDLED	,	V_137
free_gcr3_tbl_level2	,	F_166
attrs	,	V_331
pdev_pri_erratum	,	F_19
iommu_queue_command_sync	,	F_96
PCI_PRI_CTRL	,	V_292
get_domain	,	F_209
"address=0x%016llx]\n"	,	L_18
amd_iommu_last_bdf	,	V_37
map_page	,	F_223
cleanup_domain	,	F_243
EVENT_TYPE_DEV_TAB_ERR	,	V_106
cmd	,	V_87
status	,	V_162
bus_addr	,	V_200
dom	,	V_199
PAGE_MODE_3_LEVEL	,	V_362
iommu_feature	,	F_104
pci_pasid_features	,	F_281
amd_iommu_alias_table	,	V_31
list_add_tail	,	F_5
IOMMU_CAP_CACHE_COHERENCY	,	V_374
EVENT_FLAGS_SHIFT	,	V_100
dma_ops_reserve_addresses	,	F_141
iommu_num_pages	,	F_90
ALIGN	,	F_146
wait_on_sem	,	F_79
domain_flush_pages	,	F_108
IOMMU_PTE_PRESENT	,	F_124
cmd_buf	,	V_142
MAX_DOMAIN_ID	,	V_260
u16	,	T_1
__get_gcr3_pte	,	F_269
EVENT_DOMID_MASK	,	V_99
for_each_pci_dev	,	F_47
pci_disable_pasid	,	F_188
PCI_PRI_TLP_OFF	,	V_300
amd_iommu_flush_page	,	F_266
target_dev	,	V_34
EVENT_TYPE_ILL_CMD	,	V_108
PAGE_MODE_2_LEVEL	,	V_272
dma_domain	,	V_308
"ILLEGAL_COMMAND_ERROR address=0x%016llx]\n"	,	L_14
PPR_STATUS_SHIFT	,	V_165
last_page	,	V_228
cnt	,	V_61
aperture_start	,	V_364
pdev_iommuv2_enable	,	F_192
virt_to_phys	,	F_116
MMIO_CMD_TAIL_OFFSET	,	V_144
dma_ops_domain	,	V_27
notifier_block	,	V_305
virt_addr	,	V_341
free_dev_data	,	F_7
amd_iommu_domain_set_gcr3	,	F_272
devid_end	,	V_216
PD_DEFAULT_MASK	,	V_353
__set_gcr3	,	F_270
bus_set_iommu	,	F_241
max_pfn	,	V_357
iommu_map_page	,	F_130
PM_ADDR_MASK	,	V_372
size_t	,	T_7
mode	,	V_188
pdev	,	V_13
pages	,	V_150
domain_flush_tlb_pde	,	F_110
u32	,	T_2
pr_err_ratelimited	,	F_69
api_lock	,	V_360
limit	,	V_251
iommu_unmap_page	,	F_135
free_pagetable	,	F_163
fetch_pte	,	F_127
PPR_FLAGS	,	F_73
cmd_buf_size	,	V_143
num_ptes	,	V_237
level	,	V_194
cr3	,	V_380
pci_enable_pasid	,	F_193
set_dte_entry	,	F_173
PASID_MASK	,	V_160
dma_length	,	V_336
alloc_coherent	,	F_231
entry	,	V_28
PAGE_MODE_NONE	,	V_276
pci_ats_queue_depth	,	F_199
debugfs_create_u64	,	F_51
iommu_cmd	,	V_86
pte_page	,	V_193
nb	,	V_306
spin_lock_irqsave	,	F_4
cross_page	,	V_75
CMD_INV_ALL	,	V_167
PAGE_SIZE_LEVEL	,	F_123
list_add	,	F_155
ppr_log	,	V_129
list_for_each_entry	,	F_11
amd_iommu_fault	,	V_122
device_nb	,	V_316
p1	,	V_262
p2	,	V_263
p3	,	V_264
amd_iommu_unregister_ppr_notifier	,	F_260
qdep	,	V_158
get_device_id	,	F_13
dom_id	,	V_176
PAGE_MODE_6_LEVEL	,	V_189
SUB_STATS_COUNTER	,	F_222
"fullflush"	,	L_3
head	,	V_112
unhandled	,	V_350
amd_iommu_stats_add	,	F_50
free_mem	,	V_347
sync_cmd	,	V_174
errata	,	V_26
direction	,	V_319
IOMMU_WRITE	,	V_370
dev_name	,	F_27
build_inv_iotlb_pages	,	F_91
__detach_device	,	F_200
iommu_queue_command	,	F_97
writel	,	F_65
amd_iommu_domain_direct_map	,	F_262
control	,	V_291
total_map_requests	,	V_79
mmio_base	,	V_115
pci_get_slot	,	F_32
u64	,	T_4
free_domains	,	V_354
iommu_for_unity_map	,	F_136
complete_ppr	,	V_80
__pa	,	F_85
IS_ERR	,	F_39
pri_requests	,	V_83
dma_data_direction	,	V_329
AMD_IOMMU_DEVICE_FLAG_PASID_SUP	,	V_386
spin_lock_init	,	F_171
__unmap_single	,	F_221
dma_addr_t	,	T_9
multifunction	,	V_47
iommu	,	V_18
flush_addr	,	V_328
PCI_PASID_CAP_EXEC	,	V_387
PCI_EXT_CAP_ID_PASID	,	V_22
iommu_pass_through	,	V_312
PAGE_SHIFT	,	V_223
device_dma_ops_init	,	F_239
PPR_REQ_TYPE	,	F_68
increase_address_space	,	F_113
PAGE_MASK	,	V_154
dma_attrs	,	V_330
dev_data_list_lock	,	V_7
pt_root	,	V_190
device_flush_dte	,	F_106
device_id	,	V_126
CMD_COMPLETE_PPR	,	V_166
pci_pri_tlp_required	,	F_197
dent	,	V_63
pci_bus_type	,	V_36
DTE_FLAG_GV	,	V_284
devfn	,	V_16
amd_iommu_init_passthrough	,	F_257
BUS_NOTIFY_UNBOUND_DRIVER	,	V_309
free_dma_dom	,	V_270
dma_addr	,	V_327
build_inv_iommu_pages	,	F_89
IOMMU_PTE_FC	,	V_206
align_mask	,	V_245
free_gcr3_table	,	F_167
iommu_flush_dte	,	F_99
paddr	,	V_318
GFP_KERNEL	,	V_5
device	,	V_10
PM_LEVEL_SIZE	,	F_120
EVENT_TYPE_IO_FAULT	,	V_105
devid	,	V_2
domain_flush_tlb	,	F_109
__GFP_ZERO	,	V_346
search_dev_data	,	F_10
PCI_DEVFN	,	F_33
mutex_init	,	F_246
__domain_flush_pages	,	F_107
pci_max_pasids	,	F_280
mutex_unlock	,	F_253
min	,	F_279
pos	,	V_24
BUG	,	F_168
pri_tlp	,	V_302
alloc_passthrough_domain	,	F_237
"INVALID_DEVICE_REQUEST device=%02x:%02x.%x "	,	L_19
__GFP_HIGHMEM	,	V_344
cnt_unmap_single	,	V_70
swiotlb	,	V_356
need_flush	,	V_252
"flags=0x%04x]\n"	,	L_16
compl_wait	,	V_68
iommu_poll_ppr_log	,	F_75
iommu_device_max_index	,	F_148
nelems	,	V_334
iova	,	V_367
EVENT_TYPE_MASK	,	V_95
scatterlist	,	V_332
u8	,	T_6
pdev_iommuv2_disable	,	F_185
__pte	,	V_198
iommu_group_alloc	,	F_38
device_flush_iotlb	,	F_105
DTE_GCR3_VAL_B	,	F_174
check_device	,	F_22
DTE_GCR3_VAL_C	,	F_175
EVENT_DEVID_MASK	,	V_97
iommu_flush_all	,	F_102
unmapped	,	V_212
DTE_GCR3_VAL_A	,	F_176
pci_acs_enabled	,	F_31
iommu_uninit_device	,	F_44
__GFP_DMA32	,	V_345
start_page	,	V_227
APERTURE_RANGE_INDEX	,	F_214
amd_iommu_init_dma_ops	,	F_242
PM_LEVEL_INDEX	,	F_121
mutex_lock	,	F_252
domain_flush_complete	,	F_111
__clear_gcr3	,	F_271
gcr3_tbl	,	V_269
geometry	,	V_363
to	,	V_40
amd_iommu_dma_ops	,	V_314
pasids	,	V_375
"AMD-Vi: Initialized for Passthrough Mode\n"	,	L_27
BUS_NOTIFY_ADD_DEVICE	,	V_311
ERR_PTR	,	F_210
AMD_PRI_DEV_ERRATUM_ENABLE_RESET	,	V_297
bus	,	V_14
IOMMU_PTE_IW	,	V_210
sg_phys	,	F_228
amd_iommu_unmap	,	F_254
end_lvl	,	V_195
MMIO_EVT_TAIL_OFFSET	,	V_117
unmap	,	V_339
"AMD-Vi: Lazy IO/TLB flushing enabled\n"	,	L_26
IOMMU_PTE_IR	,	V_208
EVENT_DOMID_SHIFT	,	V_98
MMIO_PPR_HEAD_OFFSET	,	V_132
dma_ops_domain_alloc	,	F_170
align	,	V_324
ppr_notifier	,	V_128
INIT_LIST_HEAD	,	F_172
next_tail	,	V_170
features	,	V_385
do_attach	,	F_179
force_aperture	,	V_366
alloc_dev_data	,	F_1
priv	,	V_274
PM_LEVEL_ENC	,	F_133
PAGE_ALIGN	,	F_131
pci_is_root_bus	,	F_35
ats	,	V_178
for_each_iommu	,	F_77
PD_IOMMUV2_MASK	,	V_281
__va	,	F_165
"IOTLB_INV_TIMEOUT device=%02x:%02x.%x "	,	L_17
free_page	,	F_144
amd_iommu_force_isolation	,	V_349
get_dev_data	,	F_16
sync	,	V_168
pci_dev	,	V_12
CMD_INV_IOMMU_PAGES	,	V_155
coherent_dma_mask	,	V_342
PM_LEVEL_PDE	,	F_115
protection_domain_alloc	,	F_245
name	,	V_64
page	,	V_196
alloc	,	V_379
updated	,	V_191
read_unlock_irqrestore	,	F_205
APERTURE_RANGE_SIZE	,	V_239
next	,	V_359
LOOP_TIMEOUT	,	V_102
MMIO_CMD_HEAD_OFFSET	,	V_173
BUG_ON	,	F_118
printk	,	F_60
AMD_IOMMU_DEVICE_FLAG_PRI_SUP	,	V_384
max_pasids	,	V_382
dev_cnt	,	V_290
EVENT_TYPE_CMD_HARD_ERR	,	V_109
copy_cmd_to_buffer	,	F_81
caps	,	V_19
kzalloc	,	F_2
amd_iommu_iotlb_sup	,	V_303
amd_iommu_enable_device_erratum	,	F_276
write_lock_irqsave	,	F_158
aperture_size	,	V_222
alloc_new_range	,	F_142
DMA_ERROR_CODE	,	V_253
__GFP_DMA	,	V_343
mask	,	V_348
pte	,	V_187
dma_ops_domain_unmap	,	F_217
"AMD-Vi: No event written to event log\n"	,	L_6
build_completion_wait	,	F_82
EVENT_TYPE_INV_DEV_REQ	,	V_111
again	,	V_172
write_unlock_irqrestore	,	F_160
start	,	V_246
iommu_group_remove_device	,	F_45
DTE_GLX_SHIFT	,	V_286
sglist	,	V_333
free_pages	,	F_233
target	,	V_141
ptr	,	V_266
do_detach	,	F_180
amd_iommus_present	,	V_183
attach_device	,	F_198
domain_for_device	,	F_203
AMD_IOMMU_DEVICE_FLAG_EXEC_SUP	,	V_388
update_domain	,	F_134
aperture_end	,	V_365
pci_disable_pri	,	F_187
pci_disable_ats	,	F_186
gfp_t	,	T_8
dma_ops_domain_free	,	F_169
out_err	,	V_298
invalidate_iotlb_all	,	V_82
detach_device	,	F_202
list_empty	,	F_21
spage	,	V_241
"AMD-Vi: IO/TLB flush on unmap enabled\n"	,	L_25
amd_iommu_register_ppr_notifier	,	F_258
get_zeroed_page	,	F_114
reset_enable	,	V_294
PPR_STATUS_MASK	,	V_164
DUMP_printk	,	F_211
offset_mask	,	V_371
map_sg_no_iommu	,	F_226
PTE_PAGE_SIZE	,	F_128
IOMMU_PROT_MASK	,	V_202
phys_addr	,	V_85
dev_list	,	V_271
amd_iommu_detach_device	,	F_249
DMA_TO_DEVICE	,	V_320
page_size	,	V_192
pte_root	,	V_275
erratum	,	V_25
amd_iommu_init_notifier	,	F_207
"AMD-Vi: DTE[%d]: %016llx\n"	,	L_4
dev_data_list	,	V_8
build_complete_ppr	,	F_94
__get_free_pages	,	F_232
evt_buf_size	,	V_120
protection_domain	,	V_180
boundary_size	,	V_250
atomic_notifier_chain_register	,	F_259
pci_reset_pri	,	F_194
PAGE_SIZE	,	V_152
unmap_size	,	V_211
amd_iommu_v2_supported	,	F_277
dma_ops_domain_map	,	F_216
__map_single	,	F_218
flag	,	V_340
kfree	,	F_9
flags	,	V_4
range	,	V_254
protection_domain_free	,	F_244
amd_iommu_domain_has_cap	,	F_256
enabled	,	V_179
invalidate_iotlb	,	V_81
max_index	,	V_249
out	,	V_310
amd_iommu_domain_clear_gcr3	,	F_273
prot	,	V_201
is_power_of_2	,	F_119
amd_iommu_iova_to_phys	,	F_255
find_first_zero_bit	,	F_159
out_unmap	,	V_325
event	,	V_90
nommu_dma_ops	,	V_351
MMIO_PPR_TAIL_OFFSET	,	V_133
__evt	,	V_88
CMD_SET_TYPE	,	F_87
pasid	,	V_125
CMD_COMPL_WAIT_STORE_MASK	,	V_145
iommu_flush_dte_all	,	F_100
build_inv_iotlb_pasid	,	F_93
gfp	,	V_186
EINVAL	,	V_203
__flush_pasid	,	F_264
PCI_SLOT	,	F_34
dev_table_entry	,	V_57
INC_STATS_COUNTER	,	F_67
pci_dev_put	,	F_24
__init	,	T_3
self	,	V_50
domain_flush_single	,	V_76
udelay	,	F_59
CONFIG_IOMMU_STRESS	,	F_143
amd_iommu_map	,	F_251
amd_iommu_flush_tlb	,	F_268
DMA_BIDIRECTIONAL	,	V_322
levels	,	V_376
cnt_map_sg	,	V_71
amd_iommu_unmap_flush	,	V_67
data	,	V_84
out_free	,	V_59
atomic_inc	,	F_183
amd_iommu_np_cache	,	V_326
dev_iommu	,	V_184
dma_ops_alloc_addresses	,	F_150
lower_32_bits	,	F_84
unmap_sg	,	F_230
dma_ops_unity_map	,	F_137
dma_ops	,	V_313
iommu_poll_events	,	F_63
from	,	V_39
__set_bit	,	F_138
"AMD-Vi: CMD[%d]: %08x\n"	,	L_5
tag	,	V_127
map_sg	,	F_229
group	,	V_43
reqs	,	V_295
amd_iommu_apply_erratum_63	,	F_178
pci_enable_ats	,	F_196
"address=0x%016llx flags=0x%04x]\n"	,	L_9
offset	,	V_236
pte_pages	,	V_238
CMD_INV_IOMMU_PAGES_PDE_MASK	,	V_157
iommu_v2	,	V_54
amd_iommu_get_v2_domain	,	F_275
PTR_ERR	,	F_40
calc_devid	,	F_15
EVENT_TYPE_PAGE_TAB_ERR	,	V_107
build_inv_iommu_pasid	,	F_92
IOMMU_PTE_P	,	V_205
APERTURE_RANGE_SHIFT	,	V_232
root_bus	,	V_52
iommu_ignore_device	,	F_43
pci_find_ext_capability	,	F_18
EVENT_TYPE_IOTLB_INV_TO	,	V_110
pci_enable_pri	,	F_195
EVENT_TYPE_ILL_DEV	,	V_104
unity_map_entry	,	V_213
default_dom	,	V_226
tbl	,	V_265
alloc_pte	,	F_117
APERTURE_PAGE_INDEX	,	F_215
amd_iommu_domain_init	,	F_247
add_domain_to_list	,	F_154
CMD_INV_IOMMU_PAGES_GN_MASK	,	V_161
domain_id_free	,	F_161
pci_dev_get	,	F_29
cnt_alloc_coherent	,	V_73
amd_iommu_devtable_lock	,	V_258
EVENT_DEVID_SHIFT	,	V_96
PAGE_SIZE_PTE	,	F_132
cap	,	V_373
PCI_PRI_STATUS	,	V_299
ADD_STATS_COUNTER	,	F_220
is_iommu_v2	,	V_55
amd_iommu_stats_init	,	F_52
atomic_notifier_chain_unregister	,	F_261
alias	,	V_30
EVENT_ENTRY_SIZE	,	V_119
spin_lock	,	F_182
addr	,	V_219
value	,	V_65
PPR_LOG_SIZE	,	V_135
readl	,	F_64
"DEV_TAB_HARDWARE_ERROR device=%02x:%02x.%x "	,	L_12
PD_DMA_OPS_MASK	,	V_273
PAGE_SIZE_PTE_COUNT	,	F_129
irqreturn_t	,	T_5
dma_ops_area_alloc	,	F_145
fault	,	V_123
WARN_ON	,	F_83
PM_PTE_LEVEL	,	F_125
alloced_io_mem	,	V_78
clear_dte_entry	,	F_177
gcr3	,	V_282
amd_iommu_dma_supported	,	F_235
swap_pci_ref	,	F_23
iommu_init_device	,	F_25
amd_iommu_pd_alloc_bitmap	,	V_259
CMD_INV_DEV_ENTRY	,	V_147
KERN_ERR	,	V_103
pci_get_bus_and_slot	,	F_28
EVENT_FLAGS_MASK	,	V_101
find_protection_domain	,	F_20
address_end	,	V_221
BUS_NOTIFY_DEL_DEVICE	,	V_315
