{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1449191770602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1449191770602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 19:16:10 2015 " "Processing started: Thu Dec 03 19:16:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1449191770602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1449191770602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1449191770602 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1449191771234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variouslogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file variouslogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 variousLogic-Behavioral " "Found design unit 1: variousLogic-Behavioral" {  } { { "variousLogic.vhd" "" { Text "D:/github/csce230/variousLogic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771664 ""} { "Info" "ISGN_ENTITY_NAME" "1 variousLogic " "Found entity 1: variousLogic" {  } { { "variousLogic.vhd" "" { Text "D:/github/csce230/variousLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi4to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multi4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi4to1-behavior " "Found design unit 1: multi4to1-behavior" {  } { { "multi4to1.vhdl" "" { Text "D:/github/csce230/multi4to1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771666 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi4to1 " "Found entity 1: multi4to1" {  } { { "multi4to1.vhdl" "" { Text "D:/github/csce230/multi4to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi2to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multi2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi2to1-behavior " "Found design unit 1: multi2to1-behavior" {  } { { "multi2to1.vhdl" "" { Text "D:/github/csce230/multi2to1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771667 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi2to1 " "Found entity 1: multi2to1" {  } { { "multi2to1.vhdl" "" { Text "D:/github/csce230/multi2to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitadder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bitadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitAdder-behavior " "Found design unit 1: bitAdder-behavior" {  } { { "bitAdder.vhdl" "" { Text "D:/github/csce230/bitAdder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771669 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitAdder " "Found entity 1: bitAdder" {  } { { "bitAdder.vhdl" "" { Text "D:/github/csce230/bitAdder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16xor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bit16xor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16xor-Behavioral " "Found design unit 1: bit16xor-Behavioral" {  } { { "bit16xor.vhdl" "" { Text "D:/github/csce230/bit16xor.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771670 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16xor " "Found entity 1: bit16xor" {  } { { "bit16xor.vhdl" "" { Text "D:/github/csce230/bit16xor.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16or.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bit16or.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16or-Behavioral " "Found design unit 1: bit16or-Behavioral" {  } { { "bit16or.vhdl" "" { Text "D:/github/csce230/bit16or.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771672 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16or " "Found entity 1: bit16or" {  } { { "bit16or.vhdl" "" { Text "D:/github/csce230/bit16or.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16and.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bit16and.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16and-Behavioral " "Found design unit 1: bit16and-Behavioral" {  } { { "bit16and.vhdl" "" { Text "D:/github/csce230/bit16and.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771673 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16and " "Found entity 1: bit16and" {  } { { "bit16and.vhdl" "" { Text "D:/github/csce230/bit16and.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16add.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bit16add.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16add-behavior " "Found design unit 1: bit16add-behavior" {  } { { "bit16add.vhdl" "" { Text "D:/github/csce230/bit16add.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771674 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16add " "Found entity 1: bit16add" {  } { { "bit16add.vhdl" "" { Text "D:/github/csce230/bit16add.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/memoryinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memfilesprocessor/memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Found entity 1: MemoryInterface" {  } { { "memFilesProcessor/MemoryInterface.bdf" "" { Schematic "D:/github/csce230/memFilesProcessor/MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/mainmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Found design unit 1: mainmemory-SYN" {  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MainMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771677 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Found entity 1: MainMemory" {  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MainMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/pc_temp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/pc_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Found design unit 1: pc_temp-SYN" {  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC_Temp.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771679 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Found entity 1: PC_Temp" {  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC_Temp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Found design unit 1: pc-SYN" {  } { { "memFilesProcessor/PC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771681 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "memFilesProcessor/PC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Found design unit 1: muxpc-SYN" {  } { { "memFilesProcessor/MuxPC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MuxPC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771682 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Found entity 1: MuxPC" {  } { { "memFilesProcessor/MuxPC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MuxPC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/muxinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/muxinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Found design unit 1: muxinc-SYN" {  } { { "memFilesProcessor/MuxINC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MuxINC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771684 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Found entity 1: MuxINC" {  } { { "memFilesProcessor/MuxINC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MuxINC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/instructionaddressgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memfilesprocessor/instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "memFilesProcessor/InstructionAddressGenerator.bdf" "" { Schematic "D:/github/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/const.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Found design unit 1: const-SYN" {  } { { "memFilesProcessor/Const.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771687 ""} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Found entity 1: Const" {  } { { "memFilesProcessor/Const.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Const.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Found design unit 1: adder-SYN" {  } { { "memFilesProcessor/Adder.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Adder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771688 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "memFilesProcessor/Adder.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/downloads/lab8files/mux16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/matt/downloads/lab8files/mux16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16-behavior " "Found design unit 1: mux16-behavior" {  } { { "C:/Users/Matt/Downloads/lab8Files/mux16.vhd" "" { Text "C:/Users/Matt/Downloads/lab8Files/mux16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771690 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "C:/Users/Matt/Downloads/lab8Files/mux16.vhd" "" { Text "C:/Users/Matt/Downloads/lab8Files/mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/downloads/lab8files/decoder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file c:/users/matt/downloads/lab8files/decoder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder16-behavior " "Found design unit 1: decoder16-behavior" {  } { { "C:/Users/Matt/Downloads/lab8Files/decoder16.vhd" "" { Text "C:/Users/Matt/Downloads/lab8Files/decoder16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771692 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder16 " "Found entity 1: decoder16" {  } { { "C:/Users/Matt/Downloads/lab8Files/decoder16.vhd" "" { Text "C:/Users/Matt/Downloads/lab8Files/decoder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771692 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "variousLogic work variousLogic.vhd(4) " "VHDL Primary Unit Declaration error at variousLogic.vhd(4): primary unit \"variousLogic\" already exists in library \"work\"" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/variousLogic.vhd" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/variousLogic.vhd" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1 1449191771695 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "variousLogic variousLogic.vhd(4) " "HDL error at variousLogic.vhd(4): see declaration for object \"variousLogic\"" {  } { { "variousLogic.vhd" "" { Text "D:/github/csce230/variousLogic.vhd" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1449191771695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/variouslogic.vhd 0 0 " "Found 0 design units, including 0 entities, in source file c:/users/matt/desktop/shit ballz/variouslogic.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771695 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "multi4to1 work multi4to1.vhdl(4) " "VHDL Primary Unit Declaration error at multi4to1.vhdl(4): primary unit \"multi4to1\" already exists in library \"work\"" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/multi4to1.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/multi4to1.vhdl" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1 1449191771697 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "multi4to1 multi4to1.vhdl(4) " "HDL error at multi4to1.vhdl(4): see declaration for object \"multi4to1\"" {  } { { "multi4to1.vhdl" "" { Text "D:/github/csce230/multi4to1.vhdl" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1449191771697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/multi4to1.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file c:/users/matt/desktop/shit ballz/multi4to1.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771697 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "multi2to1 work multi2to1.vhdl(4) " "VHDL Primary Unit Declaration error at multi2to1.vhdl(4): primary unit \"multi2to1\" already exists in library \"work\"" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/multi2to1.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/multi2to1.vhdl" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1 1449191771699 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "multi2to1 multi2to1.vhdl(4) " "HDL error at multi2to1.vhdl(4): see declaration for object \"multi2to1\"" {  } { { "multi2to1.vhdl" "" { Text "D:/github/csce230/multi2to1.vhdl" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1449191771699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/multi2to1.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file c:/users/matt/desktop/shit ballz/multi2to1.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771699 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "bitAdder work bitAdder.vhdl(4) " "VHDL Primary Unit Declaration error at bitAdder.vhdl(4): primary unit \"bitAdder\" already exists in library \"work\"" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bitAdder.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bitAdder.vhdl" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1 1449191771701 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "bitAdder bitAdder.vhdl(4) " "HDL error at bitAdder.vhdl(4): see declaration for object \"bitAdder\"" {  } { { "bitAdder.vhdl" "" { Text "D:/github/csce230/bitAdder.vhdl" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1449191771701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/bitadder.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file c:/users/matt/desktop/shit ballz/bitadder.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771701 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "bit16xor work bit16xor.vhdl(4) " "VHDL Primary Unit Declaration error at bit16xor.vhdl(4): primary unit \"bit16xor\" already exists in library \"work\"" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bit16xor.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bit16xor.vhdl" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1 1449191771703 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "bit16xor bit16xor.vhdl(4) " "HDL error at bit16xor.vhdl(4): see declaration for object \"bit16xor\"" {  } { { "bit16xor.vhdl" "" { Text "D:/github/csce230/bit16xor.vhdl" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1449191771703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/bit16xor.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file c:/users/matt/desktop/shit ballz/bit16xor.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771703 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "bit16or work bit16or.vhdl(5) " "VHDL Primary Unit Declaration error at bit16or.vhdl(5): primary unit \"bit16or\" already exists in library \"work\"" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bit16or.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bit16or.vhdl" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1 1449191771705 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "bit16or bit16or.vhdl(5) " "HDL error at bit16or.vhdl(5): see declaration for object \"bit16or\"" {  } { { "bit16or.vhdl" "" { Text "D:/github/csce230/bit16or.vhdl" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1449191771705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/bit16or.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file c:/users/matt/desktop/shit ballz/bit16or.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771706 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "bit16and work bit16and.vhdl(4) " "VHDL Primary Unit Declaration error at bit16and.vhdl(4): primary unit \"bit16and\" already exists in library \"work\"" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bit16and.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bit16and.vhdl" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1 1449191771708 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "bit16and bit16and.vhdl(4) " "HDL error at bit16and.vhdl(4): see declaration for object \"bit16and\"" {  } { { "bit16and.vhdl" "" { Text "D:/github/csce230/bit16and.vhdl" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1449191771708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/bit16and.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file c:/users/matt/desktop/shit ballz/bit16and.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771708 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "bit16add work bit16add.vhdl(4) " "VHDL Primary Unit Declaration error at bit16add.vhdl(4): primary unit \"bit16add\" already exists in library \"work\"" {  } { { "C:/Users/Matt/Desktop/Shit Ballz/bit16add.vhdl" "" { Text "C:/Users/Matt/Desktop/Shit Ballz/bit16add.vhdl" 4 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1 1449191771710 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "bit16add bit16add.vhdl(4) " "HDL error at bit16add.vhdl(4): see declaration for object \"bit16add\"" {  } { { "bit16add.vhdl" "" { Text "D:/github/csce230/bit16add.vhdl" 4 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1449191771710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/matt/desktop/shit ballz/bit16add.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file c:/users/matt/desktop/shit ballz/bit16add.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhdl" "" { Text "D:/github/csce230/alu.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771721 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/github/csce230/alu.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR24-behavior " "Found design unit 1: IR24-behavior" {  } { { "IR24.vhd" "" { Text "D:/github/csce230/IR24.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771722 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR24 " "Found entity 1: IR24" {  } { { "IR24.vhd" "" { Text "D:/github/csce230/IR24.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immediate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Found design unit 1: immediate-arch" {  } { { "immediate.vhd" "" { Text "D:/github/csce230/immediate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771724 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Found entity 1: immediate" {  } { { "immediate.vhd" "" { Text "D:/github/csce230/immediate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffreg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffreg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BuffReg16-behavior " "Found design unit 1: BuffReg16-behavior" {  } { { "BuffReg16.vhd" "" { Text "D:/github/csce230/BuffReg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771725 ""} { "Info" "ISGN_ENTITY_NAME" "1 BuffReg16 " "Found entity 1: BuffReg16" {  } { { "BuffReg16.vhd" "" { Text "D:/github/csce230/BuffReg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behavior " "Found design unit 1: registerFile-behavior" {  } { { "registerFile.vhd" "" { Text "D:/github/csce230/registerFile.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771733 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "D:/github/csce230/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg16-behavior " "Found design unit 1: Reg16-behavior" {  } { { "reg16.vhd" "" { Text "D:/github/csce230/reg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771734 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Found entity 1: Reg16" {  } { { "reg16.vhd" "" { Text "D:/github/csce230/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavior " "Found design unit 1: ControlUnit-behavior" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771736 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16multi4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit16multi4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16multi4to1-behavior " "Found design unit 1: bit16multi4to1-behavior" {  } { { "bit16multi4to1.vhd" "" { Text "D:/github/csce230/bit16multi4to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771745 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16multi4to1 " "Found entity 1: bit16multi4to1" {  } { { "bit16multi4to1.vhd" "" { Text "D:/github/csce230/bit16multi4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16multi2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit16multi2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16multi2to1-behavior " "Found design unit 1: bit16multi2to1-behavior" {  } { { "bit16multi2to1.vhd" "" { Text "D:/github/csce230/bit16multi2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771754 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16multi2to1 " "Found entity 1: bit16multi2to1" {  } { { "bit16multi2to1.vhd" "" { Text "D:/github/csce230/bit16multi2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxy-SYN " "Found design unit 1: muxy-SYN" {  } { { "muxy.vhd" "" { Text "D:/github/csce230/muxy.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771757 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxy " "Found entity 1: muxy" {  } { { "muxy.vhd" "" { Text "D:/github/csce230/muxy.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/github/csce230/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771759 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/github/csce230/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_ma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ma-SYN " "Found design unit 1: mux_ma-SYN" {  } { { "mux_ma.vhd" "" { Text "D:/github/csce230/mux_ma.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771761 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_ma " "Found entity 1: mux_ma" {  } { { "mux_ma.vhd" "" { Text "D:/github/csce230/mux_ma.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "D:/github/csce230/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771762 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "D:/github/csce230/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxc-SYN " "Found design unit 1: muxc-SYN" {  } { { "muxc.vhd" "" { Text "D:/github/csce230/muxc.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771764 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxc " "Found entity 1: muxc" {  } { { "muxc.vhd" "" { Text "D:/github/csce230/muxc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const15-SYN " "Found design unit 1: const15-SYN" {  } { { "const15.vhd" "" { Text "D:/github/csce230/const15.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191771765 ""} { "Info" "ISGN_ENTITY_NAME" "1 const15 " "Found entity 1: const15" {  } { { "const15.vhd" "" { Text "D:/github/csce230/const15.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191771765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191771765 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "386 " "Peak virtual memory: 386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1449191771942 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 03 19:16:11 2015 " "Processing ended: Thu Dec 03 19:16:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1449191771942 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1449191771942 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1449191771942 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449191771942 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 1  " "Quartus II Full Compilation was unsuccessful. 18 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449191772491 ""}
