INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 14:20:03 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.466ns  (required time - arrival time)
  Source:                 oehb15/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb10/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.846ns (25.835%)  route 2.429ns (74.165%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 5.153 - 4.000 ) 
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=627, unset)          1.284     1.284    oehb15/clk
    SLICE_X20Y102        FDCE                                         r  oehb15/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y102        FDCE (Prop_fdce_C_Q)         0.236     1.520 r  oehb15/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.273     1.793    oehb15/Q[2]
    SLICE_X21Y102        LUT2 (Prop_lut2_I1_O)        0.128     1.921 r  oehb15/dataOutArray[0]0_carry_i_5/O
                         net (fo=1, routed)           0.000     1.921    cmpi5/S[1]
    SLICE_X21Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.188 f  cmpi5/dataOutArray[0]0_carry/CO[3]
                         net (fo=11, routed)          0.483     2.671    oehb15/CO[0]
    SLICE_X19Y102        LUT5 (Prop_lut5_I0_O)        0.043     2.714 f  oehb15/full_reg_i_7/O
                         net (fo=6, routed)           0.529     3.242    control_merge6/oehb1/data_reg_reg[5]
    SLICE_X19Y104        LUT4 (Prop_lut4_I0_O)        0.043     3.285 f  control_merge6/oehb1/reg_value_i_2__9/O
                         net (fo=4, routed)           0.293     3.578    fork18/generateBlocks[1].regblock/reg_value_reg_4
    SLICE_X18Y104        LUT6 (Prop_lut6_I1_O)        0.043     3.621 r  fork18/generateBlocks[1].regblock/validArray[0]_i_2__2/O
                         net (fo=4, routed)           0.338     3.959    oehb13/data_reg_reg[5]
    SLICE_X17Y104        LUT6 (Prop_lut6_I4_O)        0.043     4.002 r  oehb13/reg_value_i_3__2/O
                         net (fo=4, routed)           0.293     4.295    oehb8/data_reg_reg[5]_1
    SLICE_X16Y104        LUT6 (Prop_lut6_I5_O)        0.043     4.338 r  oehb8/data_reg[5]_i_1__1/O
                         net (fo=6, routed)           0.220     4.559    oehb10/E[0]
    SLICE_X16Y104        FDCE                                         r  oehb10/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=627, unset)          1.153     5.153    oehb10/clk
    SLICE_X16Y104        FDCE                                         r  oehb10/data_reg_reg[0]/C
                         clock pessimism              0.085     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X16Y104        FDCE (Setup_fdce_C_CE)      -0.178     5.025    oehb10/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -4.559    
  -------------------------------------------------------------------
                         slack                                  0.466    




