#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Thu Mar 29 15:45:21 2018
# Process ID: 29856
# Current directory: C:/Projects/iq_compensation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30664 C:\Projects\iq_compensation\iq_compensation.xpr
# Log file: C:/Projects/iq_compensation/vivado.log
# Journal file: C:/Projects/iq_compensation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/iq_compensation/iq_compensation.xpr
INFO: [Project 1-313] Project file moved from 'D:/Projects/iq_compensation' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'iq_comp_block.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
iq_comp_block_clk_wiz_0_1
iq_comp_block_rst_clk_wiz_0_16M_1

INFO: [Project 1-230] Project 'iq_compensation.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 829.492 ; gain = 108.094
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 29 15:51:20 2018...
