// Seed: 339315518
module module_0 ();
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    input  wor   id_2
);
  wire id_4;
  module_0();
endmodule
module module_2 (
    output uwire id_0,
    input supply0 id_1,
    input wand id_2,
    input logic id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wor id_6,
    input supply0 id_7
);
  assign id_0 = 1;
  reg  id_9 = 1;
  wire id_10;
  id_11 :
  assert property (@(posedge id_4) id_6 + 1'b0 - 1'b0)
  else id_9 = #id_12 id_3;
  module_0();
  wire id_13;
endmodule
