// Seed: 108254899
module module_0 (
    input tri0  id_0,
    input uwire id_1,
    input tri1  id_2,
    input tri1  id_3,
    input tri   id_4,
    input tri0  id_5
);
  assign id_7 = id_3 ? 1 : 1;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri id_4,
    input tri0 id_5,
    input wor id_6,
    input supply0 id_7
);
  assign id_2 = 1'b0 & id_0;
  always @(negedge id_0) id_1 = 1;
  wire id_9;
  wire id_10;
  module_0(
      id_6, id_5, id_4, id_6, id_4, id_5
  );
endmodule
