// Seed: 1375823988
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    output tri1 id_4,
    input wire id_5,
    output wire id_6,
    input supply1 id_7,
    input wor id_8
);
  wire id_10, id_11;
  module_0 modCall_1 (id_11);
  assign id_6 = id_8;
  wor  id_12 = 1;
  wire id_13;
  wire id_14, id_15, id_16, id_17;
  wire id_18, id_19;
  assign id_13 = id_16;
endmodule
