Running: d:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Goutam_Debnath_Xilinx/Class_asgn/xor_gate/XOR_TB_isim_beh.exe -prj D:/Goutam_Debnath_Xilinx/Class_asgn/xor_gate/XOR_TB_beh.prj work.XOR_TB 
ISim O.40d (signature 0x79f3f3a8)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "D:/Goutam_Debnath_Xilinx/Class_asgn/xor_gate/XOR_GATE.vhd" into library work
Parsing VHDL file "D:/Goutam_Debnath_Xilinx/Class_asgn/xor_gate/XOR_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95708 KB
Fuse CPU Usage: 109 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Compiling architecture xor_arch of entity xor_gate [xor_gate_default]
Compiling architecture behavior of entity xor_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/Goutam_Debnath_Xilinx/Class_asgn/xor_gate/XOR_TB_isim_beh.exe
Fuse Memory Usage: 101452 KB
Fuse CPU Usage: 140 ms
