 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 200
Design : floating_point_multiplier_sequential
Version: U-2022.12-SP7
Date   : Sat Dec 23 19:34:39 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_multiplier_sequential
                     35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CLK (DFFASX1)             0.00       0.00 r
  counter_reg[0]/Q (DFFASX1)               0.32       0.32 r
  U27/Q (AND2X1)                           0.12       0.44 r
  counter_reg[1]/D (DFFARX1)               0.03       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[1]/CLK (DFFARX1)             0.00       2.00 r
  library setup time                      -0.16       1.84
  data required time                                  1.84
  -----------------------------------------------------------
  data required time                                  1.84
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         1.36


  Startpoint: counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: slow_clk_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_multiplier_sequential
                     35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[1]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[1]/QN (DFFARX1)              0.24       0.24 r
  U3/Q (XOR2X1)                            0.19       0.43 r
  slow_clk_reg/D (DFFARX1)                 0.03       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  slow_clk_reg/CLK (DFFARX1)               0.00       2.00 r
  library setup time                      -0.16       1.84
  data required time                                  1.84
  -----------------------------------------------------------
  data required time                                  1.84
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         1.38


  Startpoint: counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  floating_point_multiplier_sequential
                     35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[1]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[1]/Q (DFFARX1)               0.30       0.30 r
  counter_reg[0]/D (DFFASX1)               0.03       0.33 r
  data arrival time                                   0.33

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  counter_reg[0]/CLK (DFFASX1)             0.00       2.00 r
  library setup time                      -0.19       1.81
  data required time                                  1.81
  -----------------------------------------------------------
  data required time                                  1.81
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         1.48


1
