<div id="pf2e2" class="pf w0 h0" data-page-no="2e2"><div class="pc pc2e2 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2e2.png"/><div class="t m0 xc2 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_C5 field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Receiver samples input data using the rising edge of the baud rate clock.</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Receiver samples input data using the rising and falling edge of the baud rate clock.</div><div class="t m0 x97 h7 y101c ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 xc7 h7 y101d ff2 fs4 fc0 sc0 ls0">RESYNCDIS</div><div class="t m0 x83 h7 y101c ff2 fs4 fc0 sc0 ls0 ws0">Resynchronization Disable</div><div class="t m0 x83 h7 y101e ff2 fs4 fc0 sc0 ls0 ws0">When set, disables the resynchronization of the received data word when a data one followed by data</div><div class="t m0 x83 h7 y10d8 ff2 fs4 fc0 sc0 ls0 ws0">zero transition is detected. This bit should only be changed when the receiver is disabled.</div><div class="t m0 x83 h7 y10d9 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Resynchronization during received data word is supported</div><div class="t m0 x83 h7 y10da ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Resynchronization during received data word is disabled</div><div class="t m0 x9 hd y4171 ff1 fs7 fc0 sc0 ls0 ws0">39.3<span class="_ _b"> </span>Functional description</div><div class="t m0 x9 hf y4172 ff3 fs5 fc0 sc0 ls0 ws0">The UART supports full-duplex, asynchronous, NRZ serial communication and</div><div class="t m0 x9 hf y4173 ff3 fs5 fc0 sc0 ls0 ws0">comprises a baud rate generator, transmitter, and receiver block. The transmitter and</div><div class="t m0 x9 hf y4174 ff3 fs5 fc0 sc0 ls0 ws0">receiver operate independently, although they use the same baud rate generator. The</div><div class="t m0 x9 hf y4175 ff3 fs5 fc0 sc0 ls0 ws0">following describes each of the blocks of the UART.</div><div class="t m0 x9 he y4176 ff1 fs1 fc0 sc0 ls0 ws0">39.3.1<span class="_ _b"> </span>Baud rate generation</div><div class="t m0 x9 hf y4177 ff3 fs5 fc0 sc0 ls0 ws0">A 13-bit modulus counter in the baud rate generator derive the baud rate for both the</div><div class="t m0 x9 hf y4178 ff3 fs5 fc0 sc0 ls0 ws0">receiver and the transmitter. The value from 1 to 8191 written to SBR[12:0] determines</div><div class="t m0 x9 hf y4179 ff3 fs5 fc0 sc0 ls0 ws0">the baud clock divisor for the asynchronous UART baud clock. The SBR bits are in the</div><div class="t m0 x9 hf y417a ff3 fs5 fc0 sc0 ls0 ws0">UART baud rate registers, BDH and BDL. The baud rate clock drives the receiver, while</div><div class="t m0 x9 hf y417b ff3 fs5 fc0 sc0 ls0 ws0">the transmitter is driven by the baud rate clock divided by the over sampling ratio.</div><div class="t m0 x9 hf y417c ff3 fs5 fc0 sc0 ls0 ws0">Depending on the over sampling ratio, the receiver has an acquisition rate of 4 to 32</div><div class="t m0 x9 hf y417d ff3 fs5 fc0 sc0 ls0 ws0">samples per bit time.</div><div class="t m0 x9 hf y417e ff3 fs5 fc0 sc0 ls0 ws0">Baud rate generation is subject to two sources of error:</div><div class="t m0 x33 hf y417f ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Integer division of the module clock may not give the exact target frequency.</div><div class="t m0 x33 hf y4180 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Synchronization with the asynchronous UART baud clock can cause phase shift.</div><div class="t m0 x9 he y4181 ff1 fs1 fc0 sc0 ls0 ws0">39.3.2<span class="_ _b"> </span>Transmitter functional description</div><div class="t m0 x9 hf y4182 ff3 fs5 fc0 sc0 ls0 ws0">This section describes the overall block diagram for the UART transmitter, as well as</div><div class="t m0 x9 hf y4183 ff3 fs5 fc0 sc0 ls0 ws0">specialized functions for sending break and idle characters.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">738<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
