
*** Running vivado
    with args -log design_1_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_top_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Apr 12 12:24:54 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 547.812 ; gain = 234.969
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_top_0_0
Command: synth_design -top design_1_top_0_0 -part xczu3eg-sfvc784-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16852
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1894.387 ; gain = 395.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_top_0_0' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_top_0_0/synth/design_1_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_1_0_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_1_0_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_1_0_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_2_0_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_2_0_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_2_0_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_3_0_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_3_0_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_3_0_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_4_0_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_4_0_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_4_0_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_5_0_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_5_0_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_5_0_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_6_0_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_6_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_6_0_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_6_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_6_0_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_6_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_7_0_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_7_0_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_7_0_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_8_0_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_8_0_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_8_0_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_9_0_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_9_0_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_9_0_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_10_0_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_10_0_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_10_0_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_11_0_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_11_0_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_11_0_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_12_0_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_12_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_12_0_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_12_0_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_12_0_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_12_0_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_0_1_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_0_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_0_1_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_0_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_0_1_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_0_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_1_1_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_1_1_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_1_1_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_2_1_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_2_1_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_2_1_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_3_1_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_3_1_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_3_1_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_4_1_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_4_1_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_4_1_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_5_1_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_5_1_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_5_1_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_6_1_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_6_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_6_1_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_6_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_6_1_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_6_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_7_1_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_7_1_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_7_1_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_8_1_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_8_1_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_8_1_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_9_1_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_9_1_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_9_1_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_10_1_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_10_1_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_10_1_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_11_1_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_11_1_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_11_1_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_12_1_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_12_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_12_1_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_12_1_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_12_1_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_12_1_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_0_2_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_0_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_0_2_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_0_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_0_2_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_0_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_1_2_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_1_2_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_1_2_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_2_2_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_2_2_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_2_2_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_3_2_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_3_2_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_3_2_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_4_2_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_4_2_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_4_2_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_5_2_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_5_2_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_5_2_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_7_2_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_7_2_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_7_2_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_8_2_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_8_2_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_8_2_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_9_2_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_9_2_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_9_2_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_10_2_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_10_2_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_10_2_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_11_2_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_11_2_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_11_2_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_12_2_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_12_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_12_2_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_12_2_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_12_2_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_12_2_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_1_3_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_1_3_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_3_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_1_3_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_2_3_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_2_3_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_3_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_2_3_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_3_3_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_3_3_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_3_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_3_3_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_4_3_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_4_3_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_3_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_4_3_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_5_3_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_5_3_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_3_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_5_3_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_6_3_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_6_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_6_3_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_6_3_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_6_3_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_6_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_7_3_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_7_3_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_3_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_7_3_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_8_3_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_8_3_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_3_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_8_3_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_9_3_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_9_3_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_3_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_9_3_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_10_3_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_10_3_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_3_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_10_3_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_11_3_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_11_3_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_3_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_11_3_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_12_3_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_12_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_12_3_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_12_3_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_12_3_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_12_3_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_0_4_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_0_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_0_4_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_0_4_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_0_4_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_0_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_1_4_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_1_4_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_4_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_1_4_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_1_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_2_4_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_2_4_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_4_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_2_4_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_2_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_3_4_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_3_4_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_4_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_3_4_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_3_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_4_4_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_4_4_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_4_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_4_4_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_4_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_5_4_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_5_4_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_4_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_5_4_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_5_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_6_4_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_6_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_6_4_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_6_4_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_6_4_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_6_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_7_4_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_7_4_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_4_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_7_4_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_7_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_8_4_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_8_4_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_4_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_8_4_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_8_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_9_4_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_9_4_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_4_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_9_4_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_9_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_10_4_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_10_4_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_4_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_10_4_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_10_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_features_11_4_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_features_11_4_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_4_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_features_11_4_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_features_11_4_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_labels_0_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_labels_0_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_labels_0_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_labels_1_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_labels_1_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_labels_1_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_labels_2_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_labels_2_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_labels_2_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_labels_3_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_labels_3_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_labels_3_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_labels_4_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_labels_4_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_labels_4_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_labels_5_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_labels_5_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_labels_5_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_labels_6_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_labels_6_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_labels_6_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_labels_7_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_labels_7_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_labels_7_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_labels_8_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_labels_8_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_labels_8_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_digits_labels_9_ROM_AUTO_1R' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './top_digits_labels_9_ROM_AUTO_1R.dat' is read successfully [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'top_digits_labels_9_ROM_AUTO_1R' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_digits_labels_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_y_train_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_y_train_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_y_train_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_y_train_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_y_test_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_y_test_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_y_test_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_y_test_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_weights_l1_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_weights_l1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_weights_l1_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_weights_l1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_weights_l2_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_weights_l2_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_weights_l2_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_weights_l2_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_biases_l1_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_biases_l1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_biases_l1_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_biases_l1_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_biases_l3_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_biases_l3_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_biases_l3_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_biases_l3_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_input_train_0_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_input_train_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_input_train_0_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_input_train_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_input_test_0_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_input_test_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_input_test_0_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_input_test_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_top_Pipeline_1' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_top_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_flow_control_loop_pipe_sequential_init' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'top_flow_control_loop_pipe_sequential_init' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'top_top_Pipeline_1' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_top_Pipeline_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_top_Pipeline_2' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_top_Pipeline_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_top_Pipeline_2' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_top_Pipeline_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_top_Pipeline_3' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_top_Pipeline_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_top_Pipeline_3' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_top_Pipeline_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_top_Pipeline_VITIS_LOOP_82_1' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_top_Pipeline_VITIS_LOOP_82_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_top_Pipeline_VITIS_LOOP_82_1' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_top_Pipeline_VITIS_LOOP_82_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_top_Pipeline_VITIS_LOOP_88_2' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_top_Pipeline_VITIS_LOOP_88_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_top_Pipeline_VITIS_LOOP_88_2' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_top_Pipeline_VITIS_LOOP_88_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_accelerator_1437_s' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_accelerator_1437_Pipeline_VITIS_LOOP_68_3' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_68_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_sparsemux_27_4_5_1_1' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sparsemux_27_4_5_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_sparsemux_27_4_5_1_1' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sparsemux_27_4_5_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_accelerator_1437_Pipeline_VITIS_LOOP_68_3' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_68_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_forwardPropagation_64_8_s' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_64_8_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'top_mul_22ns_25s_47_1_1' [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mul_22ns_25s_47_1_1.v:5]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'top_mul_22ns_25s_47_1_1' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mul_22ns_25s_47_1_1.v:5]
INFO: [Synth 8-226] default block is never used [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sparsemux_129_6_25_1_1.v:415]
INFO: [Synth 8-6155] done synthesizing module 'top_sparsemux_129_6_25_1_1' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sparsemux_129_6_25_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_add_42ns_42ns_42_1_1' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_add_42ns_42ns_42_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1' (0#1) [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sparsemux_17_3_25_1_1.v:79]
INFO: [Synth 8-226] default block is never used [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sparsemux_9_2_25_1_1.v:55]
INFO: [Synth 8-226] default block is never used [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sparsemux_9_2_18_1_1.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_BUS_s_axi.v:194]
WARNING: [Synth 8-6014] Unused sequential element loop[41].divisor_tmp_reg[42] was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:146]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_0_addr_reg_5091_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3166]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_0_addr_reg_5091_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3167]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_10_addr_reg_5151_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3168]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_10_addr_reg_5151_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3169]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_11_addr_reg_5157_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3170]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_11_addr_reg_5157_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3171]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_12_addr_reg_5163_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3172]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_12_addr_reg_5163_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3173]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_13_addr_reg_5169_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3174]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_13_addr_reg_5169_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3175]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_14_addr_reg_5175_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3176]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_14_addr_reg_5175_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3177]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_15_addr_reg_5181_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3178]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_15_addr_reg_5181_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3179]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_16_addr_reg_5187_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3180]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_16_addr_reg_5187_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3181]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_17_addr_reg_5193_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3182]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_17_addr_reg_5193_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3183]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_18_addr_reg_5199_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3184]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_18_addr_reg_5199_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3185]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_19_addr_reg_5205_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3186]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_19_addr_reg_5205_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3187]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_1_addr_reg_5097_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3188]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_1_addr_reg_5097_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3189]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_20_addr_reg_5211_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3190]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_20_addr_reg_5211_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3191]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_21_addr_reg_5217_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3192]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_21_addr_reg_5217_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3193]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_22_addr_reg_5223_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3194]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_22_addr_reg_5223_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3195]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_23_addr_reg_5229_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3196]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_23_addr_reg_5229_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3197]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_24_addr_reg_5235_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3198]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_24_addr_reg_5235_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3199]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_25_addr_reg_5241_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3200]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_25_addr_reg_5241_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3201]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_26_addr_reg_5247_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3202]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_26_addr_reg_5247_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3203]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_27_addr_reg_5253_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3204]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_27_addr_reg_5253_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3205]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_28_addr_reg_5259_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3206]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_28_addr_reg_5259_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3207]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_29_addr_reg_5265_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3208]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_29_addr_reg_5265_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3209]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_2_addr_reg_5103_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3210]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_2_addr_reg_5103_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3211]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_30_addr_reg_5271_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3212]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_30_addr_reg_5271_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3213]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_31_addr_reg_5277_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3214]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_31_addr_reg_5277_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3215]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_32_addr_reg_5283_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3216]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_32_addr_reg_5283_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3217]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_33_addr_reg_5289_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3218]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_33_addr_reg_5289_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3219]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_34_addr_reg_5295_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3220]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_34_addr_reg_5295_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3221]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_35_addr_reg_5301_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3222]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_35_addr_reg_5301_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3223]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_36_addr_reg_5307_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3224]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_36_addr_reg_5307_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3225]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_37_addr_reg_5313_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3226]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_37_addr_reg_5313_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3227]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_38_addr_reg_5319_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3228]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_38_addr_reg_5319_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3229]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_39_addr_reg_5325_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3230]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_39_addr_reg_5325_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3231]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_3_addr_reg_5109_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3232]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_3_addr_reg_5109_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3233]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_40_addr_reg_5331_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3234]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_40_addr_reg_5331_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3235]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_41_addr_reg_5337_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3236]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_41_addr_reg_5337_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3237]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_42_addr_reg_5343_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3238]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_42_addr_reg_5343_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3239]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_43_addr_reg_5349_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3240]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_43_addr_reg_5349_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3241]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_44_addr_reg_5355_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3242]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_44_addr_reg_5355_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3243]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_45_addr_reg_5361_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3244]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_45_addr_reg_5361_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3245]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_46_addr_reg_5367_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3246]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_46_addr_reg_5367_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3247]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_47_addr_reg_5373_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3248]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_47_addr_reg_5373_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3249]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_48_addr_reg_5379_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3250]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_48_addr_reg_5379_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3251]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_49_addr_reg_5385_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3252]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_49_addr_reg_5385_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3253]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_4_addr_reg_5115_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3254]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_4_addr_reg_5115_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3255]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_50_addr_reg_5391_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3256]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_50_addr_reg_5391_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3257]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_51_addr_reg_5397_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3258]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_51_addr_reg_5397_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3259]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_52_addr_reg_5403_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3260]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_52_addr_reg_5403_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3261]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_53_addr_reg_5409_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3262]
WARNING: [Synth 8-6014] Unused sequential element weights_l1_53_addr_reg_5409_pp0_iter3_reg_reg was removed.  [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3263]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tvalid in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[31] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[30] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[29] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[28] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[27] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[26] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[25] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[24] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[23] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[22] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[21] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[20] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[19] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[18] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[17] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[16] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[15] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[14] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[13] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[12] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[11] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[10] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[9] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[8] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[7] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[6] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[5] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[4] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[3] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[2] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[1] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[0] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_18_viv__parameterized3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2425.074 ; gain = 926.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2425.074 ; gain = 926.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2425.074 ; gain = 926.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.959 . Memory (MB): peak = 2428.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_top_0_0/constraints/top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_top_0_0/constraints/top_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.runs/design_1_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.runs/design_1_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2553.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.612 . Memory (MB): peak = 2560.137 ; gain = 6.848
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2560.137 ; gain = 1061.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2560.137 ; gain = 1061.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.runs/design_1_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 2560.137 ; gain = 1061.109
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln83_20_reg_2333_reg' and it is trimmed from '14' to '13' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_top_Pipeline_VITIS_LOOP_82_1.v:1152]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln89_21_reg_2345_reg' and it is trimmed from '12' to '11' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_top_Pipeline_VITIS_LOOP_88_2.v:1154]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_38_reg_516_reg' and it is trimmed from '7' to '6' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_68_3.v:328]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln145_reg_123_reg' and it is trimmed from '4' to '3' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1.v:149]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln21_reg_123_reg' and it is trimmed from '4' to '3' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1.v:144]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[41].remd_tmp_reg[42]' and it is trimmed from '42' to '25' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[41].dividend_tmp_reg[42]' and it is trimmed from '42' to '25' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[40].remd_tmp_reg[41]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[39].remd_tmp_reg[40]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[38].remd_tmp_reg[39]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[37].remd_tmp_reg[38]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[36].remd_tmp_reg[37]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[35].remd_tmp_reg[36]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[34].remd_tmp_reg[35]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[33].remd_tmp_reg[34]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[32].remd_tmp_reg[33]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '42' to '41' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_sdiv_42ns_25s_25_46_1.v:56]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln190_reg_123_reg' and it is trimmed from '4' to '3' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_backProp_64_8_4_Pipeline_VITIS_LOOP_190_1.v:149]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln31_reg_121_reg' and it is trimmed from '4' to '3' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_backProp_64_8_4_Pipeline_VITIS_LOOP_31_1.v:143]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln71_1_reg_3309_reg' and it is trimmed from '4' to '3' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1.v:2051]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln235_reg_4372_pp0_iter1_reg_reg' and it is trimmed from '4' to '3' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3157]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln235_reg_4372_reg' and it is trimmed from '4' to '3' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_1437_Pipeline_VITIS_LOOP_235_16.v:3156]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'i_37_reg_516_reg' and it is trimmed from '7' to '6' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_accelerator_360_Pipeline_VITIS_LOOP_176_7.v:328]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'top_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'top_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "top_y_train_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_y_test_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_weights_l1_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_weights_l2_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "top_biases_l1_RAM_AUTO_1R1W:/ram_reg" of size (depth=8 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "top_biases_l3_RAM_AUTO_1R1W:/ram_reg" of size (depth=10 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3971] The signal "top_input_train_0_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_input_test_0_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W:/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3971] The signal "top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W:/ram_reg" of size (depth=40 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W:/ram_reg" of size (depth=32 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W:/ram_reg" of size (depth=8 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3971] The signal "top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "top_accelerator_360_s_input_ref_0_RAM_AUTO_1R1W:/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3971] The signal "top_accelerator_360_s_result_l1_0_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'top_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'top_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2560.137 ; gain = 1061.109
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized23) to 'inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized23) to 'inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized2) to 'inst/fdiv_32ns_32ns_32_10_no_dsp_1_U1678/top_fdiv_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized23) to 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized23) to 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/sitofp_32ns_32_4_no_dsp_1_U1679/top_sitofp_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_2_no_dsp_1_U1680/top_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/fpext_32ns_64_2_no_dsp_1_U1680/top_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_2_no_dsp_1_U1680/top_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/fpext_32ns_64_2_no_dsp_1_U1680/top_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fpext_32ns_64_2_no_dsp_1_U1680/top_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/fpext_32ns_64_2_no_dsp_1_U1680/top_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_softmax_10_Pipeline_VITIS_LOOP_138_3_fu_275/conv_i_cast_reg_122_reg' and it is trimmed from '42' to '25' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_softmax_10_Pipeline_VITIS_LOOP_138_3.v:798]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_25s_15ns_34ns_40_4_1_U427/top_mac_muladd_25s_15ns_34ns_40_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '40' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_muladd_25s_15ns_34ns_40_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_25s_15ns_34ns_40_4_1_U427/top_mac_muladd_25s_15ns_34ns_40_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '40' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_muladd_25s_15ns_34ns_40_4_1.v:37]
INFO: [Synth 8-6904] The RAM "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_backProp_8_4_10_s_fu_1388/w_l_plus1_T_U/ram_reg" of size (depth=40 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_backProp_64_8_4_s_fu_1426/w_l_plus1_T_U/ram_reg" of size (depth=32 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_backProp_64_8_4_s_fu_1426/d_activation_0_U/ram_reg" of size (depth=8 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/conv7_i_cast_reg_299_reg' and it is trimmed from '50' to '25' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.v:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/conv7_i_1_cast_reg_294_reg' and it is trimmed from '50' to '25' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.v:248]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/conv7_i_2_cast_reg_289_reg' and it is trimmed from '50' to '25' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.v:249]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/conv7_i_3_cast_reg_284_reg' and it is trimmed from '50' to '25' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1.v:250]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U756/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U756/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U757/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U757/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U758/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U758/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U759/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U759/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U760/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U760/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U812/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U812/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U813/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U813/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U814/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U814/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U815/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U815/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U816/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U816/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U817/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U817/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U818/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U818/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U819/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U819/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U820/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U820/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U1251/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U1251/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U1252/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U1252/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U1253/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U1253/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U1254/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U1254/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U1255/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U1255/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_mulsub_25s_8ns_42s_42_4_1_U1256/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '42' bits. [c:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.gen/sources_1/bd/design_1/ipshared/8e1d/hdl/verilog/top_mac_mulsub_25s_8ns_42s_42_4_1.v:45]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "inst/input_ref_0_U/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/input_ref_0_U/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/biases_l1_U/ram_reg" of size (depth=8 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/biases_l3_U/ram_reg" of size (depth=10 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3971] The signal "top_forwardPropagation_4_10_s:/C_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_forwardPropagation_4_10_s:/net_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_forwardPropagation_4_10_s:/ref_tmp20_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/result_l3_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_15_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_16_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_17_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_18_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_19_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_20_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_21_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_22_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_23_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_24_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_25_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_26_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_27_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_28_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_29_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_30_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_31_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_32_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_33_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_34_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_35_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_36_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_37_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_38_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_39_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_40_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_41_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_42_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_43_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_44_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_45_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_46_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_47_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_48_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_49_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_50_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_51_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_52_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_53_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_54_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_55_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_56_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_57_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_58_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_59_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_60_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_61_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_62_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_63_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_64_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_65_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_66_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_67_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_68_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_69_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_70_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_71_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_72_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_73_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_74_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_75_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_76_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_77_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_78_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_79_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_80_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/update_temp_mat_81_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/result_l1_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/final_error_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/d_l1_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_forwardPropagation_64_8_s_fu_1164/C_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_forwardPropagation_64_8_s_fu_1164/net_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_forwardPropagation_64_8_s_fu_1164/output_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_backProp_8_4_10_s_fu_1388/w_l_plus1_T_U/ram_reg" of size (depth=40 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3971] The signal "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_backProp_64_8_4_s_fu_1426/C_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_backProp_64_8_4_s_fu_1426/net_0_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_backProp_64_8_4_s_fu_1426/w_l_plus1_T_U/ram_reg" of size (depth=32 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_backProp_64_8_4_s_fu_1426/d_activation_0_U/ram_reg" of size (depth=8 x width=18) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3971] The signal "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_updateWeightBias_8_4_s_fu_1614/update_temp_mat_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_updateWeightBias_8_4_s_fu_1614/update_temp_mat_8_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_updateWeightBias_8_4_s_fu_1614/update_temp_mat_9_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_updateWeightBias_8_4_s_fu_1614/update_temp_mat_10_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_updateWeightBias_8_4_s_fu_1614/update_temp_mat_11_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_accelerator_1437_s_fu_8243i_44_0/grp_updateWeightBias_8_4_s_fu_1614/update_temp_mat_12_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "inst/input_ref_0_U/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/input_ref_0_U/ram_reg" of size (depth=64 x width=22) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/biases_l1_U/ram_reg" of size (depth=8 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/biases_l3_U/ram_reg" of size (depth=10 x width=25) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module top_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module top_BUS_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2650.090 ; gain = 1151.062
---------------------------------------------------------------------------------
 Sort Area is top_accelerator_1437_s__GC0 grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U734/tmp_product_20 : 0 0 : 3591 4912 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U734/tmp_product_20 : 0 1 : 1321 4912 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U735/tmp_product_22 : 0 0 : 3591 4912 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U735/tmp_product_22 : 0 1 : 1321 4912 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U736/tmp_product_23 : 0 0 : 3591 4912 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U736/tmp_product_23 : 0 1 : 1321 4912 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U737/tmp_product_24 : 0 0 : 3591 4912 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U737/tmp_product_24 : 0 1 : 1321 4912 : Used 1 time 100
 Sort Area is top_forwardPropagation_4_10_s mul_25s_25s_50_1_1_U395/tmp_product_0 : 0 0 : 3424 4728 : Used 2 time 100
 Sort Area is top_forwardPropagation_4_10_s mul_25s_25s_50_1_1_U395/tmp_product_0 : 0 1 : 1304 4728 : Used 2 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_25s_50_1_1_U557/tmp_product_1d : 0 0 : 3424 4728 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_25s_50_1_1_U557/tmp_product_1d : 0 1 : 1304 4728 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110/mul_24ns_25s_49_1_1_U340/tmp_product_12 : 0 0 : 3406 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110/mul_24ns_25s_49_1_1_U340/tmp_product_12 : 0 1 : 1313 4719 : Used 1 time 100
 Sort Area is top_accelerator_360_s__GC0 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110/mul_24ns_25s_49_1_1_U340/tmp_product_c2 : 0 0 : 3406 4719 : Used 1 time 100
 Sort Area is top_accelerator_360_s__GC0 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110/mul_24ns_25s_49_1_1_U340/tmp_product_c2 : 0 1 : 1313 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U781/tmp_product_35 : 0 0 : 3406 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U781/tmp_product_35 : 0 1 : 1313 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U782/tmp_product_36 : 0 0 : 3406 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U782/tmp_product_36 : 0 1 : 1313 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U783/tmp_product_37 : 0 0 : 3406 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U783/tmp_product_37 : 0 1 : 1313 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U784/tmp_product_38 : 0 0 : 3406 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U784/tmp_product_38 : 0 1 : 1313 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U785/tmp_product_39 : 0 0 : 3406 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U785/tmp_product_39 : 0 1 : 1313 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U786/tmp_product_3a : 0 0 : 3406 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U786/tmp_product_3a : 0 1 : 1313 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U787/tmp_product_3b : 0 0 : 3406 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U787/tmp_product_3b : 0 1 : 1313 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U788/tmp_product_3c : 0 0 : 3406 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U788/tmp_product_3c : 0 1 : 1313 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_24ns_25s_49_1_1_U472/tmp_product_15 : 0 0 : 3406 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_24ns_25s_49_1_1_U472/tmp_product_15 : 0 1 : 1313 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_25s_50_1_1_U464/tmp_product_17 : 0 0 : 3406 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_25s_50_1_1_U464/tmp_product_17 : 0 1 : 1313 4719 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U928/tmp_product_3d : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U928/tmp_product_3d : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U929/tmp_product_40 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U929/tmp_product_40 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U930/tmp_product_41 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U930/tmp_product_41 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U931/tmp_product_42 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U931/tmp_product_42 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U932/tmp_product_43 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U932/tmp_product_43 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U933/tmp_product_44 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U933/tmp_product_44 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U934/tmp_product_45 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U934/tmp_product_45 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U935/tmp_product_46 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U935/tmp_product_46 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U936/tmp_product_47 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U936/tmp_product_47 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U937/tmp_product_48 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U937/tmp_product_48 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U938/tmp_product_49 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U938/tmp_product_49 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U939/tmp_product_4a : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U939/tmp_product_4a : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U940/tmp_product_4b : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U940/tmp_product_4b : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U941/tmp_product_4c : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U941/tmp_product_4c : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U942/tmp_product_4d : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U942/tmp_product_4d : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U943/tmp_product_4e : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U943/tmp_product_4e : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U944/tmp_product_4f : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U944/tmp_product_4f : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U945/tmp_product_50 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U945/tmp_product_50 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U946/tmp_product_51 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U946/tmp_product_51 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U947/tmp_product_52 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U947/tmp_product_52 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U948/tmp_product_53 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U948/tmp_product_53 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U949/tmp_product_54 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U949/tmp_product_54 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U950/tmp_product_55 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U950/tmp_product_55 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U951/tmp_product_56 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U951/tmp_product_56 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U952/tmp_product_57 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U952/tmp_product_57 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U953/tmp_product_58 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U953/tmp_product_58 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U954/tmp_product_59 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U954/tmp_product_59 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U955/tmp_product_5a : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U955/tmp_product_5a : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U956/tmp_product_5b : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U956/tmp_product_5b : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U957/tmp_product_5c : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U957/tmp_product_5c : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U958/tmp_product_5d : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U958/tmp_product_5d : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U959/tmp_product_5e : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U959/tmp_product_5e : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U960/tmp_product_5f : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U960/tmp_product_5f : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U961/tmp_product_60 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U961/tmp_product_60 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U962/tmp_product_61 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U962/tmp_product_61 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U963/tmp_product_62 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U963/tmp_product_62 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U964/tmp_product_63 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U964/tmp_product_63 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U965/tmp_product_64 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U965/tmp_product_64 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U966/tmp_product_65 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U966/tmp_product_65 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U967/tmp_product_66 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U967/tmp_product_66 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U968/tmp_product_67 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U968/tmp_product_67 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U969/tmp_product_68 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U969/tmp_product_68 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U970/tmp_product_69 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U970/tmp_product_69 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U971/tmp_product_6a : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U971/tmp_product_6a : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U972/tmp_product_6b : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U972/tmp_product_6b : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U973/tmp_product_6c : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U973/tmp_product_6c : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U974/tmp_product_6d : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U974/tmp_product_6d : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U975/tmp_product_6e : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U975/tmp_product_6e : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U976/tmp_product_6f : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U976/tmp_product_6f : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U977/tmp_product_70 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U977/tmp_product_70 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U978/tmp_product_71 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U978/tmp_product_71 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U979/tmp_product_72 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U979/tmp_product_72 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U980/tmp_product_73 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U980/tmp_product_73 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U981/tmp_product_74 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U981/tmp_product_74 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U982/tmp_product_75 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U982/tmp_product_75 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U983/tmp_product_76 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U983/tmp_product_76 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U984/tmp_product_77 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U984/tmp_product_77 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U985/tmp_product_78 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U985/tmp_product_78 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U986/tmp_product_79 : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U986/tmp_product_79 : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U987/tmp_product_7a : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U987/tmp_product_7a : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U988/tmp_product_7b : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U988/tmp_product_7b : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U989/tmp_product_7c : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U989/tmp_product_7c : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U990/tmp_product_7d : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U990/tmp_product_7d : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U991/tmp_product_7e : 0 0 : 3257 4503 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_25s_22ns_47_1_1_U991/tmp_product_7e : 0 1 : 1246 4503 : Used 1 time 100
 Sort Area is top_accelerator_360_s__GC0 mul_22ns_25s_47_1_1_U194/tmp_product_c0 : 0 0 : 3406 4367 : Used 1 time 100
 Sort Area is top_accelerator_360_s__GC0 mul_22ns_25s_47_1_1_U194/tmp_product_c0 : 0 1 : 961 4367 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_22ns_25s_47_1_1_U194/tmp_product_e : 0 0 : 3406 4367 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_22ns_25s_47_1_1_U194/tmp_product_e : 0 1 : 961 4367 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_22ns_25s_47_1_1_U566/tmp_product_1b : 0 0 : 3406 4367 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 mul_22ns_25s_47_1_1_U566/tmp_product_1b : 0 1 : 961 4367 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 p_1_out_19 : 0 0 : 3414 3414 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 p_1_out_1f : 0 0 : 3414 3414 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 add_42ns_42ns_42_1_1_U196/dout_11 : 0 0 : 125 125 : Used 1 time 100
 Sort Area is top_accelerator_360_s__GC0 add_42ns_42ns_42_1_1_U196/dout_c1 : 0 0 : 125 125 : Used 1 time 100
 Sort Area is top_forwardPropagation_4_10_s add_42ns_42ns_42_1_1_U398/dout_3 : 0 0 : 125 125 : Used 2 time 100
 Sort Area is top_accelerator_1437_s__GC0 add_42ns_42ns_42_1_1_U465/dout_18 : 0 0 : 125 125 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 add_42ns_42ns_42_1_1_U474/dout_16 : 0 0 : 125 125 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 add_42ns_42ns_42_1_1_U559/dout_1e : 0 0 : 125 125 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 add_42ns_42ns_42_1_1_U568/dout_1c : 0 0 : 125 125 : Used 1 time 100
 Sort Area is top_accelerator_1437_s__GC0 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110/add_42ns_42ns_42_1_1_U342/dout_14 : 0 0 : 125 125 : Used 1 time 100
 Sort Area is top_accelerator_360_s__GC0 grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110/add_42ns_42ns_42_1_1_U342/dout_c3 : 0 0 : 125 125 : Used 1 time 100
 Sort Area is top_forwardPropagation_4_10_s mul_40s_25s_59_1_1_U425/tmp_product_9 : 0 0 : 3591 7201 : Used 2 time 0
 Sort Area is top_forwardPropagation_4_10_s mul_40s_25s_59_1_1_U425/tmp_product_9 : 0 1 : 3610 7201 : Used 2 time 0
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U812/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_33 : 0 0 : 3791 3791 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U813/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_2b : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U814/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_2c : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U815/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_2d : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U816/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_2e : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U817/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_2f : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U818/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_30 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U819/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_31 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U820/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_32 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1251/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_7f : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1252/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_80 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1253/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_81 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1254/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_82 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1255/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_83 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1256/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_84 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1257/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_85 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1258/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_86 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1259/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_87 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1260/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_88 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1261/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_89 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1262/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_8a : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1263/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_8b : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1264/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_8c : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1265/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_8d : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1266/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_8e : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1267/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_8f : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1268/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_90 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1269/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_91 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1270/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_92 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1271/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_93 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1272/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_94 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1273/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_95 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1274/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_96 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1275/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_97 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1276/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_98 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1277/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_99 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1278/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_9a : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1279/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_9b : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1280/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_9c : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1281/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_9d : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1282/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_9e : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1283/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_9f : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1284/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a0 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1285/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a1 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1286/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a2 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1287/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a3 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1288/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a4 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1289/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a5 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1290/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a6 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1291/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a7 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1292/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a8 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1293/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a9 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1294/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_aa : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1295/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_ab : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1296/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_ac : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1297/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_ad : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1298/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_ae : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1299/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_af : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1300/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b0 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1301/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b1 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1302/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b2 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1303/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b3 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1304/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b4 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1305/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b5 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1306/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b6 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1307/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b7 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1308/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b8 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1309/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b9 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1310/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_ba : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1311/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_bb : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1312/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_bc : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1313/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_bd : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1314/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_be : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U1315/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_bf : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U756/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_25 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U757/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_27 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U758/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_28 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U759/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_29 : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_accelerator_1437_s__GC0 mac_mulsub_25s_8ns_42s_42_4_1_U760/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_2a : 0 0 : 3749 3749 : Used 1 time 0
 Sort Area is top_forwardPropagation_4_10_s mac_muladd_25s_15ns_34ns_40_4_1_U427/top_mac_muladd_25s_15ns_34ns_40_4_1_DSP48_0_U/p_reg_reg_7 : 0 0 : 3572 3572 : Used 2 time 0
 Sort Area is top_forwardPropagation_4_10_s mul_22s_19ns_41_1_1_U426/tmp_product_5 : 0 0 : 1426 1426 : Used 2 time 0
 Sort Area is top_forwardPropagation_4_10_s mul_40s_25s_59_1_1_U425/tmp_product_c : 0 0 : 1247 1247 : Used 2 time 0
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 469, Available = 432. Will try to implement using LUT-RAM. 
 DSP resource Status: mul_22s_19ns_41_1_1_U426/tmp_product_5 0 1426 1426: Used 2 time : Accepted (271 < 360) uniquify 0 
 DSP resource Status: mac_muladd_25s_15ns_34ns_40_4_1_U427/top_mac_muladd_25s_15ns_34ns_40_4_1_DSP48_0_U/p_reg_reg_7 0 3572 3572: Used 2 time : Accepted (269 < 360) uniquify 0 
 DSP resource Status: mul_40s_25s_59_1_1_U425/tmp_product_c 0 1247 1247: Used 2 time : Accepted (273 < 360) uniquify 0 
 DSP resource Status: mul_40s_25s_59_1_1_U425/tmp_product_9 0 7201 3591: Used 2 time : Accepted (186 < 360) uniquify 0 
 DSP resource Status: mul_40s_25s_59_1_1_U425/tmp_product_9 1 7201 3610: Used 2 time : Accepted (188 < 360) uniquify 0 
 DSP resource Status: mul_25s_25s_50_1_1_U395/tmp_product_0 0 4728 3424: Used 2 time : Accepted (10 < 360) uniquify 0 
 DSP resource Status: mul_25s_25s_50_1_1_U395/tmp_product_0 1 4728 1304: Used 2 time : Accepted (12 < 360) uniquify 0 
 DSP resource Status: add_42ns_42ns_42_1_1_U398/dout_3 0 125 125: Used 2 time : Accepted (178 < 360) uniquify 0 
 DSP resource Status: mul_22ns_25s_47_1_1_U194/tmp_product_e 0 4367 3406: Used 1 time : Accepted (169 < 360) uniquify 0 
 DSP resource Status: mul_22ns_25s_47_1_1_U194/tmp_product_e 1 4367 961: Used 1 time : Accepted (170 < 360) uniquify 0 
 DSP resource Status: add_42ns_42ns_42_1_1_U196/dout_11 0 125 125: Used 1 time : Accepted (175 < 360) uniquify 0 
 DSP resource Status: grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110/mul_24ns_25s_49_1_1_U340/tmp_product_12 0 4719 3406: Used 1 time : Accepted (15 < 360) uniquify 0 
 DSP resource Status: grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110/mul_24ns_25s_49_1_1_U340/tmp_product_12 1 4719 1313: Used 1 time : Accepted (16 < 360) uniquify 0 
 DSP resource Status: grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110/add_42ns_42ns_42_1_1_U342/dout_14 0 125 125: Used 1 time : Accepted (183 < 360) uniquify 0 
 DSP resource Status: mul_24ns_25s_49_1_1_U472/tmp_product_15 0 4719 3406: Used 1 time : Accepted (35 < 360) uniquify 0 
 DSP resource Status: mul_24ns_25s_49_1_1_U472/tmp_product_15 1 4719 1313: Used 1 time : Accepted (36 < 360) uniquify 0 
 DSP resource Status: add_42ns_42ns_42_1_1_U474/dout_16 0 125 125: Used 1 time : Accepted (180 < 360) uniquify 0 
 DSP resource Status: mul_25s_25s_50_1_1_U464/tmp_product_17 0 4719 3406: Used 1 time : Accepted (37 < 360) uniquify 0 
 DSP resource Status: mul_25s_25s_50_1_1_U464/tmp_product_17 1 4719 1313: Used 1 time : Accepted (38 < 360) uniquify 0 
 DSP resource Status: add_42ns_42ns_42_1_1_U465/dout_18 0 125 125: Used 1 time : Accepted (179 < 360) uniquify 0 
 DSP resource Status: p_1_out_19 0 3414 3414: Used 1 time : Accepted (173 < 360) uniquify 0 
 DSP resource Status: mul_22ns_25s_47_1_1_U566/tmp_product_1b 0 4367 3406: Used 1 time : Accepted (171 < 360) uniquify 0 
 DSP resource Status: mul_22ns_25s_47_1_1_U566/tmp_product_1b 1 4367 961: Used 1 time : Accepted (172 < 360) uniquify 0 
 DSP resource Status: add_42ns_42ns_42_1_1_U568/dout_1c 0 125 125: Used 1 time : Accepted (182 < 360) uniquify 0 
 DSP resource Status: mul_25s_25s_50_1_1_U557/tmp_product_1d 0 4728 3424: Used 1 time : Accepted (13 < 360) uniquify 0 
 DSP resource Status: mul_25s_25s_50_1_1_U557/tmp_product_1d 1 4728 1304: Used 1 time : Accepted (14 < 360) uniquify 0 
 DSP resource Status: add_42ns_42ns_42_1_1_U559/dout_1e 0 125 125: Used 1 time : Accepted (181 < 360) uniquify 0 
 DSP resource Status: p_1_out_1f 0 3414 3414: Used 1 time : Accepted (174 < 360) uniquify 0 
 DSP resource Status: grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U734/tmp_product_20 0 4912 3591: Used 1 time : Accepted (1 < 360) uniquify 0 
 DSP resource Status: grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U734/tmp_product_20 1 4912 1321: Used 1 time : Accepted (2 < 360) uniquify 0 
 DSP resource Status: grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U735/tmp_product_22 0 4912 3591: Used 1 time : Accepted (3 < 360) uniquify 0 
 DSP resource Status: grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U735/tmp_product_22 1 4912 1321: Used 1 time : Accepted (4 < 360) uniquify 0 
 DSP resource Status: grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U736/tmp_product_23 0 4912 3591: Used 1 time : Accepted (5 < 360) uniquify 0 
 DSP resource Status: grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U736/tmp_product_23 1 4912 1321: Used 1 time : Accepted (6 < 360) uniquify 0 
 DSP resource Status: grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U737/tmp_product_24 0 4912 3591: Used 1 time : Accepted (7 < 360) uniquify 0 
 DSP resource Status: grp_matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1_fu_472/mul_25s_25s_50_1_1_U737/tmp_product_24 1 4912 1321: Used 1 time : Accepted (8 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U756/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_25 0 3749 3749: Used 1 time : Accepted (263 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U757/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_27 0 3749 3749: Used 1 time : Accepted (264 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U758/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_28 0 3749 3749: Used 1 time : Accepted (265 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U759/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_29 0 3749 3749: Used 1 time : Accepted (266 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U760/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_2a 0 3749 3749: Used 1 time : Accepted (267 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U813/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_2b 0 3749 3749: Used 1 time : Accepted (190 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U814/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_2c 0 3749 3749: Used 1 time : Accepted (191 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U815/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_2d 0 3749 3749: Used 1 time : Accepted (192 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U816/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_2e 0 3749 3749: Used 1 time : Accepted (193 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U817/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_2f 0 3749 3749: Used 1 time : Accepted (194 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U818/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_30 0 3749 3749: Used 1 time : Accepted (195 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U819/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_31 0 3749 3749: Used 1 time : Accepted (196 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U820/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_32 0 3749 3749: Used 1 time : Accepted (197 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1_fu_574/mac_mulsub_25s_8ns_42s_42_4_1_U812/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_33 0 3791 3791: Used 1 time : Accepted (189 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U781/tmp_product_35 0 4719 3406: Used 1 time : Accepted (19 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U781/tmp_product_35 1 4719 1313: Used 1 time : Accepted (20 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U782/tmp_product_36 0 4719 3406: Used 1 time : Accepted (21 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U782/tmp_product_36 1 4719 1313: Used 1 time : Accepted (22 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U783/tmp_product_37 0 4719 3406: Used 1 time : Accepted (23 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U783/tmp_product_37 1 4719 1313: Used 1 time : Accepted (24 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U784/tmp_product_38 0 4719 3406: Used 1 time : Accepted (25 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U784/tmp_product_38 1 4719 1313: Used 1 time : Accepted (26 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U785/tmp_product_39 0 4719 3406: Used 1 time : Accepted (27 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U785/tmp_product_39 1 4719 1313: Used 1 time : Accepted (28 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U786/tmp_product_3a 0 4719 3406: Used 1 time : Accepted (29 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U786/tmp_product_3a 1 4719 1313: Used 1 time : Accepted (30 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U787/tmp_product_3b 0 4719 3406: Used 1 time : Accepted (31 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U787/tmp_product_3b 1 4719 1313: Used 1 time : Accepted (32 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U788/tmp_product_3c 0 4719 3406: Used 1 time : Accepted (33 < 360) uniquify 0 
 DSP resource Status: grp_updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1_fu_546/mul_25s_25s_50_1_1_U788/tmp_product_3c 1 4719 1313: Used 1 time : Accepted (34 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U928/tmp_product_3d 0 4503 3257: Used 1 time : Accepted (39 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U928/tmp_product_3d 1 4503 1246: Used 1 time : Accepted (40 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U929/tmp_product_40 0 4503 3257: Used 1 time : Accepted (41 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U929/tmp_product_40 1 4503 1246: Used 1 time : Accepted (42 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U930/tmp_product_41 0 4503 3257: Used 1 time : Accepted (43 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U930/tmp_product_41 1 4503 1246: Used 1 time : Accepted (44 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U931/tmp_product_42 0 4503 3257: Used 1 time : Accepted (45 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U931/tmp_product_42 1 4503 1246: Used 1 time : Accepted (46 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U932/tmp_product_43 0 4503 3257: Used 1 time : Accepted (47 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U932/tmp_product_43 1 4503 1246: Used 1 time : Accepted (48 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U933/tmp_product_44 0 4503 3257: Used 1 time : Accepted (49 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U933/tmp_product_44 1 4503 1246: Used 1 time : Accepted (50 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U934/tmp_product_45 0 4503 3257: Used 1 time : Accepted (51 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U934/tmp_product_45 1 4503 1246: Used 1 time : Accepted (52 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U935/tmp_product_46 0 4503 3257: Used 1 time : Accepted (53 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U935/tmp_product_46 1 4503 1246: Used 1 time : Accepted (54 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U936/tmp_product_47 0 4503 3257: Used 1 time : Accepted (55 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U936/tmp_product_47 1 4503 1246: Used 1 time : Accepted (56 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U937/tmp_product_48 0 4503 3257: Used 1 time : Accepted (57 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U937/tmp_product_48 1 4503 1246: Used 1 time : Accepted (58 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U938/tmp_product_49 0 4503 3257: Used 1 time : Accepted (59 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U938/tmp_product_49 1 4503 1246: Used 1 time : Accepted (60 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U939/tmp_product_4a 0 4503 3257: Used 1 time : Accepted (61 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U939/tmp_product_4a 1 4503 1246: Used 1 time : Accepted (62 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U940/tmp_product_4b 0 4503 3257: Used 1 time : Accepted (63 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U940/tmp_product_4b 1 4503 1246: Used 1 time : Accepted (64 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U941/tmp_product_4c 0 4503 3257: Used 1 time : Accepted (65 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U941/tmp_product_4c 1 4503 1246: Used 1 time : Accepted (66 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U942/tmp_product_4d 0 4503 3257: Used 1 time : Accepted (67 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U942/tmp_product_4d 1 4503 1246: Used 1 time : Accepted (68 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U943/tmp_product_4e 0 4503 3257: Used 1 time : Accepted (69 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U943/tmp_product_4e 1 4503 1246: Used 1 time : Accepted (70 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U944/tmp_product_4f 0 4503 3257: Used 1 time : Accepted (71 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U944/tmp_product_4f 1 4503 1246: Used 1 time : Accepted (72 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U945/tmp_product_50 0 4503 3257: Used 1 time : Accepted (73 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U945/tmp_product_50 1 4503 1246: Used 1 time : Accepted (74 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U946/tmp_product_51 0 4503 3257: Used 1 time : Accepted (75 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U946/tmp_product_51 1 4503 1246: Used 1 time : Accepted (76 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U947/tmp_product_52 0 4503 3257: Used 1 time : Accepted (77 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U947/tmp_product_52 1 4503 1246: Used 1 time : Accepted (78 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U948/tmp_product_53 0 4503 3257: Used 1 time : Accepted (79 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U948/tmp_product_53 1 4503 1246: Used 1 time : Accepted (80 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U949/tmp_product_54 0 4503 3257: Used 1 time : Accepted (81 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U949/tmp_product_54 1 4503 1246: Used 1 time : Accepted (82 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U950/tmp_product_55 0 4503 3257: Used 1 time : Accepted (83 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U950/tmp_product_55 1 4503 1246: Used 1 time : Accepted (84 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U951/tmp_product_56 0 4503 3257: Used 1 time : Accepted (85 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U951/tmp_product_56 1 4503 1246: Used 1 time : Accepted (86 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U952/tmp_product_57 0 4503 3257: Used 1 time : Accepted (87 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U952/tmp_product_57 1 4503 1246: Used 1 time : Accepted (88 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U953/tmp_product_58 0 4503 3257: Used 1 time : Accepted (89 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U953/tmp_product_58 1 4503 1246: Used 1 time : Accepted (90 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U954/tmp_product_59 0 4503 3257: Used 1 time : Accepted (91 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U954/tmp_product_59 1 4503 1246: Used 1 time : Accepted (92 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U955/tmp_product_5a 0 4503 3257: Used 1 time : Accepted (93 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U955/tmp_product_5a 1 4503 1246: Used 1 time : Accepted (94 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U956/tmp_product_5b 0 4503 3257: Used 1 time : Accepted (95 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U956/tmp_product_5b 1 4503 1246: Used 1 time : Accepted (96 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U957/tmp_product_5c 0 4503 3257: Used 1 time : Accepted (97 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U957/tmp_product_5c 1 4503 1246: Used 1 time : Accepted (98 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U958/tmp_product_5d 0 4503 3257: Used 1 time : Accepted (99 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U958/tmp_product_5d 1 4503 1246: Used 1 time : Accepted (100 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U959/tmp_product_5e 0 4503 3257: Used 1 time : Accepted (101 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U959/tmp_product_5e 1 4503 1246: Used 1 time : Accepted (102 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U960/tmp_product_5f 0 4503 3257: Used 1 time : Accepted (103 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U960/tmp_product_5f 1 4503 1246: Used 1 time : Accepted (104 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U961/tmp_product_60 0 4503 3257: Used 1 time : Accepted (105 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U961/tmp_product_60 1 4503 1246: Used 1 time : Accepted (106 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U962/tmp_product_61 0 4503 3257: Used 1 time : Accepted (107 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U962/tmp_product_61 1 4503 1246: Used 1 time : Accepted (108 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U963/tmp_product_62 0 4503 3257: Used 1 time : Accepted (109 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U963/tmp_product_62 1 4503 1246: Used 1 time : Accepted (110 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U964/tmp_product_63 0 4503 3257: Used 1 time : Accepted (111 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U964/tmp_product_63 1 4503 1246: Used 1 time : Accepted (112 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U965/tmp_product_64 0 4503 3257: Used 1 time : Accepted (113 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U965/tmp_product_64 1 4503 1246: Used 1 time : Accepted (114 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U966/tmp_product_65 0 4503 3257: Used 1 time : Accepted (115 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U966/tmp_product_65 1 4503 1246: Used 1 time : Accepted (116 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U967/tmp_product_66 0 4503 3257: Used 1 time : Accepted (117 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U967/tmp_product_66 1 4503 1246: Used 1 time : Accepted (118 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U968/tmp_product_67 0 4503 3257: Used 1 time : Accepted (119 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U968/tmp_product_67 1 4503 1246: Used 1 time : Accepted (120 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U969/tmp_product_68 0 4503 3257: Used 1 time : Accepted (121 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U969/tmp_product_68 1 4503 1246: Used 1 time : Accepted (122 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U970/tmp_product_69 0 4503 3257: Used 1 time : Accepted (123 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U970/tmp_product_69 1 4503 1246: Used 1 time : Accepted (124 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U971/tmp_product_6a 0 4503 3257: Used 1 time : Accepted (125 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U971/tmp_product_6a 1 4503 1246: Used 1 time : Accepted (126 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U972/tmp_product_6b 0 4503 3257: Used 1 time : Accepted (127 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U972/tmp_product_6b 1 4503 1246: Used 1 time : Accepted (128 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U973/tmp_product_6c 0 4503 3257: Used 1 time : Accepted (129 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U973/tmp_product_6c 1 4503 1246: Used 1 time : Accepted (130 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U974/tmp_product_6d 0 4503 3257: Used 1 time : Accepted (131 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U974/tmp_product_6d 1 4503 1246: Used 1 time : Accepted (132 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U975/tmp_product_6e 0 4503 3257: Used 1 time : Accepted (133 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U975/tmp_product_6e 1 4503 1246: Used 1 time : Accepted (134 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U976/tmp_product_6f 0 4503 3257: Used 1 time : Accepted (135 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U976/tmp_product_6f 1 4503 1246: Used 1 time : Accepted (136 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U977/tmp_product_70 0 4503 3257: Used 1 time : Accepted (137 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U977/tmp_product_70 1 4503 1246: Used 1 time : Accepted (138 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U978/tmp_product_71 0 4503 3257: Used 1 time : Accepted (139 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U978/tmp_product_71 1 4503 1246: Used 1 time : Accepted (140 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U979/tmp_product_72 0 4503 3257: Used 1 time : Accepted (141 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U979/tmp_product_72 1 4503 1246: Used 1 time : Accepted (142 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U980/tmp_product_73 0 4503 3257: Used 1 time : Accepted (143 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U980/tmp_product_73 1 4503 1246: Used 1 time : Accepted (144 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U981/tmp_product_74 0 4503 3257: Used 1 time : Accepted (145 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U981/tmp_product_74 1 4503 1246: Used 1 time : Accepted (146 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U982/tmp_product_75 0 4503 3257: Used 1 time : Accepted (147 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U982/tmp_product_75 1 4503 1246: Used 1 time : Accepted (148 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U983/tmp_product_76 0 4503 3257: Used 1 time : Accepted (149 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U983/tmp_product_76 1 4503 1246: Used 1 time : Accepted (150 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U984/tmp_product_77 0 4503 3257: Used 1 time : Accepted (151 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U984/tmp_product_77 1 4503 1246: Used 1 time : Accepted (152 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U985/tmp_product_78 0 4503 3257: Used 1 time : Accepted (153 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U985/tmp_product_78 1 4503 1246: Used 1 time : Accepted (154 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U986/tmp_product_79 0 4503 3257: Used 1 time : Accepted (155 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U986/tmp_product_79 1 4503 1246: Used 1 time : Accepted (156 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U987/tmp_product_7a 0 4503 3257: Used 1 time : Accepted (157 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U987/tmp_product_7a 1 4503 1246: Used 1 time : Accepted (158 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U988/tmp_product_7b 0 4503 3257: Used 1 time : Accepted (159 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U988/tmp_product_7b 1 4503 1246: Used 1 time : Accepted (160 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U989/tmp_product_7c 0 4503 3257: Used 1 time : Accepted (161 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U989/tmp_product_7c 1 4503 1246: Used 1 time : Accepted (162 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U990/tmp_product_7d 0 4503 3257: Used 1 time : Accepted (163 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U990/tmp_product_7d 1 4503 1246: Used 1 time : Accepted (164 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U991/tmp_product_7e 0 4503 3257: Used 1 time : Accepted (165 < 360) uniquify 0 
 DSP resource Status: mul_25s_22ns_47_1_1_U991/tmp_product_7e 1 4503 1246: Used 1 time : Accepted (166 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1251/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_7f 0 3749 3749: Used 1 time : Accepted (198 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1252/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_80 0 3749 3749: Used 1 time : Accepted (199 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1253/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_81 0 3749 3749: Used 1 time : Accepted (200 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1254/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_82 0 3749 3749: Used 1 time : Accepted (201 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1255/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_83 0 3749 3749: Used 1 time : Accepted (202 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1256/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_84 0 3749 3749: Used 1 time : Accepted (203 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1257/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_85 0 3749 3749: Used 1 time : Accepted (204 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1258/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_86 0 3749 3749: Used 1 time : Accepted (205 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1259/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_87 0 3749 3749: Used 1 time : Accepted (206 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1260/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_88 0 3749 3749: Used 1 time : Accepted (207 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1261/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_89 0 3749 3749: Used 1 time : Accepted (208 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1262/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_8a 0 3749 3749: Used 1 time : Accepted (209 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1263/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_8b 0 3749 3749: Used 1 time : Accepted (210 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1264/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_8c 0 3749 3749: Used 1 time : Accepted (211 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1265/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_8d 0 3749 3749: Used 1 time : Accepted (212 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1266/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_8e 0 3749 3749: Used 1 time : Accepted (213 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1267/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_8f 0 3749 3749: Used 1 time : Accepted (214 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1268/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_90 0 3749 3749: Used 1 time : Accepted (215 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1269/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_91 0 3749 3749: Used 1 time : Accepted (216 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1270/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_92 0 3749 3749: Used 1 time : Accepted (217 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1271/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_93 0 3749 3749: Used 1 time : Accepted (218 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1272/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_94 0 3749 3749: Used 1 time : Accepted (219 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1273/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_95 0 3749 3749: Used 1 time : Accepted (220 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1274/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_96 0 3749 3749: Used 1 time : Accepted (221 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1275/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_97 0 3749 3749: Used 1 time : Accepted (222 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1276/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_98 0 3749 3749: Used 1 time : Accepted (223 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1277/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_99 0 3749 3749: Used 1 time : Accepted (224 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1278/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_9a 0 3749 3749: Used 1 time : Accepted (225 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1279/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_9b 0 3749 3749: Used 1 time : Accepted (226 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1280/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_9c 0 3749 3749: Used 1 time : Accepted (227 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1281/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_9d 0 3749 3749: Used 1 time : Accepted (228 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1282/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_9e 0 3749 3749: Used 1 time : Accepted (229 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1283/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_9f 0 3749 3749: Used 1 time : Accepted (230 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1284/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a0 0 3749 3749: Used 1 time : Accepted (231 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1285/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a1 0 3749 3749: Used 1 time : Accepted (232 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1286/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a2 0 3749 3749: Used 1 time : Accepted (233 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1287/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a3 0 3749 3749: Used 1 time : Accepted (234 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1288/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a4 0 3749 3749: Used 1 time : Accepted (235 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1289/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a5 0 3749 3749: Used 1 time : Accepted (236 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1290/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a6 0 3749 3749: Used 1 time : Accepted (237 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1291/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a7 0 3749 3749: Used 1 time : Accepted (238 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1292/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a8 0 3749 3749: Used 1 time : Accepted (239 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1293/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_a9 0 3749 3749: Used 1 time : Accepted (240 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1294/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_aa 0 3749 3749: Used 1 time : Accepted (241 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1295/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_ab 0 3749 3749: Used 1 time : Accepted (242 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1296/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_ac 0 3749 3749: Used 1 time : Accepted (243 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1297/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_ad 0 3749 3749: Used 1 time : Accepted (244 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1298/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_ae 0 3749 3749: Used 1 time : Accepted (245 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1299/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_af 0 3749 3749: Used 1 time : Accepted (246 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1300/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b0 0 3749 3749: Used 1 time : Accepted (247 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1301/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b1 0 3749 3749: Used 1 time : Accepted (248 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1302/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b2 0 3749 3749: Used 1 time : Accepted (249 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1303/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b3 0 3749 3749: Used 1 time : Accepted (250 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1304/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b4 0 3749 3749: Used 1 time : Accepted (251 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1305/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b5 0 3749 3749: Used 1 time : Accepted (252 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1306/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b6 0 3749 3749: Used 1 time : Accepted (253 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1307/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b7 0 3749 3749: Used 1 time : Accepted (254 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1308/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b8 0 3749 3749: Used 1 time : Accepted (255 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1309/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_b9 0 3749 3749: Used 1 time : Accepted (256 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1310/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_ba 0 3749 3749: Used 1 time : Accepted (257 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1311/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_bb 0 3749 3749: Used 1 time : Accepted (258 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1312/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_bc 0 3749 3749: Used 1 time : Accepted (259 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1313/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_bd 0 3749 3749: Used 1 time : Accepted (260 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1314/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_be 0 3749 3749: Used 1 time : Accepted (261 < 360) uniquify 0 
 DSP resource Status: mac_mulsub_25s_8ns_42s_42_4_1_U1315/top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0_U/p_reg_reg_bf 0 3749 3749: Used 1 time : Accepted (262 < 360) uniquify 0 
 DSP resource Status: mul_22ns_25s_47_1_1_U194/tmp_product_c0 0 4367 3406: Used 1 time : Accepted (167 < 360) uniquify 0 
 DSP resource Status: mul_22ns_25s_47_1_1_U194/tmp_product_c0 1 4367 961: Used 1 time : Accepted (168 < 360) uniquify 0 
 DSP resource Status: add_42ns_42ns_42_1_1_U196/dout_c1 0 125 125: Used 1 time : Accepted (176 < 360) uniquify 0 
 DSP resource Status: grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110/mul_24ns_25s_49_1_1_U340/tmp_product_c2 0 4719 3406: Used 1 time : Accepted (17 < 360) uniquify 0 
 DSP resource Status: grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110/mul_24ns_25s_49_1_1_U340/tmp_product_c2 1 4719 1313: Used 1 time : Accepted (18 < 360) uniquify 0 
 DSP resource Status: grp_forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3_fu_110/add_42ns_42ns_42_1_1_U342/dout_c3 0 125 125: Used 1 time : Accepted (184 < 360) uniquify 0 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:23 ; elapsed = 00:03:31 . Memory (MB): peak = 2979.469 ; gain = 1480.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:52 ; elapsed = 00:05:01 . Memory (MB): peak = 3907.855 ; gain = 2408.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/C_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/net_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/ref_tmp20_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_accelerator_1437_s_fu_8243/grp_forwardPropagation_4_10_s_fu_1329/ref_tmp20_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/C_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/net_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/ref_tmp20_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_4_10_s_fu_593/ref_tmp20_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_accelerator_360_s_fu_8345/result_l3125_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_accelerator_360_s_fu_8345/result_l3125_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/C_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/net_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/output_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_accelerator_360_s_fu_8345/grp_forwardPropagation_64_8_s_fu_432/output_0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_18_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_18_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_19_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_19_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_20_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_20_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_21_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_21_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_22_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_22_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_23_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_23_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_24_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_24_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_25_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_25_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_26_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_26_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_27_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_27_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_28_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_28_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_29_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_29_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_30_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_30_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_31_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_31_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_32_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_32_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_33_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_33_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_34_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_34_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_35_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_35_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_36_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_36_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_37_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_37_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_38_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_38_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_39_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_39_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_40_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_40_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_41_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_41_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_42_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_l1_42_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:11 ; elapsed = 00:05:20 . Memory (MB): peak = 3907.855 ; gain = 2408.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:22 ; elapsed = 00:05:31 . Memory (MB): peak = 3907.855 ; gain = 2408.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:22 ; elapsed = 00:05:31 . Memory (MB): peak = 3907.855 ; gain = 2408.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:29 ; elapsed = 00:05:39 . Memory (MB): peak = 3907.855 ; gain = 2408.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:30 ; elapsed = 00:05:39 . Memory (MB): peak = 3907.855 ; gain = 2408.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:30 ; elapsed = 00:05:40 . Memory (MB): peak = 3907.855 ; gain = 2408.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:31 ; elapsed = 00:05:40 . Memory (MB): peak = 3907.855 ; gain = 2408.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                          | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C'-((A'*B')'))' | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C'-((A'*B')'))' | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mul_18ns_25s_42_1_1                                              | A*B'             | 30     | 17     | -      | -      | 43     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_add_42ns_42ns_42_1_1                                             | C+A:B            | 24     | 18     | 42     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top_mul_22ns_25s_47_1_1                                              | A*B              | 30     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_22ns_25s_47_1_1                                              | PCIN>>17+A*B'    | 30     | 5      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_add_42ns_42ns_42_1_1                                             | C+A:B            | 24     | 18     | 42     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3         | A'*B'            | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3         | PCIN>>17+A'*B'   | 30     | 18     | -      | -      | 25     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_mul_18ns_25s_43_1_1                                              | A*B              | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_add_42ns_42ns_42_1_1                                             | C+A:B            | 24     | 18     | 42     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top_mul_24ns_25s_49_1_1                                              | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_24ns_25s_49_1_1                                              | PCIN>>17+A*B     | 30     | 7      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_add_42ns_42ns_42_1_1                                             | C+A:B            | 24     | 18     | 42     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | A'*B             | 30     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | PCIN>>17+A'*B    | 30     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_add_42ns_42ns_42_1_1                                             | C+A:B            | 24     | 18     | 42     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 | A*B'             | 30     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 | PCIN>>17+A*B'    | 30     | 7      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_mac_muladd_25s_15ns_34ns_40_4_1_DSP48_0                          | (C+(A'*B')')'    | 30     | 15     | 34     | -      | 40     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mul_22s_19ns_41_1_1                                              | A*B              | 30     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_softmax_10_s                                                     | A'*B             | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_softmax_10_s                                                     | A'*B             | 30     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_softmax_10_s                                                     | PCIN>>17+A'*B    | 30     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_add_42ns_42ns_42_1_1                                             | C+A:B            | 24     | 18     | 42     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top_mul_22ns_25s_47_1_1                                              | A*B              | 30     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_22ns_25s_47_1_1                                              | PCIN>>17+A*B'    | 30     | 5      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_add_42ns_42ns_42_1_1                                             | C+A:B            | 24     | 18     | 42     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top_mul_24ns_25s_49_1_1                                              | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_24ns_25s_49_1_1                                              | PCIN>>17+A*B     | 30     | 7      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_10ul_1ul_4ul_s                                            | A''*B            | 24     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_10ul_1ul_4ul_s                                            | PCIN>>17+A''*B   | 24     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_10ul_1ul_4ul_s                                            | A''*B            | 24     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_10ul_1ul_4ul_s                                            | PCIN>>17+A''*B   | 24     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_10ul_1ul_4ul_s                                            | A''*B            | 24     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_10ul_1ul_4ul_s                                            | PCIN>>17+A''*B   | 24     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_10ul_1ul_4ul_s                                            | A''*B            | 24     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_10ul_1ul_4ul_s                                            | PCIN>>17+A''*B   | 24     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | A''*B            | 22     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1                     | PCIN>>17+A''*B   | 22     | 18     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|top_updateWeightBias_8_4_s                                           | (C'-((A'*B')'))' | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mac_mulsub_25s_8ns_42s_42_4_1_DSP48_0                            | (C-((A'*B')'))'  | 30     | 8      | 48     | -      | 42     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mul_25s_25s_50_1_1                                               | A'*B             | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | PCIN>>17+A'*B    | 24     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | A'*B             | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | PCIN>>17+A'*B    | 24     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | A'*B             | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | PCIN>>17+A'*B    | 24     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | A'*B             | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | PCIN>>17+A'*B    | 24     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | A'*B             | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | PCIN>>17+A'*B    | 24     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | A'*B             | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | PCIN>>17+A'*B    | 24     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | A'*B             | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | PCIN>>17+A'*B    | 24     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | A'*B             | 24     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_25s_25s_50_1_1                                               | PCIN>>17+A'*B    | 24     | 18     | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_add_42ns_42ns_42_1_1                                             | C+A:B            | 24     | 18     | 42     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 | A*B'             | 30     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 | PCIN>>17+A*B'    | 30     | 7      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_mac_muladd_25s_15ns_34ns_40_4_1_DSP48_0                          | (C+(A'*B')')'    | 30     | 15     | 34     | -      | 40     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|top_mul_22s_19ns_41_1_1                                              | A*B              | 30     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_softmax_10_s                                                     | A'*B             | 30     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_softmax_10_s                                                     | A'*B             | 30     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_softmax_10_s                                                     | PCIN>>17+A'*B    | 30     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_add_42ns_42ns_42_1_1                                             | C+A:B            | 24     | 18     | 42     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top_mul_22ns_25s_47_1_1                                              | A*B              | 30     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_22ns_25s_47_1_1                                              | PCIN>>17+A*B'    | 30     | 5      | -      | -      | 25     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|top_add_42ns_42ns_42_1_1                                             | C+A:B            | 24     | 18     | 42     | -      | 42     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top_mul_24ns_25s_49_1_1                                              | A*B              | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_mul_24ns_25s_49_1_1                                              | PCIN>>17+A*B     | 30     | 7      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   677|
|2     |DSP_ALU         |   273|
|4     |DSP_A_B_DATA    |   273|
|9     |DSP_C_DATA      |   273|
|11    |DSP_MULTIPLIER  |   273|
|13    |DSP_M_DATA      |   273|
|15    |DSP_OUTPUT      |   273|
|17    |DSP_PREADD      |   273|
|18    |DSP_PREADD_DATA |   273|
|20    |LUT1            |  1561|
|21    |LUT2            |  6443|
|22    |LUT3            |  5229|
|23    |LUT4            |  1829|
|24    |LUT5            |  1858|
|25    |LUT6            |  8665|
|26    |MUXCY           |   739|
|27    |MUXF7           |  2755|
|28    |MUXF8           |  1230|
|29    |RAM16X1D        |    50|
|30    |RAM16X1S        |    26|
|31    |RAM32X1S        |    50|
|32    |RAM64X1S        |    10|
|33    |RAMB18E2        |    62|
|71    |RAMB36E2        |   185|
|74    |SRL16E          |    98|
|75    |SRLC32E         |    58|
|76    |XORCY           |   713|
|77    |FDRE            | 10984|
|78    |FDSE            |    36|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:31 ; elapsed = 00:05:40 . Memory (MB): peak = 3907.855 ; gain = 2408.828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 223 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:58 ; elapsed = 00:05:26 . Memory (MB): peak = 3907.855 ; gain = 2273.766
Synthesis Optimization Complete : Time (s): cpu = 00:05:31 ; elapsed = 00:05:41 . Memory (MB): peak = 3907.855 ; gain = 2408.828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.848 . Memory (MB): peak = 3907.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6523 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3907.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 530 instances were transformed.
  (CARRY4) => CARRY8: 121 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 273 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 50 instances
  RAM16X1S => RAM32X1S (RAMS32): 26 instances
  RAM32X1S => RAM32X1S (RAMS32): 50 instances
  RAM64X1S => RAM64X1S (RAMS64E): 10 instances

Synth Design complete | Checksum: 92962053
INFO: [Common 17-83] Releasing license: Synthesis
574 Infos, 304 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:59 ; elapsed = 00:06:10 . Memory (MB): peak = 3907.855 ; gain = 3308.945
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 3907.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3907.855 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3907.855 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_top_0_0, cache-ID = 1721dd7d957d8a93
INFO: [Coretcl 2-1174] Renamed 831 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.097 . Memory (MB): peak = 3907.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GIM_Diabetes/digits_fpga_ready2/project_2/project_2.runs/design_1_top_0_0_synth_1/design_1_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3907.855 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_top_0_0_utilization_synth.rpt -pb design_1_top_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3907.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 12 12:31:42 2025...
