INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sources_1/new/miriscv_register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Ivanychev_IVT_32_APS/Ivanychev_IVT_32_APS.srcs/sim_1/new/miriscv_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miriscv_tb
