

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Wed Oct  5 22:50:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.140 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    22878|    23444|  0.412 ms|  0.422 ms|  22879|  23445|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+-----------+-----+-----+----------+
        |                             |                  |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
        |           Instance          |      Module      |   min   |   max   |    min   |    max    | min | max |   Type   |
        +-----------------------------+------------------+---------+---------+----------+-----------+-----+-----+----------+
        |grp_runTestAfterInit_fu_691  |runTestAfterInit  |       90|      656|  1.620 us|  11.808 us|   71|  584|  dataflow|
        +-----------------------------+------------------+---------+---------+----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_690_1   |    22656|    22656|       354|          -|          -|    64|        no|
        | + VITIS_LOOP_692_2  |      352|      352|        22|          -|          -|    16|        no|
        |- VITIS_LOOP_698_3   |      128|      128|         2|          -|          -|    64|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1070|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       80|  141|    5965|   8002|    0|
|Memory           |       32|    -|       8|      8|    0|
|Multiplexer      |        -|    -|       -|    781|    -|
|Register         |        -|    -|    1594|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      112|  141|    7567|   9861|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       40|   64|       7|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+------+------+-----+
    |           Instance          |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------+-----------------------+---------+----+------+------+-----+
    |control_s_axi_U              |control_s_axi          |       80|   0|   454|   489|    0|
    |gmem_m_axi_U                 |gmem_m_axi             |        0|   0|  1621|  2323|    0|
    |mul_64ns_66ns_129_1_1_U135   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_129_1_1_U136   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_129_1_1_U137   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_129_1_1_U138   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_129_1_1_U139   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_129_1_1_U140   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_129_1_1_U141   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_129_1_1_U142   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_129_1_1_U143   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_129_1_1_U144   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_129_1_1_U145   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_129_1_1_U146   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_129_1_1_U147   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_129_1_1_U148   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_129_1_1_U149   |mul_64ns_66ns_129_1_1  |        0|   9|     0|    52|    0|
    |mul_64ns_66ns_81_1_1_U134    |mul_64ns_66ns_81_1_1   |        0|   6|     0|    52|    0|
    |grp_runTestAfterInit_fu_691  |runTestAfterInit       |        0|   0|  3890|  4358|    0|
    +-----------------------------+-----------------------+---------+----+------+------+-----+
    |Total                        |                       |       80| 141|  5965|  8002|    0|
    +-----------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |n_regions_V_U  |n_regions_V_RAM_AUTO_1R1W  |        0|  8|   8|    0|    64|    8|     1|          512|
    |regions_U      |regions_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_2_U    |regions_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_1_U    |regions_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |regions_3_U    |regions_RAM_AUTO_1R1W      |        8|  0|   0|    0|  4096|   32|     1|       131072|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |       32|  8|   8|    0| 16448|  136|     5|       524800|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln690_fu_730_p2                           |         +|   0|  0|  14|           7|           1|
    |add_ln692_fu_781_p2                           |         +|   0|  0|  13|           5|           1|
    |add_ln694_10_fu_1472_p2                       |         +|   0|  0|  15|          15|           4|
    |add_ln694_11_fu_1543_p2                       |         +|   0|  0|  15|          15|           4|
    |add_ln694_12_fu_1614_p2                       |         +|   0|  0|  15|          15|           4|
    |add_ln694_13_fu_1685_p2                       |         +|   0|  0|  15|          15|           4|
    |add_ln694_14_fu_1756_p2                       |         +|   0|  0|  15|          15|           4|
    |add_ln694_15_fu_1832_p2                       |         +|   0|  0|  15|          15|           4|
    |add_ln694_16_fu_1931_p2                       |         +|   0|  0|  15|          15|           4|
    |add_ln694_17_fu_1964_p2                       |         +|   0|  0|  15|          15|           4|
    |add_ln694_1_fu_866_p2                         |         +|   0|  0|  14|           6|           6|
    |add_ln694_2_fu_1374_p2                        |         +|   0|  0|  25|          18|           6|
    |add_ln694_3_fu_1445_p2                        |         +|   0|  0|  25|          18|           6|
    |add_ln694_4_fu_1516_p2                        |         +|   0|  0|  25|          18|           6|
    |add_ln694_5_fu_1587_p2                        |         +|   0|  0|  25|          18|           6|
    |add_ln694_6_fu_1658_p2                        |         +|   0|  0|  25|          18|           6|
    |add_ln694_7_fu_1729_p2                        |         +|   0|  0|  25|          18|           6|
    |add_ln694_8_fu_1800_p2                        |         +|   0|  0|  25|          18|           6|
    |add_ln694_9_fu_1805_p2                        |         +|   0|  0|  25|          18|           6|
    |add_ln694_fu_838_p2                           |         +|   0|  0|  25|          18|          18|
    |add_ln698_fu_2159_p2                          |         +|   0|  0|  14|           7|           1|
    |sub_ln694_10_fu_1466_p2                       |         -|   0|  0|  15|          15|          15|
    |sub_ln694_11_fu_1537_p2                       |         -|   0|  0|  15|          15|          15|
    |sub_ln694_12_fu_1608_p2                       |         -|   0|  0|  15|          15|          15|
    |sub_ln694_13_fu_1679_p2                       |         -|   0|  0|  15|          15|          15|
    |sub_ln694_14_fu_1750_p2                       |         -|   0|  0|  15|          15|          15|
    |sub_ln694_15_fu_1826_p2                       |         -|   0|  0|  15|          15|          15|
    |sub_ln694_16_fu_1925_p2                       |         -|   0|  0|  15|          15|          15|
    |sub_ln694_17_fu_1958_p2                       |         -|   0|  0|  15|          15|          15|
    |sub_ln694_1_fu_811_p2                         |         -|   0|  0|  12|          12|          12|
    |sub_ln694_2_fu_892_p2                         |         -|   0|  0|  20|          15|          15|
    |sub_ln694_3_fu_958_p2                         |         -|   0|  0|  20|          15|          15|
    |sub_ln694_4_fu_1030_p2                        |         -|   0|  0|  20|          15|          15|
    |sub_ln694_5_fu_1102_p2                        |         -|   0|  0|  20|          15|          15|
    |sub_ln694_6_fu_1174_p2                        |         -|   0|  0|  20|          15|          15|
    |sub_ln694_7_fu_1246_p2                        |         -|   0|  0|  20|          15|          15|
    |sub_ln694_8_fu_1318_p2                        |         -|   0|  0|  20|          15|          15|
    |sub_ln694_9_fu_1395_p2                        |         -|   0|  0|  20|          15|          15|
    |sub_ln694_fu_760_p2                           |         -|   0|  0|  25|          18|          18|
    |icmp_ln690_fu_724_p2                          |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln692_fu_775_p2                          |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln698_fu_2153_p2                         |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1                               |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTestAfterInit_fu_691_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_runTestAfterInit_fu_691_ap_ready  |        or|   0|  0|   2|           1|           1|
    |or_ln694_10_fu_1180_p2                        |        or|   0|  0|  15|          15|           3|
    |or_ln694_11_fu_1252_p2                        |        or|   0|  0|  15|          15|           3|
    |or_ln694_12_fu_1324_p2                        |        or|   0|  0|  15|          15|           3|
    |or_ln694_13_fu_1401_p2                        |        or|   0|  0|  15|          15|           3|
    |or_ln694_14_fu_2047_p2                        |        or|   0|  0|  12|          12|           1|
    |or_ln694_15_fu_2061_p2                        |        or|   0|  0|  12|          12|           2|
    |or_ln694_16_fu_2075_p2                        |        or|   0|  0|  12|          12|           2|
    |or_ln694_17_fu_2089_p2                        |        or|   0|  0|  12|          12|           3|
    |or_ln694_18_fu_2103_p2                        |        or|   0|  0|  12|          12|           3|
    |or_ln694_19_fu_2117_p2                        |        or|   0|  0|  12|          12|           3|
    |or_ln694_1_fu_975_p2                          |        or|   0|  0|  18|           4|          18|
    |or_ln694_20_fu_2131_p2                        |        or|   0|  0|  12|          12|           3|
    |or_ln694_2_fu_1047_p2                         |        or|   0|  0|  18|           4|          18|
    |or_ln694_3_fu_1119_p2                         |        or|   0|  0|  18|           5|          18|
    |or_ln694_4_fu_1191_p2                         |        or|   0|  0|  18|           5|          18|
    |or_ln694_5_fu_1263_p2                         |        or|   0|  0|  18|           5|          18|
    |or_ln694_6_fu_1335_p2                         |        or|   0|  0|  18|           5|          18|
    |or_ln694_7_fu_964_p2                          |        or|   0|  0|  15|          15|           1|
    |or_ln694_8_fu_1036_p2                         |        or|   0|  0|  15|          15|           2|
    |or_ln694_9_fu_1108_p2                         |        or|   0|  0|  15|          15|           2|
    |or_ln694_fu_903_p2                            |        or|   0|  0|  18|           3|          18|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                         |          |   0|  0|1070|         819|         562|
    +----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  138|         31|    1|         31|
    |ap_done                  |    9|          2|    1|          2|
    |gmem_ARVALID             |    9|          2|    1|          2|
    |gmem_RREADY              |    9|          2|    1|          2|
    |i_2_fu_242               |    9|          2|    7|         14|
    |i_fu_238                 |    9|          2|    7|         14|
    |j_reg_680                |    9|          2|    5|         10|
    |n_regions_V_address0     |   14|          3|    6|         18|
    |n_regions_V_ce0          |   14|          3|    1|          3|
    |regions_1_address0       |   31|          6|   12|         72|
    |regions_1_address1       |   25|          5|   12|         60|
    |regions_1_ce0            |   14|          3|    1|          3|
    |regions_1_d0             |   25|          5|   32|        160|
    |regions_1_d1             |   25|          5|   32|        160|
    |regions_2_address0       |   31|          6|   12|         72|
    |regions_2_address1       |   25|          5|   12|         60|
    |regions_2_ce0            |   14|          3|    1|          3|
    |regions_2_d0             |   25|          5|   32|        160|
    |regions_2_d1             |   25|          5|   32|        160|
    |regions_3_address0       |   31|          6|   12|         72|
    |regions_3_address1       |   25|          5|   12|         60|
    |regions_3_ce0            |   14|          3|    1|          3|
    |regions_3_d0             |   25|          5|   32|        160|
    |regions_3_d1             |   25|          5|   32|        160|
    |regions_address0         |   31|          6|   12|         72|
    |regions_address1         |   25|          5|   12|         60|
    |regions_ce0              |   14|          3|    1|          3|
    |regions_d0               |   25|          5|   32|        160|
    |regions_d1               |   25|          5|   32|        160|
    |trainedRegions_address0  |   81|         17|   15|        255|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  781|        162|  401|       2171|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln690_reg_2191                                |   7|   0|    7|          0|
    |add_ln692_reg_2247                                |   5|   0|    5|          0|
    |add_ln694_17_reg_2626                             |  12|   0|   15|          3|
    |add_ln694_2_reg_2426                              |  13|   0|   18|          5|
    |add_ln694_3_reg_2451                              |  13|   0|   18|          5|
    |add_ln694_4_reg_2476                              |  13|   0|   18|          5|
    |add_ln694_5_reg_2501                              |  13|   0|   18|          5|
    |add_ln694_6_reg_2526                              |  13|   0|   18|          5|
    |add_ln694_7_reg_2551                              |  13|   0|   18|          5|
    |add_ln694_8_reg_2576                              |  13|   0|   18|          5|
    |add_ln694_9_reg_2581                              |  13|   0|   18|          5|
    |add_ln694_reg_2267                                |  13|   0|   18|          5|
    |ap_CS_fsm                                         |  30|   0|   30|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_rst_n_inv                                      |   1|   0|    1|          0|
    |ap_rst_reg_1                                      |   1|   0|    1|          0|
    |ap_rst_reg_2                                      |   1|   0|    1|          0|
    |ap_sync_reg_grp_runTestAfterInit_fu_691_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_runTestAfterInit_fu_691_ap_ready  |   1|   0|    1|          0|
    |bitcast_ln694_10_reg_2677                         |  32|   0|   32|          0|
    |bitcast_ln694_11_reg_2683                         |  32|   0|   32|          0|
    |bitcast_ln694_12_reg_2689                         |  32|   0|   32|          0|
    |bitcast_ln694_13_reg_2695                         |  32|   0|   32|          0|
    |bitcast_ln694_14_reg_2701                         |  32|   0|   32|          0|
    |bitcast_ln694_15_reg_2707                         |  32|   0|   32|          0|
    |bitcast_ln694_2_reg_2641                          |  32|   0|   32|          0|
    |bitcast_ln694_3_reg_2647                          |  32|   0|   32|          0|
    |bitcast_ln694_4_reg_2653                          |  32|   0|   32|          0|
    |bitcast_ln694_5_reg_2659                          |  32|   0|   32|          0|
    |bitcast_ln694_6_reg_2665                          |  32|   0|   32|          0|
    |bitcast_ln694_7_reg_2671                          |  32|   0|   32|          0|
    |grp_runTestAfterInit_fu_691_ap_start_reg          |   1|   0|    1|          0|
    |i_2_fu_242                                        |   7|   0|    7|          0|
    |i_fu_238                                          |   7|   0|    7|          0|
    |inputAOV_read_reg_2177                            |  64|   0|   64|          0|
    |j_reg_680                                         |   5|   0|    5|          0|
    |lshr_ln_reg_2258                                  |   3|   0|    3|          0|
    |regions_1_addr_2_reg_2743                         |   9|   0|   12|          3|
    |regions_1_addr_3_reg_2748                         |   9|   0|   12|          3|
    |regions_1_addr_4_reg_2753                         |   9|   0|   12|          3|
    |regions_1_addr_5_reg_2758                         |   9|   0|   12|          3|
    |regions_1_addr_6_reg_2763                         |   9|   0|   12|          3|
    |regions_1_addr_7_reg_2768                         |   9|   0|   12|          3|
    |regions_2_addr_2_reg_2773                         |   9|   0|   12|          3|
    |regions_2_addr_3_reg_2778                         |   9|   0|   12|          3|
    |regions_2_addr_4_reg_2783                         |   9|   0|   12|          3|
    |regions_2_addr_5_reg_2788                         |   9|   0|   12|          3|
    |regions_2_addr_6_reg_2793                         |   9|   0|   12|          3|
    |regions_2_addr_7_reg_2798                         |   9|   0|   12|          3|
    |regions_3_addr_2_reg_2803                         |   9|   0|   12|          3|
    |regions_3_addr_3_reg_2808                         |   9|   0|   12|          3|
    |regions_3_addr_4_reg_2813                         |   9|   0|   12|          3|
    |regions_3_addr_5_reg_2818                         |   9|   0|   12|          3|
    |regions_3_addr_6_reg_2823                         |   9|   0|   12|          3|
    |regions_3_addr_7_reg_2828                         |   9|   0|   12|          3|
    |regions_addr_2_reg_2713                           |   9|   0|   12|          3|
    |regions_addr_3_reg_2718                           |   9|   0|   12|          3|
    |regions_addr_4_reg_2723                           |   9|   0|   12|          3|
    |regions_addr_5_reg_2728                           |   9|   0|   12|          3|
    |regions_addr_6_reg_2733                           |   9|   0|   12|          3|
    |regions_addr_7_reg_2738                           |   9|   0|   12|          3|
    |sub_ln694_1_reg_2252                              |   7|   0|   12|          5|
    |sub_ln694_reg_2196                                |   9|   0|   18|          9|
    |tmp_20_cast_reg_2296                              |   6|   0|    6|          0|
    |tmp_21_cast_reg_2301                              |   8|   0|    8|          0|
    |tmp_22_cast_reg_2316                              |   6|   0|    6|          0|
    |tmp_23_cast_reg_2321                              |   8|   0|    8|          0|
    |tmp_24_cast_reg_2336                              |   6|   0|    6|          0|
    |tmp_25_cast_reg_2341                              |   8|   0|    8|          0|
    |tmp_26_cast_reg_2356                              |   6|   0|    6|          0|
    |tmp_27_cast_reg_2361                              |   8|   0|    8|          0|
    |tmp_28_cast_reg_2376                              |   6|   0|    6|          0|
    |tmp_29_cast_reg_2381                              |   8|   0|    8|          0|
    |tmp_30_cast_reg_2396                              |   6|   0|    6|          0|
    |tmp_31_cast_reg_2401                              |   8|   0|    8|          0|
    |tmp_32_cast_reg_2416                              |   6|   0|    6|          0|
    |tmp_33_cast_reg_2421                              |   8|   0|    8|          0|
    |tmp_34_cast_reg_2441                              |   6|   0|    6|          0|
    |tmp_35_cast_reg_2446                              |   8|   0|    8|          0|
    |tmp_36_cast_reg_2466                              |   6|   0|    6|          0|
    |tmp_37_cast_reg_2471                              |   8|   0|    8|          0|
    |tmp_38_cast_reg_2491                              |   6|   0|    6|          0|
    |tmp_39_cast_reg_2496                              |   8|   0|    8|          0|
    |tmp_40_cast_reg_2516                              |   6|   0|    6|          0|
    |tmp_41_cast_reg_2521                              |   8|   0|    8|          0|
    |tmp_42_cast_reg_2541                              |   6|   0|    6|          0|
    |tmp_43_cast_reg_2546                              |   8|   0|    8|          0|
    |tmp_44_cast_reg_2566                              |   6|   0|    6|          0|
    |tmp_45_cast_reg_2571                              |   8|   0|    8|          0|
    |tmp_46_cast_reg_2596                              |   6|   0|    6|          0|
    |tmp_47_cast_reg_2601                              |   8|   0|    8|          0|
    |tmp_48_cast_reg_2606                              |   6|   0|    6|          0|
    |tmp_49_cast_reg_2611                              |   8|   0|    8|          0|
    |trainedRegions_load_10_reg_2531                   |  32|   0|   32|          0|
    |trainedRegions_load_11_reg_2556                   |  32|   0|   32|          0|
    |trainedRegions_load_12_reg_2586                   |  32|   0|   32|          0|
    |trainedRegions_load_13_reg_2616                   |  32|   0|   32|          0|
    |trainedRegions_load_14_reg_2631                   |  32|   0|   32|          0|
    |trainedRegions_load_1_reg_2326                    |  32|   0|   32|          0|
    |trainedRegions_load_2_reg_2346                    |  32|   0|   32|          0|
    |trainedRegions_load_3_reg_2366                    |  32|   0|   32|          0|
    |trainedRegions_load_4_reg_2386                    |  32|   0|   32|          0|
    |trainedRegions_load_5_reg_2406                    |  32|   0|   32|          0|
    |trainedRegions_load_6_reg_2431                    |  32|   0|   32|          0|
    |trainedRegions_load_7_reg_2456                    |  32|   0|   32|          0|
    |trainedRegions_load_8_reg_2481                    |  32|   0|   32|          0|
    |trainedRegions_load_9_reg_2506                    |  32|   0|   32|          0|
    |trainedRegions_load_reg_2306                      |  32|   0|   32|          0|
    |trunc_ln690_reg_2182                              |   6|   0|    6|          0|
    |trunc_ln692_reg_2208                              |   4|   0|    4|          0|
    |trunc_ln694_1_reg_2286                            |   6|   0|    6|          0|
    |trunc_ln694_reg_2263                              |   1|   0|    1|          0|
    |zext_ln698_reg_2833                               |   7|   0|   64|         57|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1594|   0| 1785|        191|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   18|          s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   18|          s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           run|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           run|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           run|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

