// Seed: 833974323
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial disable id_5;
  wire id_6, id_7;
  assign id_4 = 1;
  wire id_8;
  wire id_9;
  wire id_10, id_11, id_12 = id_7, id_13;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input wor id_2
    , id_9,
    output wor id_3,
    inout wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wand id_7
);
  module_0(
      id_9, id_9, id_9, id_9
  );
  wire id_10;
  id_11(
      1, 1'b0
  );
endmodule
