# half_adder
RTL implementation and simulation of Half Adder using Verilog HDL and ModelSim
