{"Source Block": ["oh/emesh/dv/ememory.v@49:59@HdlIdDef", "   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n\n   \n   packet2emesh #(.PW(PW))\n   p2e (\n\t.write_out\t(write_in),\n"], "Clone Blocks": [["oh/emesh/dv/ememory.v@48:58", "\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n\n   \n   packet2emesh #(.PW(PW))\n   p2e (\n"], ["oh/emesh/dv/ememory.v@46:56", "   wire [AW-1:0]    data_out;   \n   reg \t\t    hilo_sel;\n\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n\n   \n"], ["oh/emesh/dv/ememory.v@47:57", "   reg \t\t    hilo_sel;\n\n   wire \t    write_in;   \n   wire [1:0] \t    datamode_in;\n   wire [3:0] \t    ctrlmode_in;   \n   wire [AW-1:0]    dstaddr_in;\n   wire [DW-1:0]    data_in;   \n   wire [AW-1:0]    srcaddr_in;   \n\n   \n   packet2emesh #(.PW(PW))\n"]], "Diff Content": {"Delete": [], "Add": [[54, "   wire [DW-1:0]    data_align;\n"]]}}