<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/k20/cpu/headers/MK20DZ10.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_0ef37d84d7a5c53cc7235f746694f4e8.html">k20</a></li><li class="navelem"><a class="el" href="dir_4d5b0d43c2620263e50c3adc0f091f1f.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8379ff20695a02dee6c45bc2fc3d177a.html">headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK20DZ10.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_m_k20_d_z10_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processors:          MK20DN512ZVLK10</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          MK20DX256ZVLK10</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          MK20DN512ZVLL10</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          MK20DX256ZVLL10</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**                          MK20DN512ZVLQ10</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**                          MK20DX128ZVLQ10</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**                          MK20DX256ZVLQ10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**                          MK20DN512ZVMB10</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**                          MK20DX256ZVMB10</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**                          MK20DN512ZVMC10</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**                          MK20DX256ZVMC10</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**                          MK20DN512ZVMD10</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**                          MK20DX256ZVMD10</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**                          MK20DX128ZVMD10</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Compilers:           Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**                          GNU ARM C Compiler</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**     Reference manual:    K20P144M100SF2RM, Rev. 5, 8 May 2011</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**     Version:             rev. 1.1, 2011-06-15</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**         This header file implements peripheral memory map for MK20DZ10</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**         processor.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**     Copyright: 1997 - 2011 Freescale Semiconductor, Inc. All Rights Reserved.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     - rev. 1.0 (2011-03-30)</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**         Changes with respect to the previous MK10NxxVMD100 header file:</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**         RTC - CCR register removed. Replaced by IER register.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**         CRC - added CTRLHU register for 8-bit access to the CTRL register.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**         FB - bit FB_CSCR_EXALE renamed to FB_CSCR_EXTS.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**         SIM- bit group FSIZE in SIM_FCFG1 split into groups PFSIZE and NVMSIZE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**         Added registers for core modules - CoreDebug, DWT, ETB, ETF, ETM, FPB, ITM, TPIU.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     - rev. 1.1 (2011-06-15)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**         Registers updated according to the new reference manual revision - Rev. 5, 8 May 2011</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**         I2S  - bit SSIEN in I2S_CR register renamed to I2SEN.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**         SDHC - bit VOLTSEL in SDHC_VENDOR register removed.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**         TSI - registers TSI_CNTR1 to TSI_CNTR15, bit group CNTN renamed to CTN1, bit group CNTN1 renamed to CTN.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">   -- MCU activation</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* Prevention from multiple including the same memory map */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#if !defined(MCU_MK20DZ10)  </span><span class="comment">/* Check if memory map has not been already included */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define MCU_MK20DZ10</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Check if another memory map has not been also included */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#if (defined(MCU_ACTIVE))</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">  #error MK20DZ10 memory map: There is already included another memory map. Only one memory map can be included.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(MCU_ACTIVE)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="_m_k20_d_z10_8h.html#a8514d8d6cd73e72192314d085ffaa555">   74</a></span>&#160;<span class="preprocessor">#define MCU_ACTIVE</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="stdint_8h.html">stdint.h</a>&gt;</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="_m_k20_d_z10_8h.html#acb0f54172ffa1052aec8b964bf7642d6">   79</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0101u</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="_m_k20_d_z10_8h.html#a3d792aab0ec2767cb3b3169128285c62">   88</a></span>&#160;<span class="preprocessor">#define BITBAND_REG(Reg,Bit) (*((uint32_t volatile*)(0x42000000u + (32u*((uint32_t)&amp;(Reg) - (uint32_t)0x40000000u)) + (4u*((uint32_t)(Bit))))))</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">   -- Interrupt vector numbers</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#ga5f3656e2a154b64aa378a2f3856c3a8d">  100</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d">  101</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d">INT_Initial_Stack_Pointer</a>    = 0,                </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f">  102</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f">INT_Initial_Program_Counter</a>  = 1,                </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08">  103</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08">INT_NMI</a>                      = 2,                </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354">  104</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354">INT_Hard_Fault</a>               = 3,                </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da31162f6d7e4a5315ebf60004e4f32ac5">  105</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da31162f6d7e4a5315ebf60004e4f32ac5">INT_Mem_Manage_Fault</a>         = 4,                </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da660325666cf3ee1715e40e6f58043d38">  106</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da660325666cf3ee1715e40e6f58043d38">INT_Bus_Fault</a>                = 5,                </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0d9a9fe9cc8ea8d5831cb1c1e11b88a8">  107</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0d9a9fe9cc8ea8d5831cb1c1e11b88a8">INT_Usage_Fault</a>              = 6,                </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af">  108</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af">INT_Reserved7</a>                = 7,                </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd">  109</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd">INT_Reserved8</a>                = 8,                </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4">  110</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4">INT_Reserved9</a>                = 9,                </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a">  111</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a">INT_Reserved10</a>               = 10,               </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534">  112</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534">INT_SVCall</a>                   = 11,               </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da76b81de9b37ba4741def01fde97047b2">  113</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da76b81de9b37ba4741def01fde97047b2">INT_DebugMonitor</a>             = 12,               </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47">  114</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47">INT_Reserved13</a>               = 13,               </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1">  115</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1">INT_PendableSrvReq</a>           = 14,               </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d">  116</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d">INT_SysTick</a>                  = 15,               </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da87253002326221cd52e93cc0b343b52f">  117</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da87253002326221cd52e93cc0b343b52f">INT_DMA0</a>                     = 16,               </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10abe858b1175f4b0627f6235031c93e">  118</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10abe858b1175f4b0627f6235031c93e">INT_DMA1</a>                     = 17,               </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10b3a94be043af5cc0da43d7fc1acaa9">  119</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10b3a94be043af5cc0da43d7fc1acaa9">INT_DMA2</a>                     = 18,               </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da606f11e6168d731627c64643bc513fea">  120</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da606f11e6168d731627c64643bc513fea">INT_DMA3</a>                     = 19,               </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da62f21795d4a111be83953b928bf7ed96">  121</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da62f21795d4a111be83953b928bf7ed96">INT_DMA4</a>                     = 20,               </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7911e30441fc4720675ea362af94361d">  122</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7911e30441fc4720675ea362af94361d">INT_DMA5</a>                     = 21,               </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da45d5a8be34583dd7a88e51e9e5a150e1">  123</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da45d5a8be34583dd7a88e51e9e5a150e1">INT_DMA6</a>                     = 22,               </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1af9831613abf2259c3ad1d12c592161">  124</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1af9831613abf2259c3ad1d12c592161">INT_DMA7</a>                     = 23,               </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da918d1243132ab6fd0b6d5a2a08f0a6d5">  125</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da918d1243132ab6fd0b6d5a2a08f0a6d5">INT_DMA8</a>                     = 24,               </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da62bd7029d1fb37e21ef59fd024abca27">  126</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da62bd7029d1fb37e21ef59fd024abca27">INT_DMA9</a>                     = 25,               </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da54f8d7157c7cabd6af83af6293eff1d3">  127</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da54f8d7157c7cabd6af83af6293eff1d3">INT_DMA10</a>                    = 26,               </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da65aa68543072b516777aaca0bf7d4145">  128</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da65aa68543072b516777aaca0bf7d4145">INT_DMA11</a>                    = 27,               </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae4f1fc4209269c2c888efad8ab75d702">  129</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae4f1fc4209269c2c888efad8ab75d702">INT_DMA12</a>                    = 28,               </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae2930b6e2f30ef1dbdaf9a3a39d0c9a3">  130</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae2930b6e2f30ef1dbdaf9a3a39d0c9a3">INT_DMA13</a>                    = 29,               </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e6407605112ae58195104687b2f9cbf">  131</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e6407605112ae58195104687b2f9cbf">INT_DMA14</a>                    = 30,               </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb677e349d8787fa6f1a93805991fb09">  132</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb677e349d8787fa6f1a93805991fb09">INT_DMA15</a>                    = 31,               </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa8efc63b005ab6816e2b5457fa42244d">  133</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa8efc63b005ab6816e2b5457fa42244d">INT_DMA_Error</a>                = 32,               </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2850d5453e0a07c821491d2c73f7c00e">  134</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2850d5453e0a07c821491d2c73f7c00e">INT_MCM</a>                      = 33,               </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da24d5806f2d86f59d10f28ed99de3ab38">  135</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da24d5806f2d86f59d10f28ed99de3ab38">INT_FTFL</a>                     = 34,               </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf1de1ddb42686ad1323fafe96c1af965">  136</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf1de1ddb42686ad1323fafe96c1af965">INT_Read_Collision</a>           = 35,               </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3">  137</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3">INT_LVD_LVW</a>                  = 36,               </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf3c6eb39758cc9214d044209ad7c023c">  138</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf3c6eb39758cc9214d044209ad7c023c">INT_LLW</a>                      = 37,               </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7b22028bd7f718d406acc36d36f1f761">  139</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7b22028bd7f718d406acc36d36f1f761">INT_Watchdog</a>                 = 38,               </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da9c073c2aa6112c4d99171ea097fef028">  140</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da9c073c2aa6112c4d99171ea097fef028">INT_Reserved39</a>               = 39,               </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc">  141</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc">INT_I2C0</a>                     = 40,               </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89">  142</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89">INT_I2C1</a>                     = 41,               </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef">  143</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef">INT_SPI0</a>                     = 42,               </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f">  144</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f">INT_SPI1</a>                     = 43,               </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da583a0ed6cb60e1073bb5cabfe6b08ea7">  145</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da583a0ed6cb60e1073bb5cabfe6b08ea7">INT_SPI2</a>                     = 44,               </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daccd9336d12274f58edfb4b96f03d7f11">  146</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daccd9336d12274f58edfb4b96f03d7f11">INT_CAN0_ORed_Message_buffer</a> = 45,               </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da589090a03985303baa506b414592a489">  147</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da589090a03985303baa506b414592a489">INT_CAN0_Bus_Off</a>             = 46,               </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da774cac64805f508085fe8892dc9f99bd">  148</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da774cac64805f508085fe8892dc9f99bd">INT_CAN0_Error</a>               = 47,               </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa718be6f01474617d86d5e1a2899ef16">  149</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa718be6f01474617d86d5e1a2899ef16">INT_CAN0_Tx_Warning</a>          = 48,               </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5654ef7f0e64182c645fdd5b7acfaa43">  150</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5654ef7f0e64182c645fdd5b7acfaa43">INT_CAN0_Rx_Warning</a>          = 49,               </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da943116757858206ac76d4ea8d6097d2a">  151</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da943116757858206ac76d4ea8d6097d2a">INT_CAN0_Wake_Up</a>             = 50,               </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da973a9c0003811dd1b306d5757e1debce">  152</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da973a9c0003811dd1b306d5757e1debce">INT_Reserved51</a>               = 51,               </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85daaa58e4d5df08c5f06337aa7d1f0a">  153</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85daaa58e4d5df08c5f06337aa7d1f0a">INT_Reserved52</a>               = 52,               </div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da70fcc1af46a5ebf920a8367ed73a114c">  154</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da70fcc1af46a5ebf920a8367ed73a114c">INT_CAN1_ORed_Message_buffer</a> = 53,               </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e5fc14ae3766cca25d9723efdfaadc5">  155</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e5fc14ae3766cca25d9723efdfaadc5">INT_CAN1_Bus_Off</a>             = 54,               </div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69f4bda0deedc78068b4cddf10f1915f">  156</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69f4bda0deedc78068b4cddf10f1915f">INT_CAN1_Error</a>               = 55,               </div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb5e21849670e01ffd73b19b5b8f31f3">  157</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb5e21849670e01ffd73b19b5b8f31f3">INT_CAN1_Tx_Warning</a>          = 56,               </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabbf48175ee926eb0c03a51935a5e7c1a">  158</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabbf48175ee926eb0c03a51935a5e7c1a">INT_CAN1_Rx_Warning</a>          = 57,               </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daaab1f5790ca1ac94d0eeed1c77a75e70">  159</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daaab1f5790ca1ac94d0eeed1c77a75e70">INT_CAN1_Wake_Up</a>             = 58,               </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da04a2477a8b884912d2a47952581231f7">  160</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da04a2477a8b884912d2a47952581231f7">INT_Reserved59</a>               = 59,               </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6f3cb252c05a141c1e478f50cfe170f6">  161</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6f3cb252c05a141c1e478f50cfe170f6">INT_Reserved60</a>               = 60,               </div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da68f62d487beb3484a0df96f3debd80e4">  162</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da68f62d487beb3484a0df96f3debd80e4">INT_UART0_RX_TX</a>              = 61,               </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da8ff209ed9deb3bc293a1ba6977907e86">  163</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da8ff209ed9deb3bc293a1ba6977907e86">INT_UART0_ERR</a>                = 62,               </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab356b54906334923b8bf15c65d7e9b2d">  164</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab356b54906334923b8bf15c65d7e9b2d">INT_UART1_RX_TX</a>              = 63,               </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac6f3c6fd1fbed8abd490e6fe2a70475e">  165</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac6f3c6fd1fbed8abd490e6fe2a70475e">INT_UART1_ERR</a>                = 64,               </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da37b3eefcf8c824797e677b3afd1ec55a">  166</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da37b3eefcf8c824797e677b3afd1ec55a">INT_UART2_RX_TX</a>              = 65,               </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da54dba6997296e060b2cc000ab8e00a19">  167</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da54dba6997296e060b2cc000ab8e00a19">INT_UART2_ERR</a>                = 66,               </div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad5fd70f882bc7291fe67890047d9aa51">  168</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad5fd70f882bc7291fe67890047d9aa51">INT_UART3_RX_TX</a>              = 67,               </div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85ad0f9a1ced0f06590ea4f679caaa5e">  169</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85ad0f9a1ced0f06590ea4f679caaa5e">INT_UART3_ERR</a>                = 68,               </div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daee06714cdfa6d745e98ba550d517e6c9">  170</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daee06714cdfa6d745e98ba550d517e6c9">INT_UART4_RX_TX</a>              = 69,               </div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da09b54c5f97b5d518004f7be36de5eee1">  171</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da09b54c5f97b5d518004f7be36de5eee1">INT_UART4_ERR</a>                = 70,               </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac55840ac2925ecc6b5867656c448b321">  172</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac55840ac2925ecc6b5867656c448b321">INT_UART5_RX_TX</a>              = 71,               </div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad3c89bb1ae63ca9bbb50ef60fc7d3f4d">  173</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad3c89bb1ae63ca9bbb50ef60fc7d3f4d">INT_UART5_ERR</a>                = 72,               </div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b">  174</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b">INT_ADC0</a>                     = 73,               </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dacb91d473f29c446dc92b3f6f9a374c92">  175</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dacb91d473f29c446dc92b3f6f9a374c92">INT_ADC1</a>                     = 74,               </div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6">  176</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6">INT_CMP0</a>                     = 75,               </div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc7e6f7d77d02602bad47b433d84ac1c">  177</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc7e6f7d77d02602bad47b433d84ac1c">INT_CMP1</a>                     = 76,               </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da77234e5468594dbab85701348b229763">  178</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da77234e5468594dbab85701348b229763">INT_CMP2</a>                     = 77,               </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadca977f9de604fefac20905d8b0353a8">  179</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadca977f9de604fefac20905d8b0353a8">INT_FTM0</a>                     = 78,               </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da157bf119df4c437c105774dc0513ef8b">  180</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da157bf119df4c437c105774dc0513ef8b">INT_FTM1</a>                     = 79,               </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1cd1278a1228817c6b250550ff762a68">  181</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1cd1278a1228817c6b250550ff762a68">INT_FTM2</a>                     = 80,               </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0bfc174dcb3d09bd307ef980a5fea54e">  182</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0bfc174dcb3d09bd307ef980a5fea54e">INT_CMT</a>                      = 81,               </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44">  183</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44">INT_RTC</a>                      = 82,               </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa9547ece9489fcb3df96f50338c5437f">  184</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa9547ece9489fcb3df96f50338c5437f">INT_Reserved83</a>               = 83,               </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1f862a8820c6dd0392fbd83450992fcc">  185</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1f862a8820c6dd0392fbd83450992fcc">INT_PIT0</a>                     = 84,               </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da36315a29a137b8d8aed744f62f3548e3">  186</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da36315a29a137b8d8aed744f62f3548e3">INT_PIT1</a>                     = 85,               </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daffdda8273dd01e6a55fba214255d0342">  187</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daffdda8273dd01e6a55fba214255d0342">INT_PIT2</a>                     = 86,               </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10a3678f7c931be2c0604e800bc36bec">  188</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10a3678f7c931be2c0604e800bc36bec">INT_PIT3</a>                     = 87,               </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86be76d03acb45ff969236b042796eae">  189</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86be76d03acb45ff969236b042796eae">INT_PDB0</a>                     = 88,               </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51">  190</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51">INT_USB0</a>                     = 89,               </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da931869901bde763adf9e822b4c2e01c2">  191</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da931869901bde763adf9e822b4c2e01c2">INT_USBDCD</a>                   = 90,               </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2dfc6f767fd7afd2ebc0af9d46010763">  192</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2dfc6f767fd7afd2ebc0af9d46010763">INT_Reserved91</a>               = 91,               </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da008ffcd341b9f8d05f3ac50759587ada">  193</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da008ffcd341b9f8d05f3ac50759587ada">INT_Reserved92</a>               = 92,               </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0a7fec0fd054de2b196ec8b709723138">  194</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0a7fec0fd054de2b196ec8b709723138">INT_Reserved93</a>               = 93,               </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4558645eea3464bb0be4a2ba1cd69dbf">  195</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4558645eea3464bb0be4a2ba1cd69dbf">INT_Reserved94</a>               = 94,               </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da52f3908f99d721dd11295c819120057e">  196</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da52f3908f99d721dd11295c819120057e">INT_I2S0</a>                     = 95,               </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daec90b420c5bf9b50edb40696f7320205">  197</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daec90b420c5bf9b50edb40696f7320205">INT_SDHC</a>                     = 96,               </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a">  198</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a">INT_DAC0</a>                     = 97,               </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da740734ae0bf157c59a19d3ea05947833">  199</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da740734ae0bf157c59a19d3ea05947833">INT_DAC1</a>                     = 98,               </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59">  200</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59">INT_TSI0</a>                     = 99,               </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd">  201</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd">INT_MCG</a>                      = 100,              </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadd26a45163ca4737e385aa8aa926a5cc">  202</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadd26a45163ca4737e385aa8aa926a5cc">INT_LPTimer</a>                  = 101,              </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da850301ff44d77bfa063122179da176cd">  203</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da850301ff44d77bfa063122179da176cd">INT_Reserved102</a>              = 102,              </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a">  204</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a">INT_PORTA</a>                    = 103,              </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4c6ff8c0214fa9baef175ac04842ad63">  205</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4c6ff8c0214fa9baef175ac04842ad63">INT_PORTB</a>                    = 104,              </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da823260ec643a195b957b0dc9ddf45705">  206</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da823260ec643a195b957b0dc9ddf45705">INT_PORTC</a>                    = 105,              </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e">  207</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e">INT_PORTD</a>                    = 106,              </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da49b28d6d845f1004840e5db8cb011ac4">  208</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da49b28d6d845f1004840e5db8cb011ac4">INT_PORTE</a>                    = 107,              </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5cfaa7f05f7e0a6192b0c255ec58ea2b">  209</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5cfaa7f05f7e0a6192b0c255ec58ea2b">INT_Reserved108</a>              = 108,              </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1aa903e98ca1495852c2910da20d4553">  210</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1aa903e98ca1495852c2910da20d4553">INT_Reserved109</a>              = 109,              </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da599551918a1c11cb0a07078c030135e9">  211</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da599551918a1c11cb0a07078c030135e9">INT_Reserved110</a>              = 110,              </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab4a32afa4831f08cd3f41bf17360a685">  212</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab4a32afa4831f08cd3f41bf17360a685">INT_Reserved111</a>              = 111,              </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4c58490651ab6c9265f7eadb3a921331">  213</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4c58490651ab6c9265f7eadb3a921331">INT_Reserved112</a>              = 112,              </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da312937c5ee1173b1655cca814c254449">  214</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da312937c5ee1173b1655cca814c254449">INT_Reserved113</a>              = 113,              </div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa74e03841c82de001200437b6c56897f">  215</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa74e03841c82de001200437b6c56897f">INT_Reserved114</a>              = 114,              </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86d2daf0a83f47905aec20b38d9bec9c">  216</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86d2daf0a83f47905aec20b38d9bec9c">INT_Reserved115</a>              = 115,              </div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daefd5b3ac22c9d27bf0a12236715ef236">  217</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daefd5b3ac22c9d27bf0a12236715ef236">INT_Reserved116</a>              = 116,              </div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da8eee96d711146e3df46960a0dd572a50">  218</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da8eee96d711146e3df46960a0dd572a50">INT_Reserved117</a>              = 117,              </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da481831d431f329cabbe9a4cb551607cb">  219</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da481831d431f329cabbe9a4cb551607cb">INT_Reserved118</a>              = 118,              </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da50834bcd00063726258ab689d7d102b1">  220</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da50834bcd00063726258ab689d7d102b1">INT_Reserved119</a>              = 119               </div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;} <a class="code" href="group___interrupt__vector__numbers.html#ga5f3656e2a154b64aa378a2f3856c3a8d">IRQInterruptIndex</a>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">   -- Peripheral type defines</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#if defined(__CWCC__)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">  #pragma cpp_extensions on</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">   -- ADC</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_a_d_c___mem_map.html">ADC_MemMap</a> {</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#a9d2909674291dea7de54b9e641c2a51c">SC1</a>[2];                                 </div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#a2320de82d9559e930bc71650b02993b7">CFG1</a>;                                   </div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#aa39dedc8da290763fa121dc4c99dc5a4">CFG2</a>;                                   </div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#adc5637a6af56fc44650bf216491659fc">R</a>[2];                                   </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#af687bec25a698b31731350c05cd5ba05">CV1</a>;                                    </div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#acf6745fccc765451358e179f7131e645">CV2</a>;                                    </div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#ad7caff2bf5e2dfb2159d174af24dc693">SC2</a>;                                    </div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#a68295218c104f78bc2b11f04c06ce55e">SC3</a>;                                    </div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#a89e51c569b4a0e4298bc4524afabb594">OFS</a>;                                    </div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#aa63b6cd61d17dda7d69bdc02c7f5204a">PG</a>;                                     </div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#ae615bad0b39c73a03fdebeb83f4beb91">MG</a>;                                     </div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#a33d6e852c48cf68ba5b7db5f96e284f8">CLPD</a>;                                   </div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#a6c8a55400c2b32d7018d37b23a6f3ec1">CLPS</a>;                                   </div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#ac5abb63ee92fd5bef99367385b258b20">CLP4</a>;                                   </div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#a6c77f6b67fa1eccf3549bcf27933f5e7">CLP3</a>;                                   </div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#aac028a79faac6929bebb1b677b2fbf8b">CLP2</a>;                                   </div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#ae99b44e06b93a2b62451162abe0aae92">CLP1</a>;                                   </div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#a936082703bd7b18447b8edeeaa3c0c4f">CLP0</a>;                                   </div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#a3c43d657acb03daee1a6abbb58206a56">PGA</a>;                                    </div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#ad78aef04412250c47f943c007ad2eed2">CLMD</a>;                                   </div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#ad4519a320afe549d5b275b534be9bc39">CLMS</a>;                                   </div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#a7b8d8ae0f052a3824d3b34dffdf471e0">CLM4</a>;                                   </div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#a326c171566746f11f9b808930253df85">CLM3</a>;                                   </div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#a2794a4dac3b6ec18535eeae7c7e2d4e3">CLM2</a>;                                   </div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#a6c07d3719b54b23926239b53919f36d2">CLM1</a>;                                   </div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_d_c___mem_map.html#a1b8eeb87fa8308fe93200b6e82985c25">CLM0</a>;                                   </div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___a_d_c___peripheral.html#ga1673c677bf7c0ca339c8563e06de75fa">ADC_MemMapPtr</a>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/* ADC - Register accessors */</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga222b4f9dbc62d3e7cdc7fab81d736b1f">  303</a></span>&#160;<span class="preprocessor">#define ADC_SC1_REG(base,index)                  ((base)-&gt;SC1[index])</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga1d379c53bd79f7568c89802f14ae147a">  304</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_REG(base)                       ((base)-&gt;CFG1)</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga95c3a7cebd9170a6d22b0176e8167899">  305</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_REG(base)                       ((base)-&gt;CFG2)</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaa73e4be773e5276ec891d3ae1cfd7944">  306</a></span>&#160;<span class="preprocessor">#define ADC_R_REG(base,index)                    ((base)-&gt;R[index])</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaf1a44ade9e2d74c7a84112c805324a85">  307</a></span>&#160;<span class="preprocessor">#define ADC_CV1_REG(base)                        ((base)-&gt;CV1)</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga9f977af3e7e4f2a9840761e0b789edfa">  308</a></span>&#160;<span class="preprocessor">#define ADC_CV2_REG(base)                        ((base)-&gt;CV2)</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga59320fe45b43cd7adf0432961b7fd878">  309</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REG(base)                        ((base)-&gt;SC2)</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga3ad2d8654c9403859753d71eb1ff0f6e">  310</a></span>&#160;<span class="preprocessor">#define ADC_SC3_REG(base)                        ((base)-&gt;SC3)</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga4b4fbf29b89f142f123aed9b97f55266">  311</a></span>&#160;<span class="preprocessor">#define ADC_OFS_REG(base)                        ((base)-&gt;OFS)</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga4d97338d7454f7bdaf0b5167c29729c3">  312</a></span>&#160;<span class="preprocessor">#define ADC_PG_REG(base)                         ((base)-&gt;PG)</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga92ad06b46539182e739c15a332939dbd">  313</a></span>&#160;<span class="preprocessor">#define ADC_MG_REG(base)                         ((base)-&gt;MG)</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gabae1662b235397e7a388ff36e00f732e">  314</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_REG(base)                       ((base)-&gt;CLPD)</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga482119bbb8a6c40285b6999d6a88d76a">  315</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_REG(base)                       ((base)-&gt;CLPS)</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga2722b8710cc4793af32d1ca062749691">  316</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_REG(base)                       ((base)-&gt;CLP4)</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gad3369cf8ea89b61e025a00e28e48d878">  317</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_REG(base)                       ((base)-&gt;CLP3)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaf76097bf0d35aba4eb24772209ca9088">  318</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_REG(base)                       ((base)-&gt;CLP2)</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga17d3db4a239c595d8d2ec4fa8b064106">  319</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_REG(base)                       ((base)-&gt;CLP1)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gafd619a5a2718979bc59f90085ac98c17">  320</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_REG(base)                       ((base)-&gt;CLP0)</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga7e77b8e64203db15c157e72b2b4285ee">  321</a></span>&#160;<span class="preprocessor">#define ADC_PGA_REG(base)                        ((base)-&gt;PGA)</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga42b9eb64ac35d5b5dafcdf46cdaa5da6">  322</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_REG(base)                       ((base)-&gt;CLMD)</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaebae30a3ca641d11bf4827c16cf97f40">  323</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_REG(base)                       ((base)-&gt;CLMS)</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga9c3a854d793a88e2311f1f03b687e3e0">  324</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_REG(base)                       ((base)-&gt;CLM4)</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga97002f7666f0790f47fc6bd12a083246">  325</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_REG(base)                       ((base)-&gt;CLM3)</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga46547eb78fef1573713d39b1d8c578d5">  326</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_REG(base)                       ((base)-&gt;CLM2)</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gac5ca17b6333853551a5367159766f482">  327</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_REG(base)                       ((base)-&gt;CLM1)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga8d8e7a000934e8d6f37a0e6f8175de9e">  328</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_REG(base)                       ((base)-&gt;CLM0)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">   -- ADC Register Masks</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7450ced3c2b2df20023c2152f1470640">  345</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x1Fu</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2ba46d5132224f2920c1881e2c1b6fe">  346</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga84ca57710a5589aed16fdd78629a1105">  347</a></span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gadc514fb491cf08eb3fb0f27298388645">  348</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_MASK                        0x20u</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1385c936a9440856068dcb917ed9c658">  349</a></span>&#160;<span class="preprocessor">#define ADC_SC1_DIFF_SHIFT                       5</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa698d898e077003de10a42184de8f124">  350</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf2cde8fb207dd348e6313d6d0a5b3761">  351</a></span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga698a3a178a5b412febc8c0cc849e8896">  352</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad708b138ec734a371a20a990f0c9a27f">  353</a></span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga849c3ef9995df85776d7d739475cfdd0">  355</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga889634c9b4122a2d39f3a986688a1662">  356</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaac48d0b77fd1d5056c29cee81565798c">  357</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad484c90743265c228af52bf695aaec83">  358</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0dc0ce86ab632e5fa2344da9f8617f64">  359</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad41333101d9de382b4bc5f0a402073c1">  360</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3f96490246c5bef5f9ccede781423b22">  361</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     0x10u</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab2cd2b0ee8a3e6c0e3710e5477ba4f25">  362</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    4</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaffbe8246d864b7889a3ce04b94e6d948">  363</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gacbe42773bc1f15c2870c2422c89bfe67">  364</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa362fe571350f53f76404664a1643079">  365</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga308bdf4f339315924bd36b1f2aa3d254">  366</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      0x80u</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga15e7cf514347ab7f32e2104b1776704e">  367</a></span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     7</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga99f0b4983922eca1e6ed86d053fe41db">  369</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     0x3u</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8d39dceb9fa2550294f0623cc1fbc3f3">  370</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    0</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaad22846dfbf62cd4933f59beb3d37a63">  371</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADLSTS_SHIFT))&amp;ADC_CFG2_ADLSTS_MASK)</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga73cb928c5cacb18e02a3f0d67dcf1e6f">  372</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      0x4u</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga447389268d77124eb2012fd98bfe07ce">  373</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     2</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1158034a83b78e238c3f8ca481ab9b27">  374</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    0x8u</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad009e6fe93b9f44fb0f79cd479d8bb1a">  375</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   3</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5c50199c9b27cb92554a647909c6338a">  376</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     0x10u</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3d74b5bda99558af8b4f0e986ef7ea9b">  377</a></span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    4</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/* R Bit Fields */</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7dadc81f58826b303fb83918820cd177">  379</a></span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFFu</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e2365e522772584a5ee2dd6a8b0987a">  380</a></span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac290b62bcc12e9558deed30ee02b3208">  381</a></span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* CV1 Bit Fields */</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad67c3b5f385cd9b26be8257134e1e3cf">  383</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1925520ab1dd2eb81e0e4505af905c13">  384</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV_SHIFT                         0</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9bf037e1e55f3cda8a60192a483df312">  385</a></span>&#160;<span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV1_CV_SHIFT))&amp;ADC_CV1_CV_MASK)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/* CV2 Bit Fields */</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab61d022e3c8d84d77f2895a91c049023">  387</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5ecccc775bd06291531df6e989024d38">  388</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV_SHIFT                         0</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0fb4a2da1223e4604f4007e6b0ad5873">  389</a></span>&#160;<span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV2_CV_SHIFT))&amp;ADC_CV2_CV_MASK)</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa821d1e2e4575c757e9446da61b2230a">  391</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaab9b293eb54de2d9d246766002e44556">  392</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab917ad82f292ba65ae5b3fddb400bd70">  393</a></span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga50fc5fed4844c3ceb8da9b595029da11">  394</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga5554f538c0c6d7b3e2dfa502fdfed488">  395</a></span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25f7f0c6a6513cbfbd4684513b373f9c">  396</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga34954b7e5cb86e290b281e2f97b63187">  397</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf61a6fdf74bec8c24415e590dc98b572">  398</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa27da559ff9959f248db75fbb95dae6b">  399</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gace8c45960f30bb960fd14d268b7eafde">  400</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga195dec335492d561b06a4cc443bae019">  401</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga25669c020c8970b55cd619752bdc84d2">  402</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaaf095f7499b92bc748f7fa7c0aaa8bc1">  403</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad053a37ef205c8611605d1dc4e89bf8d">  404</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0e05ad49280a025a87a91279caaf7403">  405</a></span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga677b69b096f22ecc80fff1a789d3c48d">  407</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad00e65ae5553df8fbeef6430a61d2f74">  408</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8262f4d59481660caf360cdb5739d30f">  409</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafcb3a8cfe1a126545673ddcf733b74da">  410</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga56d9621785ea853cf450f1b06d15e1d5">  411</a></span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9054cd805b818a928ca4309c717466db">  412</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8e5f5e3a1378880d2a03d1662f39c308">  413</a></span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga3a706436447b6113727826e303c3fbe6">  414</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_MASK                        0x40u</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9fd60a35fc4c15b563078ecbd3eaa449">  415</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       6</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0ec589c9101684eeac4af85452ed3673">  416</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga808101f85e6ceff194c212faacf4bd9d">  417</a></span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1532ae43eb63d6c071f531cca89fdb68">  419</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga86de5d25a5433db6e96700e2d000ad07">  420</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga05a86dc2179bf28986dac6c3b8f2ad86">  421</a></span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/* PG Bit Fields */</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga0619279d8dcf43af1fda9f27090ae51b">  423</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga014623fb35c473d12ff7fc64c3e8cfe3">  424</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG_SHIFT                          0</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaee91977cfc6901ece0f38f9129a6bb8d">  425</a></span>&#160;<span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PG_PG_SHIFT))&amp;ADC_PG_PG_MASK)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/* MG Bit Fields */</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9f415258af1bad0159dd605efccd043b">  427</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4b2717da089f0de5bd41ef91001b7cfe">  428</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG_SHIFT                          0</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac6b5db2e032965ca7bf626469aaeb8c3">  429</a></span>&#160;<span class="preprocessor">#define ADC_MG_MG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_MG_MG_SHIFT))&amp;ADC_MG_MG_MASK)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* CLPD Bit Fields */</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaae8d6090ede9d73497ae3e0b4fa2c6cd">  431</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       0x3Fu</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga14a354b0de262fc93f30472e99bbe9bc">  432</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      0</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa6303d44f58e5fdb2c1211b5afdd9dd4">  433</a></span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPD_CLPD_SHIFT))&amp;ADC_CLPD_CLPD_MASK)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaccedf61066feb0b1c6d6bd7794d2a79c">  435</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x3Fu</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga94f5e6c337622e8c4b8d03201e1c2d11">  436</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga41a46959a24ace39179d4305e102e44d">  437</a></span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* CLP4 Bit Fields */</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga877d163ca4067627ebb29125d75eb757">  439</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       0x3FFu</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaee16600c1dd7fefead073d24320818a4">  440</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      0</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaef5329e23db1d575dba2a4178dcb5625">  441</a></span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP4_CLP4_SHIFT))&amp;ADC_CLP4_CLP4_MASK)</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaeae73e0daf3e9a9174024850a719768d">  443</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x1FFu</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9eef257b72d4181481aa5e3bf0a85732">  444</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga73644af55f7d12673bbb70d8fc743a9d">  445</a></span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2d10a369ac0c13f4ee3535e9f45a5d17">  447</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0xFFu</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga071963a7a6ff4f1b72c79c66aee09043">  448</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gac6511aa3238e7d5eb858c3dfbd0068b5">  449</a></span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga597fddbb6d859ea54a49dd4a1eea72fb">  451</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x7Fu</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gab34e145666bb569d17f381665d6f5156">  452</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga214e6735f8151ad43f51f86364386036">  453</a></span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga7a8099e7e4fcb450308767ab0df8e458">  455</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0x3Fu</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gad3035c445e10948c653ac0a028008109">  456</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4474d62a7ce00adb7467954027539676">  457</a></span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/* PGA Bit Fields */</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga55a340c6fac33dc33fa72db68c8a6576">  459</a></span>&#160;<span class="preprocessor">#define ADC_PGA_PGAG_MASK                        0xF0000u</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaa0979a2ccd896d245b77f053076cf2c6">  460</a></span>&#160;<span class="preprocessor">#define ADC_PGA_PGAG_SHIFT                       16</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga1d4942de079b809f824f89c6b3ac2be1">  461</a></span>&#160;<span class="preprocessor">#define ADC_PGA_PGAG(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PGA_PGAG_SHIFT))&amp;ADC_PGA_PGAG_MASK)</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga43041669f7d4bc8d046ed58fd9074e2b">  462</a></span>&#160;<span class="preprocessor">#define ADC_PGA_PGAEN_MASK                       0x800000u</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaef8ffbfc9f36f616ad9e05418c5fa5bd">  463</a></span>&#160;<span class="preprocessor">#define ADC_PGA_PGAEN_SHIFT                      23</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* CLMD Bit Fields */</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga45c4117ad9fba213c3d338cf6280cb75">  465</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_MASK                       0x3Fu</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga872bf108b50c6dd439ddc1294f104fe5">  466</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD_SHIFT                      0</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gada01491a34a2a912a7cdbccac2134da4">  467</a></span>&#160;<span class="preprocessor">#define ADC_CLMD_CLMD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMD_CLMD_SHIFT))&amp;ADC_CLMD_CLMD_MASK)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* CLMS Bit Fields */</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga108adc09b24001dddfd498e14213fea6">  469</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_MASK                       0x3Fu</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gabe0e92adb89c86d0523958a947288808">  470</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS_SHIFT                      0</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga08f7411075a5d5ba22c96f5f9027f580">  471</a></span>&#160;<span class="preprocessor">#define ADC_CLMS_CLMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLMS_CLMS_SHIFT))&amp;ADC_CLMS_CLMS_MASK)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/* CLM4 Bit Fields */</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9f8f5b63268c5b87f04ee884579a385b">  473</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_MASK                       0x3FFu</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gafa9121fc54ce9386fdc4c1d05f45d0de">  474</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4_SHIFT                      0</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga8fe6607d44a572792ff6df0b119716ae">  475</a></span>&#160;<span class="preprocessor">#define ADC_CLM4_CLM4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM4_CLM4_SHIFT))&amp;ADC_CLM4_CLM4_MASK)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* CLM3 Bit Fields */</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga546b5a27d980deed324add231c050a6f">  477</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_MASK                       0x1FFu</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga9bdd0a97bea9576ea5c9eccd54c08940">  478</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3_SHIFT                      0</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga804fa8f0631204819dad8ccb2e32acea">  479</a></span>&#160;<span class="preprocessor">#define ADC_CLM3_CLM3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM3_CLM3_SHIFT))&amp;ADC_CLM3_CLM3_MASK)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/* CLM2 Bit Fields */</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga815d6f1bf2d38384c8fd0dd4f07f7a08">  481</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_MASK                       0xFFu</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga945ed262c088eecda09d679df33ab193">  482</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2_SHIFT                      0</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf9fff8bc3bc10df6ad470c1440f527d0">  483</a></span>&#160;<span class="preprocessor">#define ADC_CLM2_CLM2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM2_CLM2_SHIFT))&amp;ADC_CLM2_CLM2_MASK)</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">/* CLM1 Bit Fields */</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf576a4eb27b1478ea37a1b35bf6b869f">  485</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_MASK                       0x7Fu</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gae83765be6a54aab249c89a0f47afb023">  486</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1_SHIFT                      0</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga4330bea003d35f36729b166bef5468c6">  487</a></span>&#160;<span class="preprocessor">#define ADC_CLM1_CLM1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM1_CLM1_SHIFT))&amp;ADC_CLM1_CLM1_MASK)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/* CLM0 Bit Fields */</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#ga2f9f36fb3b4eceab2198582865dc5b14">  489</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_MASK                       0x3Fu</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaf5a5fd710a47f83c5ee3fd083f430a66">  490</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0_SHIFT                      0</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___a_d_c___register___masks.html#gaec2ba4c82cc108145d5e6263fbc44bc1">  491</a></span>&#160;<span class="preprocessor">#define ADC_CLM0_CLM0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLM0_CLM0_SHIFT))&amp;ADC_CLM0_CLM0_MASK)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral.html#ga6cec2f227a3a37a9fccaa830740f1f5e">  500</a></span>&#160;<span class="preprocessor">#define ADC0_BASE_PTR                            ((ADC_MemMapPtr)0x4003B000u)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral.html#ga7fb56938ede79eea2065c4294db3b2d3">  502</a></span>&#160;<span class="preprocessor">#define ADC1_BASE_PTR                            ((ADC_MemMapPtr)0x400BB000u)</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/* ADC - Register instance definitions */</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/* ADC0 */</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga4ec61cea717b410cadc80c71f4c81664">  516</a></span>&#160;<span class="preprocessor">#define ADC0_SC1A                                ADC_SC1_REG(ADC0_BASE_PTR,0)</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga9a83b6b66f4db147b1c3f952e62b57d5">  517</a></span>&#160;<span class="preprocessor">#define ADC0_SC1B                                ADC_SC1_REG(ADC0_BASE_PTR,1)</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga74e7b7426570c776cdb8a83a9a20c654">  518</a></span>&#160;<span class="preprocessor">#define ADC0_CFG1                                ADC_CFG1_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaf8d364b043484d65f099b0cdbe4a680c">  519</a></span>&#160;<span class="preprocessor">#define ADC0_CFG2                                ADC_CFG2_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga75de47a15ded5bfdd1e17fb6a2b430d5">  520</a></span>&#160;<span class="preprocessor">#define ADC0_RA                                  ADC_R_REG(ADC0_BASE_PTR,0)</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga706ac593b7c7142418e9aaecf7484a6b">  521</a></span>&#160;<span class="preprocessor">#define ADC0_RB                                  ADC_R_REG(ADC0_BASE_PTR,1)</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga81c4f6279bc8781a0708eab12b457951">  522</a></span>&#160;<span class="preprocessor">#define ADC0_CV1                                 ADC_CV1_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga6625abe45d9bef5adac93e647cd034c3">  523</a></span>&#160;<span class="preprocessor">#define ADC0_CV2                                 ADC_CV2_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaecf9cc86d430a0b004e90ad7baec3fd2">  524</a></span>&#160;<span class="preprocessor">#define ADC0_SC2                                 ADC_SC2_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga616f246beb053dd75afc845afb200c4c">  525</a></span>&#160;<span class="preprocessor">#define ADC0_SC3                                 ADC_SC3_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gafc3e937b7e7ee72630397b81944464b5">  526</a></span>&#160;<span class="preprocessor">#define ADC0_OFS                                 ADC_OFS_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga339951b4f192bd4558b3ddfb0af8fefb">  527</a></span>&#160;<span class="preprocessor">#define ADC0_PG                                  ADC_PG_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gac3baf0b5cfa0509588527436dc8bf209">  528</a></span>&#160;<span class="preprocessor">#define ADC0_MG                                  ADC_MG_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gab632df3a0ec8f731cff8ee39174e976b">  529</a></span>&#160;<span class="preprocessor">#define ADC0_CLPD                                ADC_CLPD_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga5e1e88c6b25c34d7626db9bc893083dd">  530</a></span>&#160;<span class="preprocessor">#define ADC0_CLPS                                ADC_CLPS_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaebf9186fcab82ec589ef815feca0d9ce">  531</a></span>&#160;<span class="preprocessor">#define ADC0_CLP4                                ADC_CLP4_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga9c397728a3092a91ad6e5d10fa9b0045">  532</a></span>&#160;<span class="preprocessor">#define ADC0_CLP3                                ADC_CLP3_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga84f69d1204a22d5a268f85f7abc868a6">  533</a></span>&#160;<span class="preprocessor">#define ADC0_CLP2                                ADC_CLP2_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga23fa57b7d59c8d65105cc7aa21211e61">  534</a></span>&#160;<span class="preprocessor">#define ADC0_CLP1                                ADC_CLP1_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gacdea99a21d7b9ba8c7427a2ed091c996">  535</a></span>&#160;<span class="preprocessor">#define ADC0_CLP0                                ADC_CLP0_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gab2bb602430cbc7596438b356e9f07d87">  536</a></span>&#160;<span class="preprocessor">#define ADC0_PGA                                 ADC_PGA_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga04373c1fa23b3960ac862b36f6594d11">  537</a></span>&#160;<span class="preprocessor">#define ADC0_CLMD                                ADC_CLMD_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga85c59c16cd58764654397a537d50575c">  538</a></span>&#160;<span class="preprocessor">#define ADC0_CLMS                                ADC_CLMS_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga564c8c8076bfdbe3f74a9bf77de20fe9">  539</a></span>&#160;<span class="preprocessor">#define ADC0_CLM4                                ADC_CLM4_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga6efa6484d9396467ad0c2b3b9583cdd7">  540</a></span>&#160;<span class="preprocessor">#define ADC0_CLM3                                ADC_CLM3_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga5e13c2498b80a3492922e32d88d35079">  541</a></span>&#160;<span class="preprocessor">#define ADC0_CLM2                                ADC_CLM2_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga18d9c7c3d402716526d6f90bcbe1811a">  542</a></span>&#160;<span class="preprocessor">#define ADC0_CLM1                                ADC_CLM1_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga5dca3dc10fac37b7fc668a9664da1607">  543</a></span>&#160;<span class="preprocessor">#define ADC0_CLM0                                ADC_CLM0_REG(ADC0_BASE_PTR)</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">/* ADC1 */</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga16eb376382e576f0b2995436e27bb7f7">  545</a></span>&#160;<span class="preprocessor">#define ADC1_SC1A                                ADC_SC1_REG(ADC1_BASE_PTR,0)</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga1fd03625d4b519c97a65336bba6cb512">  546</a></span>&#160;<span class="preprocessor">#define ADC1_SC1B                                ADC_SC1_REG(ADC1_BASE_PTR,1)</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaa169fac3cdbc1ff51845598eb29f42df">  547</a></span>&#160;<span class="preprocessor">#define ADC1_CFG1                                ADC_CFG1_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga15bb48a028e053d5c81c554526cb069b">  548</a></span>&#160;<span class="preprocessor">#define ADC1_CFG2                                ADC_CFG2_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga1aaa28f242f4a1cfb93cceadfec24aba">  549</a></span>&#160;<span class="preprocessor">#define ADC1_RA                                  ADC_R_REG(ADC1_BASE_PTR,0)</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gafcfc11560da873f515eb1bf9d602e2b7">  550</a></span>&#160;<span class="preprocessor">#define ADC1_RB                                  ADC_R_REG(ADC1_BASE_PTR,1)</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga5d5808c8e9ad6257c8b3b10f18f764f2">  551</a></span>&#160;<span class="preprocessor">#define ADC1_CV1                                 ADC_CV1_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gabdfdeb322df796f7476878fd3aad8e53">  552</a></span>&#160;<span class="preprocessor">#define ADC1_CV2                                 ADC_CV2_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gac7ef0831f8f7d17b7e39eed2535b2c5d">  553</a></span>&#160;<span class="preprocessor">#define ADC1_SC2                                 ADC_SC2_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga8b7119f850858d91933a39b9ea3b32c5">  554</a></span>&#160;<span class="preprocessor">#define ADC1_SC3                                 ADC_SC3_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gacd6ca988aa9514cad8a02e6a2fab975c">  555</a></span>&#160;<span class="preprocessor">#define ADC1_OFS                                 ADC_OFS_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga16df01cc392a34c109178ad4db48a27d">  556</a></span>&#160;<span class="preprocessor">#define ADC1_PG                                  ADC_PG_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga96f53fc22e1488ac9acdbfb9f291dcff">  557</a></span>&#160;<span class="preprocessor">#define ADC1_MG                                  ADC_MG_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaed00880aac725db97c7473636116c75a">  558</a></span>&#160;<span class="preprocessor">#define ADC1_CLPD                                ADC_CLPD_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga2c1c2dd7880d2d3bbb1852054f7d6430">  559</a></span>&#160;<span class="preprocessor">#define ADC1_CLPS                                ADC_CLPS_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaf80797708291527c0aab651a24db5ea1">  560</a></span>&#160;<span class="preprocessor">#define ADC1_CLP4                                ADC_CLP4_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga2b823e3a89167636c87796358942be54">  561</a></span>&#160;<span class="preprocessor">#define ADC1_CLP3                                ADC_CLP3_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga846c016d0f1d4c5ac493444818da5556">  562</a></span>&#160;<span class="preprocessor">#define ADC1_CLP2                                ADC_CLP2_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaf86a1a899a3aad359dcac1004c5f5e6b">  563</a></span>&#160;<span class="preprocessor">#define ADC1_CLP1                                ADC_CLP1_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga83ce77338196291574a821abdbb4da61">  564</a></span>&#160;<span class="preprocessor">#define ADC1_CLP0                                ADC_CLP0_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga68fe83c8355cbc1f15f2747b30848dd7">  565</a></span>&#160;<span class="preprocessor">#define ADC1_PGA                                 ADC_PGA_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga6ad55ad30228bfd47677bda439a18c27">  566</a></span>&#160;<span class="preprocessor">#define ADC1_CLMD                                ADC_CLMD_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gafffca03938652ac9f278a79a660aae45">  567</a></span>&#160;<span class="preprocessor">#define ADC1_CLMS                                ADC_CLMS_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gabd00b90759b7394e025f828a1c04467b">  568</a></span>&#160;<span class="preprocessor">#define ADC1_CLM4                                ADC_CLM4_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga76c3b20c52511544058d8c1fa961a52f">  569</a></span>&#160;<span class="preprocessor">#define ADC1_CLM3                                ADC_CLM3_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga273ebe512fc1d9bffa8f717254084073">  570</a></span>&#160;<span class="preprocessor">#define ADC1_CLM2                                ADC_CLM2_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga0830b974fe60b17d480c5936392defce">  571</a></span>&#160;<span class="preprocessor">#define ADC1_CLM1                                ADC_CLM1_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gada49cda58c5ab6d01301794e03b31752">  572</a></span>&#160;<span class="preprocessor">#define ADC1_CLM0                                ADC_CLM0_REG(ADC1_BASE_PTR)</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/* ADC - Register array accessors */</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga571d83134f9795ec51da08a99c3cba8b">  575</a></span>&#160;<span class="preprocessor">#define ADC0_SC1(index)                          ADC_SC1_REG(ADC0_BASE_PTR,index)</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga60b62b4a213722b03db78e850f5d5894">  576</a></span>&#160;<span class="preprocessor">#define ADC1_SC1(index)                          ADC_SC1_REG(ADC1_BASE_PTR,index)</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#gaa8fc1f5b1e0ab4d1105f4f5b85f50d61">  577</a></span>&#160;<span class="preprocessor">#define ADC0_R(index)                            ADC_R_REG(ADC0_BASE_PTR,index)</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___a_d_c___register___accessor___macros.html#ga4de64c34170dcafcbae5e713a9ca6903">  578</a></span>&#160;<span class="preprocessor">#define ADC1_R(index)                            ADC_R_REG(ADC1_BASE_PTR,index)</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160; <span class="comment">/* end of group ADC_Peripheral */</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">   -- AIPS</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_a_i_p_s___mem_map.html">AIPS_MemMap</a> {</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MPRA;                                   </div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[28];</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRA;                                  </div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRB;                                  </div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRC;                                  </div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRD;                                  </div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[16];</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRE;                                  </div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRF;                                  </div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRG;                                  </div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRH;                                  </div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRI;                                  </div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRJ;                                  </div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRK;                                  </div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRL;                                  </div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRM;                                  </div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRN;                                  </div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRO;                                  </div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PACRP;                                  </div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___a_i_p_s___peripheral.html#ga6a37456f1049f1d08787b6ffe1c8a9b3">AIPS_MemMapPtr</a>;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">   -- AIPS - Register accessor macros</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/* AIPS - Register accessors */</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga152616308133cf4081eccd2218dcc92f">  633</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_REG(base)                      ((base)-&gt;MPRA)</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga34c1a4290c1592d146062320c02a9a6a">  634</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_REG(base)                     ((base)-&gt;PACRA)</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga9ef244a0063130484f0c49a3d504fc5b">  635</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_REG(base)                     ((base)-&gt;PACRB)</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga78c7a08f917ec00d68544b8463bbb06b">  636</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_REG(base)                     ((base)-&gt;PACRC)</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga60f95b6f529c1f86b3fa90f2dfabe604">  637</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_REG(base)                     ((base)-&gt;PACRD)</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga0ffe27f782cfd17219262c14978ba385">  638</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_REG(base)                     ((base)-&gt;PACRE)</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga01a04977f704838f7aecf35adfaaa5f6">  639</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_REG(base)                     ((base)-&gt;PACRF)</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga3dfe3bc1cba527813e4c6e8edb0754c8">  640</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_REG(base)                     ((base)-&gt;PACRG)</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga70fe12499dcff4c1cd86c407b7243603">  641</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_REG(base)                     ((base)-&gt;PACRH)</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gae8f9e75bc6e77812a3e9814ef3edd1f7">  642</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_REG(base)                     ((base)-&gt;PACRI)</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga0d8e502845b69ce0b8dbfd16b115ee78">  643</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_REG(base)                     ((base)-&gt;PACRJ)</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gad254171eacb0d0003ba2f458d3627682">  644</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_REG(base)                     ((base)-&gt;PACRK)</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga9f0835d43f92a09467da7cae7f5a602f">  645</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_REG(base)                     ((base)-&gt;PACRL)</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga85c559319333d83c01a7dcea1ac14bad">  646</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_REG(base)                     ((base)-&gt;PACRM)</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gaa794b17b9de6a81bd01fc3bdeeafc5b2">  647</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_REG(base)                     ((base)-&gt;PACRN)</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga41ac26d457af78568e03b65f4ed71c71">  648</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_REG(base)                     ((base)-&gt;PACRO)</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gadf1bac253f22b305685fdd87564a7660">  649</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_REG(base)                     ((base)-&gt;PACRP)</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160; <span class="comment">/* end of group AIPS_Register_Accessor_Macros */</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">   -- AIPS Register Masks</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/* MPRA Bit Fields */</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71ed9c3c036fc2ff219b9df0ec430341">  666</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL5_MASK                      0x100u</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga210fb859f3b2f6a62697a9830f5b1af7">  667</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL5_SHIFT                     8</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd8948557054ceeee7b8284f0f41c72c">  668</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW5_MASK                      0x200u</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacbc18ce73a95d65e9e2534455f0c9f6d">  669</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW5_SHIFT                     9</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee8e1d336f4a1b00f4277781a3f7cf12">  670</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR5_MASK                      0x400u</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92149f3159b90299cfe9b3f1c421273d">  671</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR5_SHIFT                     10</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7055d1f141c29ac6764a7cd38aa83a30">  672</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL4_MASK                      0x1000u</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e84de9fabbe7d0391efbde91421c816">  673</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL4_SHIFT                     12</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa71c596e9889226d96760d43dc4df59c">  674</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW4_MASK                      0x2000u</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c44d48fc2b06c3db6d0491ceb8dfce3">  675</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW4_SHIFT                     13</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaca05c01df65e4d0f524e055eac1bd18d">  676</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR4_MASK                      0x4000u</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga68f2fafe4cdcabb30910ef88b0435935">  677</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR4_SHIFT                     14</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4d087bd54013cebe84f39e2a7ce805f6">  678</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_MASK                      0x10000u</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga514800328ca5057bc302a655d4b582ed">  679</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL3_SHIFT                     16</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e6b3d1dd3a2ad73b12a981e8b19b840">  680</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_MASK                      0x20000u</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa8977d2ad62651772db08080130c288a">  681</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW3_SHIFT                     17</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga373ba49149f837bf7a4e6fc4919edf5c">  682</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_MASK                      0x40000u</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c05eee95b3f5fd8cc95ee16d2963a77">  683</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR3_SHIFT                     18</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6fa61f1f86b84741e5a4e3484a3906d6">  684</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_MASK                      0x100000u</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09c44f94729b70aab309dcbbd100071d">  685</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL2_SHIFT                     20</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22f665d4b34bc36d18f7840834c2d8ec">  686</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_MASK                      0x200000u</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacba4e2743a846f34382eb36a1b5b96fb">  687</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW2_SHIFT                     21</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f0788074eb8af6b49e1e4731657d51d">  688</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_MASK                      0x400000u</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d422270654f5185914f5f7e3956242b">  689</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR2_SHIFT                     22</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b89cb1cc59abd5339afd1a1f01e3ee4">  690</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_MASK                      0x1000000u</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae0eb7bf97dc1d63e94c93c7f6f690785">  691</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL1_SHIFT                     24</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54a1962c09edd7b129e2dd4b67a7b5ec">  692</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_MASK                      0x2000000u</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8b5e668ac41d155473af3519b08e114c">  693</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW1_SHIFT                     25</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89303525553285ea9f444821628d92af">  694</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_MASK                      0x4000000u</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4382b84815388eda50c7775ab6c5d21">  695</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR1_SHIFT                     26</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga640ea29414892ddc0f47e1180953d72c">  696</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_MASK                      0x10000000u</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea845919f2f15a046304226437e9eb60">  697</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MPL0_SHIFT                     28</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0919bce3b10414e45d53ac21b329222e">  698</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_MASK                      0x20000000u</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga901e75ccb4b546a07d81aa6cd484dc3e">  699</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTW0_SHIFT                     29</span></div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa68ee45071324871f38ab8d2afcc6bef">  700</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_MASK                      0x40000000u</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15ba628750b5bb7f2ca634208ee31189">  701</a></span>&#160;<span class="preprocessor">#define AIPS_MPRA_MTR0_SHIFT                     30</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">/* PACRA Bit Fields */</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga85e00a1e104ce3b672a6749951d25064">  703</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6a599ee35a806abc0e435a625ba44f92">  704</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP7_SHIFT                     0</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e6aad69fad0c48d6a05592319a4b6a2">  705</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga28c61707074eb5840c944e3011adbb16">  706</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP7_SHIFT                     1</span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga35ee64ee26e93ff99ce92c3fc04032f1">  707</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga14748ceb093d36b8240822162b70f05d">  708</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP7_SHIFT                     2</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0edd54b19b2cd92fa081c54c7768059d">  709</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacc4550f3492e3677cd8444f9f5e732e4">  710</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP6_SHIFT                     4</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa6e1c59b0871fae1d5d21f2ea72f430c">  711</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga150f9c9dbf3e2667127f507a52cf0a3e">  712</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP6_SHIFT                     5</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5ec0e872f648a30255d8116aac58da67">  713</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7216f1f0733377a4af56c706c4a0fe8a">  714</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP6_SHIFT                     6</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25c194625e78dc1d29c2798d968ab545">  715</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3e3a5b919bb9525befdce323d00c86d">  716</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP5_SHIFT                     8</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga87bcaf8ea9cd078284be0c27dd76c07a">  717</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacf9fa5e6178a4bd70bcfc10d816cdd18">  718</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP5_SHIFT                     9</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga39356269313a838d197c7d792963e0bb">  719</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga39d94cfa8258ff537d5fe679e4101477">  720</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP5_SHIFT                     10</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2a0f06dba203a4b9dc49a5587eb3bd78">  721</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga723c761fccb825c66f93564c18723278">  722</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP4_SHIFT                     12</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae05ae04a0f5ba041f5dad47e50fcdb3d">  723</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga075359b3bcf901ea15511f2ae914a851">  724</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP4_SHIFT                     13</span></div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabcf498cbf2736be9c36ad0ae28dce263">  725</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae6e5a38e2a77076ed26cc4f74c2fbd93">  726</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP4_SHIFT                     14</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga633e14084389d027a1cacfa1ecba48e9">  727</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabccde525ee24ee639dbf238b493e9c16">  728</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP3_SHIFT                     16</span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3670e15d2d7a1c441f7b1e31cde7a160">  729</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf798c800e9dbba0c812c86d8c4f165d0">  730</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP3_SHIFT                     17</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0fa53b5d74048bbe0e9ca25c39acc721">  731</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf22a5f77a5c7e0e4718abf3686305d6e">  732</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP3_SHIFT                     18</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f095d0133106d934d6539734fb4e0bb">  733</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad59367457d6e0c16362d23b9c09f416b">  734</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP2_SHIFT                     20</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb7aafc6a1e9590a2ab3ca9444a6858e">  735</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga667bbec8a03882a449090df9e783e134">  736</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP2_SHIFT                     21</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f13bf1feebb8678421318b1d6dca781">  737</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga660c0761244438dee4ecdd12e0cb436a">  738</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP2_SHIFT                     22</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa9ebd1bff158d65e3bb7f77c8342da1f">  739</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga628f05d8495846197d30edcf2f2b8124">  740</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP1_SHIFT                     24</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3e1d1ddbb4f1a72e4161ff3a3947fd37">  741</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4de52ee500d270b40469284b847ad104">  742</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP1_SHIFT                     25</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2dd11dbd526cf34cbe3115f557488787">  743</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6277f8f693688829febd2a5445672be7">  744</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP1_SHIFT                     26</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e60cecb13c7963ae381bd9f4a0c9aa7">  745</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga14b0fbe8a5d4d3c2c687090698f4d307">  746</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_TP0_SHIFT                     28</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0dbe95e59c91126a667fc20a0d1f061">  747</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga452355a55a160bcfb7e17f060569d0b8">  748</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_WP0_SHIFT                     29</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga11109b3502f454b24cff8a1de4f0c5eb">  749</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7a99d46f8a65968fe1ec041bb24e4643">  750</a></span>&#160;<span class="preprocessor">#define AIPS_PACRA_SP0_SHIFT                     30</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">/* PACRB Bit Fields */</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga61f0e0ca0fc547d6d16b82b809ec68e6">  752</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga74127c75240a56d4ab6fc6ec9e9c3e3d">  753</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP7_SHIFT                     0</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga529288b923e8b8681636ae6c62b68f6b">  754</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad75b032ecf59e1f8b6140a6928f9c73d">  755</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP7_SHIFT                     1</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33ad587b770fafb9d4eb30195bce757d">  756</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3f1dc5da13c918207fb4736f45054292">  757</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP7_SHIFT                     2</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafdb02da9b024f02e29700289670774b4">  758</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaef41ecd462e23dc456b269e40eceb634">  759</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP6_SHIFT                     4</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1da62a97a35170e0cf80cf18f17cc478">  760</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee3669194aaacfedb44100449ac0c639">  761</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP6_SHIFT                     5</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f50513d8c370980d93fa52bb29d92c4">  762</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54b9706d1395fca1f0ebdafd0a689ebb">  763</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP6_SHIFT                     6</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga64db55385ee3e8c1f47003ffd64de4d8">  764</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga855a70742669846050b00ee244a74fdc">  765</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP5_SHIFT                     8</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25b565014770d74ea1ac88022084f874">  766</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71fcc393eda33ff430ed027a61bc8b26">  767</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP5_SHIFT                     9</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga52c3df23f1b065e739d26df962af3651">  768</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafecd0d166e8b8f4a9810ba87cc786884">  769</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP5_SHIFT                     10</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9977e920aa5a30d02432184a4b256a31">  770</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga88e06133b749796dccfb0725aed593dc">  771</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP4_SHIFT                     12</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafbe926765d35f7b6760f59721c4a14c6">  772</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadb4d3785346dd3ba2b606291addef4ea">  773</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP4_SHIFT                     13</span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad9800d36344b9e303f33515dcfabf31c">  774</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafbff2c7fcdb4d3ca02a6235c5a91bb12">  775</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP4_SHIFT                     14</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5614c87c2990063cb4e3f323cb5b505">  776</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9a3d45992e3a8c812ab593033cc9a95d">  777</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP3_SHIFT                     16</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf99504ad96aa98513cba0f7b1a13efd2">  778</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48628fc7b9d35d0a10321d641c0e2f84">  779</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP3_SHIFT                     17</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga52e9a807ad467d5ced9f0b30a6c3cbed">  780</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5557b7b1fda13987a1539ddb5f7ac6e5">  781</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP3_SHIFT                     18</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga739172b56d496c92a6fcfe1983ba0d8e">  782</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa95aa4eedb53746b3cc3b185e298649c">  783</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP2_SHIFT                     20</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4c17554adc28ff0105b7aad16ccde0dd">  784</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad7234229e79e3e2a5366e9d907a51e0b">  785</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP2_SHIFT                     21</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac008650adc25885669aa84cf83ea116e">  786</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac82b74c3937dae7da06f32aecc605eff">  787</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP2_SHIFT                     22</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae937628c6d0eb166336c0f432110c118">  788</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48fadbc800728c286a968bdb5468ced8">  789</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP1_SHIFT                     24</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd63112c58fb22cde7130bf7a0aec3d2">  790</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b3e2ec4b285ab5b5ce6667a05ef7ad1">  791</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP1_SHIFT                     25</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf2eb0bc5160930c4b4e1a45f98267785">  792</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacd1757a9bf7adb1995c5e5ffebd7b9b8">  793</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP1_SHIFT                     26</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga06911e10e7c4fb7a6efe6ec5c2234521">  794</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadfe5ca43a0feeca2dec0c39051c9c2e2">  795</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_TP0_SHIFT                     28</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab296240a3309bbec807d04984f43afc7">  796</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92ba26e1b70a4103215a4843f8682bb6">  797</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_WP0_SHIFT                     29</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c4083394fd1c5a1bdf0f5e75a3eada3">  798</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacc4da8bd7ed1f2724720ba203ab6a7a1">  799</a></span>&#160;<span class="preprocessor">#define AIPS_PACRB_SP0_SHIFT                     30</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">/* PACRC Bit Fields */</span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa21e842a3c19740ed5519be7f4174b8">  801</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga308aea1570514208ec613685bee78edd">  802</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP7_SHIFT                     0</span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga67823a6b21a06114e32e26ea29415584">  803</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga21e6d7b747221c4d639a7218ff81518b">  804</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP7_SHIFT                     1</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7b776de1ddc5bf087143ce5bb1b223ea">  805</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga834e8924a2699a9095496bc215bcab92">  806</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP7_SHIFT                     2</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33693ee5a89d4c4c4be214acab802f3e">  807</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f19dad9c80210acefdb3c362604e3c4">  808</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP6_SHIFT                     4</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b7440db53ad27e574edce8badc7a0b1">  809</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga11f5b97f83542f0ace86acd8708bb841">  810</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP6_SHIFT                     5</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6bdb431d389d44693863f5172b0c0d35">  811</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3f06a16f772585e2ea2b74c1783234f">  812</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP6_SHIFT                     6</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa044d559ec3cfde297f6cb5de4fd204c">  813</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2888bc6514e175f68e8aea034bfcabf5">  814</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP5_SHIFT                     8</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8bd9bbe01165c9de89ab39ea9bce89b">  815</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac36e539c22474d9e0addb0d2abac16fb">  816</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP5_SHIFT                     9</span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f63374573ac360866b8ac5fac3cfdaf">  817</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade0f3f63ef9ed57e923a12ab7896728e">  818</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP5_SHIFT                     10</span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga882738587baf7e76bce74f5e0e323eaa">  819</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09bad5dee4e4c175777fa17fe1277bc2">  820</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP4_SHIFT                     12</span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga32d8e371af9e3416818f1e7a1ed595d3">  821</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf0ad4801cc6a44f304260a3124f1323b">  822</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP4_SHIFT                     13</span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4b2e2d15d8283f736c3941dd0e68c0ac">  823</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d1489011ab30e9fc45f5bec111c40d8">  824</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP4_SHIFT                     14</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa6ab6879fc561ab46dfe00fe3e589852">  825</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5b3148e1264e58fecf06eea1227d17c">  826</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP3_SHIFT                     16</span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf4c9c2ca72382d93da47443b0e263fea">  827</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf9ed9f32740f8b9af4e4fff3373aa627">  828</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP3_SHIFT                     17</span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0fad7264426d90e124920a2f32707f69">  829</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37651f58dfc2cd9b1b7105a821aa97e8">  830</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP3_SHIFT                     18</span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga65b51d658b2c8abdb3037dbb55de132f">  831</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c2aec58b5a4cecd1d76d1a55801860f">  832</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP2_SHIFT                     20</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga89265c4517a1b3edad3dd51d68965a56">  833</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9642e0ef37faa352c0e6383ae1184dd5">  834</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP2_SHIFT                     21</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6bac5e2ed8cdc194471ffdd39e202b10">  835</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb851888de7464c3cf7604aac54c9016">  836</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP2_SHIFT                     22</span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0a1bf27c4f4edcd9c35c77d48c881cbd">  837</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf269ee59444a7009b58137f3049be346">  838</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP1_SHIFT                     24</span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4bb423c596ecb78c1e23d9954cc4fedd">  839</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48eccf183c93ef49d1ccc76ae947848d">  840</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP1_SHIFT                     25</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0463369151b0ea0dbfe9046ca3f86d88">  841</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga98e4972b5f23d416e012c2726890e177">  842</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP1_SHIFT                     26</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee84972aa2f3c91842a560b8d4dbdf3e">  843</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac6a87baabf4dccff778f7784d9c723d9">  844</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_TP0_SHIFT                     28</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga88f5917b508d706482e80a4a0b2a35e5">  845</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga29bde3efaa241ca6bf204175cd39fc1e">  846</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_WP0_SHIFT                     29</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7d1ea8b3754b6cc0e640b1f0d20790a4">  847</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1dbf263f8190817a502edfdfa205a582">  848</a></span>&#160;<span class="preprocessor">#define AIPS_PACRC_SP0_SHIFT                     30</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">/* PACRD Bit Fields */</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb73ac29a92021949417b7bd6bbe5672">  850</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a769fd24072d69dda49281bde8aa20f">  851</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP7_SHIFT                     0</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga38af2fc3252222dc67267a0a2d675060">  852</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7de67bee4b18ce7b7770bd7cec9bb880">  853</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP7_SHIFT                     1</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga81000606b0cc22ee2d16633528d9ff01">  854</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1541bc5a396ff4757a8075a90b24fc2b">  855</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP7_SHIFT                     2</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabda740f7895dc692be416300d5614972">  856</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab92c133101f66b9fe77d027e2b1ffdc3">  857</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP6_SHIFT                     4</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab1d972b8671881fdf73611224a0ba8a7">  858</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c24de7a1cdeb9e33106be084e234114">  859</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP6_SHIFT                     5</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga87a4f8c41a2dd61325b9925f18162f71">  860</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2c1a963a2285b42770cfd9bf5ee8e6c">  861</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP6_SHIFT                     6</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabef42cc2cc34075788bf6a5ced102d00">  862</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd1cc7b6434fd8e41b0d0e539f8db7a3">  863</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP5_SHIFT                     8</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd27acc4bae5c7268929069b079beef8">  864</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47526a7dce2f7a686e36dba5b39875a3">  865</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP5_SHIFT                     9</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15dec9390849b4819982f074a01bfd83">  866</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga44fb1cf18f9f9909de263c75f516e24e">  867</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP5_SHIFT                     10</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga17c52772cda4dcd8f547554397668e39">  868</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab4b057a539f1f64222b4640d9c396441">  869</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP4_SHIFT                     12</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7d2f42dc170a611a6c60fbc07919e605">  870</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9401e83298482d8b0cb5e1cdaa799cd5">  871</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP4_SHIFT                     13</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga05020fdba8b87fcf16638e27ef0985b4">  872</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga83984db93961f247670a07bd254ab2fc">  873</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP4_SHIFT                     14</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd46dde3d9414b67db2a20f649e73f65">  874</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadc340a6731a1f80bf6773db11a03624f">  875</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP3_SHIFT                     16</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga653a91d8d13311e63824b4b8afc666d7">  876</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga390e1a4b40b18a57acafc9b39c0d79f4">  877</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP3_SHIFT                     17</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga99ea2f4d69ee7b3c8cd2377b9f56f63e">  878</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga534c61c7493422047a9ad34af21e7561">  879</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP3_SHIFT                     18</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga64d283e39d1781d54a3a44b1736f767a">  880</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34c287165d901e8037627e8a6e57a21f">  881</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP2_SHIFT                     20</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec091c81e6e47a41d51fd9830e499793">  882</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaba4accebc864bd50853123fb958ce2a2">  883</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP2_SHIFT                     21</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1585ceedbbfaf2dd3fbeaffd269e848c">  884</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaabe4dbc699fce93ae30f6f9aacd71fc5">  885</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP2_SHIFT                     22</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabcd4b3b6c8f30bfb2c00734085d672ee">  886</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac9dda4ac143e1f9b192d0c3881a5ab19">  887</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP1_SHIFT                     24</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7b7df71ca00c77a7bc509549669454c">  888</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga644673f7f2e0212bd11a3f1a6b85884a">  889</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP1_SHIFT                     25</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga241bd7210bde69f69f42d0b09b255044">  890</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2016362f517305d3780b3db76654c9e2">  891</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP1_SHIFT                     26</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6c35b9973f892499844b50d600f19e2">  892</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga393a80798d513d45177147291c0d3da6">  893</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_TP0_SHIFT                     28</span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71e04e5cf8734bccacc3a6611df85704">  894</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga673fcdf4f6746f32014d13feb92a0944">  895</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_WP0_SHIFT                     29</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4b4b9b7c34e414f70b7bec814e4d4188">  896</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9fdb80a8a443be4b480e4174d9f94866">  897</a></span>&#160;<span class="preprocessor">#define AIPS_PACRD_SP0_SHIFT                     30</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">/* PACRE Bit Fields */</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga09a9f605281c2e4b7ddb70e8b8bdb14d">  899</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadef361b9d8de86e86f2222359399e2b4">  900</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP7_SHIFT                     0</span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4826af7b2acfd85ab3b91cde438d040f">  901</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga102082b3478168eda766855edf21fcc8">  902</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP7_SHIFT                     1</span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2794dca193467df550c24215a2edbdd0">  903</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabca1ef6f083fc53e325833662065ee25">  904</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP7_SHIFT                     2</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga31c2f6b99bb8f7ff2144df0d40886356">  905</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92a9cebe0a7bc5d2ed84401b69ab6ddf">  906</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP6_SHIFT                     4</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae71f5005b05fa3769421d832fb1e52f8">  907</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd837cec46301964da9177194680efba">  908</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP6_SHIFT                     5</span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34ea2b6a0d7e7a092e4a9142adb87c4c">  909</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga547a1edb04deea6b1373b5bfb3669766">  910</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP6_SHIFT                     6</span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58d4e317646bc76212d987dcae39a2be">  911</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeab8c89e291b54b21835d4706ecf0ffe">  912</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP5_SHIFT                     8</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga82c8207eb25cd9a7e1268bea14986afe">  913</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaada3e441ab004abd408e29293a3c4435">  914</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP5_SHIFT                     9</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f9bd8d98a1c14801f3e8070b5f72f0d">  915</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga424a5c600d7d32d01defba698c84a231">  916</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP5_SHIFT                     10</span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga310456a61c63be5805988cb40a3271a0">  917</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3f301905a0cbc2bd9df65cada2fa8663">  918</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP4_SHIFT                     12</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade400838db99bb25b3379cec50597c8d">  919</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadae4e2d989c0b35cc28314c4c77d11da">  920</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP4_SHIFT                     13</span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga06dc2c6b558746816939259c9fdef691">  921</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga77eae028c5ea0a3a1a5c583968278f6a">  922</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP4_SHIFT                     14</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf1e5d5f2d24a89248fb0d06c92ae6185">  923</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga924c3902e129410a5644c38b3f79ce7e">  924</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP3_SHIFT                     16</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae452580ab7058c0c2433c17354e45d2f">  925</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6a59f86b0fa98088b2805b5e911c8188">  926</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP3_SHIFT                     17</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae6d9b77a59b50ae6d499d23d740493f1">  927</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0be66b8fe37446b3aa317259099348d1">  928</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP3_SHIFT                     18</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac886e6e40113092b7fd454edb0df9f77">  929</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab8ec47c762babccfcbd072534c5d89e9">  930</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP2_SHIFT                     20</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4484064537555aa3ca213387cb8402cc">  931</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaafcca6383b332c9651dcbbdbf1f0cced">  932</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP2_SHIFT                     21</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga18dc4372da0063d02945dae766caea0d">  933</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafcb298b0b5ed252387c93856098224bd">  934</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP2_SHIFT                     22</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea0dc80ac611772aae4f10faff9ae96e">  935</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaca8bd73da3c08ad627917ff79bbffe8">  936</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP1_SHIFT                     24</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd29af374483ffc1b35e5d02d5f3c1e7">  937</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2fc12a1dae4d9c77bb99592f5d7c86ba">  938</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP1_SHIFT                     25</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaade2c1c796d31fe32ec0e9e67ad8ce0c">  939</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1c62c1e50eb4b5cd08154d227806abdd">  940</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP1_SHIFT                     26</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa3f95d1ad0c085fc78cec9950b0e4b3">  941</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33e43ff102c16587af4a1b319ba31787">  942</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_TP0_SHIFT                     28</span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga748d7f597abbdc063d8d089bfac5264b">  943</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadbb6183241cf5602dd8e8cd87f5e970d">  944</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_WP0_SHIFT                     29</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad466232930d5e4ed228f96fc26ead8c2">  945</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47620f45a33c83729ba42d5cb7a96cd3">  946</a></span>&#160;<span class="preprocessor">#define AIPS_PACRE_SP0_SHIFT                     30</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">/* PACRF Bit Fields */</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9e5031cf93ccc20f6c807c7779884558">  948</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf22d62e3a6d2920c5da05ba192828996">  949</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP7_SHIFT                     0</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e87c0a628a47aed3cb92a0f589b291c">  950</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP7_MASK                      0x2u</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae53f33c892c6fe1d11ab9228298a1615">  951</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP7_SHIFT                     1</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa7e8e5b0b780abcb2a9690a9cec22364">  952</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP7_MASK                      0x4u</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4bb28a8a6a6faad442d6389a10ea3ca1">  953</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP7_SHIFT                     2</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad0a717d0e12ab6fa59accb16bca4a1de">  954</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP6_MASK                      0x10u</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c02b5df83216b7ab94c0cbf91f3e3eb">  955</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP6_SHIFT                     4</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaac7c25727629653c8e40042efc0efd99">  956</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP6_MASK                      0x20u</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac51c528a9babdd314888ace33e7fb64a">  957</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP6_SHIFT                     5</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5e0b5d4267d6beac3262de03e6370f86">  958</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP6_MASK                      0x40u</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37ea7d78986c77b2fb07793770b26c76">  959</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP6_SHIFT                     6</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ea5e1a455e76339512b3d7738a4656f">  960</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP5_MASK                      0x100u</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3bfcb4ebdb3261c33762fb92d21aa99">  961</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP5_SHIFT                     8</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga586c9e6ae8f52c540cfa058c5852be14">  962</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP5_MASK                      0x200u</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1d6e42a27d76c3af3b89442a808735d6">  963</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP5_SHIFT                     9</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae091bd70676ba18166002207ae2d9c10">  964</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP5_MASK                      0x400u</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab5eef731412ecf55ec9dc86bd515b4e6">  965</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP5_SHIFT                     10</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a8020031ec940851c2ccf417c1dd01b">  966</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4641922aac7a732d7054efbfc6a6b895">  967</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP4_SHIFT                     12</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga74f93ab0426930104003afc0bb598a1a">  968</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaba8fd6067c76e9a1b3def03098ad3711">  969</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP4_SHIFT                     13</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8835e592aa479a45b48c5b9c4fd297b0">  970</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9efb4cd07eea9e6a566404b4dc05f60c">  971</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP4_SHIFT                     14</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad87fdd39f1668bf8d6e53236e5f87059">  972</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga45aa311c2dfed4f77a344f654569ff6c">  973</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP3_SHIFT                     16</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0bc52619375483c1cf2b448788ace622">  974</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafa982aaf35911424279b47dd9e54eadb">  975</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP3_SHIFT                     17</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga74184dc3f39e20c8f9434dcac5060d2f">  976</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73ae357e5b43a447abf64beaa615c037">  977</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP3_SHIFT                     18</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafaccdf2fddd8d63f8180d9e56f921a9b">  978</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga983b0e1aaae08c8b403e1f005301da2d">  979</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP2_SHIFT                     20</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d3a86b85f34c9744b470e2cd2ff6b00">  980</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad0d4a8aa4280ac15edde751626588663">  981</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP2_SHIFT                     21</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3f8e1a91ecb9d68f8738c8a5dc0dcbe">  982</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad42b1d7f0c64c25514f04f84507e1a0e">  983</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP2_SHIFT                     22</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47e7b3e22494a83ba6942d54ed7d1835">  984</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadad146252c4d20d73f2603366b5ebd58">  985</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP1_SHIFT                     24</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga02da010889ce203dd0750604ca9cd428">  986</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb837c25b68ce7a946e445b28abd3456">  987</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP1_SHIFT                     25</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf2e1b7d278d5b80aa9eb53c725050e6e">  988</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4c490d4d315696d08ddb17129673f09">  989</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP1_SHIFT                     26</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga29803aa48ee5f63ae66a7d8caae448cb">  990</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0662391ff7ae560bf6366f017d3b9ff5">  991</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_TP0_SHIFT                     28</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3059ddbcdb481c14c1c4475f0c7a2187">  992</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga196be9f32f99dc87fb5f465c9a0a8491">  993</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_WP0_SHIFT                     29</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae6cf11d6708087f30efedcabc091b67f">  994</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe11d5bdab683e0927748a0a96a63197">  995</a></span>&#160;<span class="preprocessor">#define AIPS_PACRF_SP0_SHIFT                     30</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">/* PACRG Bit Fields */</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga31c1a6af89beb1617d51248384fb1b6a">  997</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP7_MASK                      0x1u</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0f772b20c70177238887afcead29852b">  998</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP7_SHIFT                     0</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73a957313268ed8b9d3cc631be94bf3e">  999</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga636f5902da8b5ed2438cfad42cec3a9d"> 1000</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP7_SHIFT                     1</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0c81242b85b708f8f5c235b1b2be70e9"> 1001</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7c8e3f63cbb70686a1ab226b507ee7fd"> 1002</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP7_SHIFT                     2</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa519d90a291713d2ced7913cc7c3ebf"> 1003</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c3fdd3972afdc66817ac9121126cb3e"> 1004</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP6_SHIFT                     4</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga896b49d6f57d552e1ce1d9a953a3217d"> 1005</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f9f51b0af33746305ffdb22923f041a"> 1006</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP6_SHIFT                     5</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7691889696be1873cd39a312e86bd8f"> 1007</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga56f8d2fe89205b6e43a114af5abf0382"> 1008</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP6_SHIFT                     6</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga45c8d04854459b56723eb00ec05dbf01"> 1009</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4a038beba2d9f011407e461085f9d797"> 1010</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP5_SHIFT                     8</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac37b0fbca617ddbedf54084f9ab95505"> 1011</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gace90ead565b1a4b9e54ebdb1513b4ab4"> 1012</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP5_SHIFT                     9</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33b849a4a8be9606de8b736ae32ac1e8"> 1013</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58e9da304f4ab63065e1ed0d16fb17d0"> 1014</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP5_SHIFT                     10</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4d6a0283f7399164ed3aa116034235f"> 1015</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1353e6338e6325a9d20b784b08116f37"> 1016</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP4_SHIFT                     12</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d332198dc4d0bc5c00a0991cc0ad930"> 1017</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac00ec16b624883c72bd6e8846528293b"> 1018</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP4_SHIFT                     13</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e3634745c8be430670ed0d77e8b1cd0"> 1019</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae3d3f844b4b8942a3583e09360fd4aef"> 1020</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP4_SHIFT                     14</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacab984c87246b2dc9ca6b4bb85acc24c"> 1021</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8783d6aedfc18cd875346184ab1c680a"> 1022</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP3_SHIFT                     16</span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad3d0ccf4ac6710923ab6863b157db064"> 1023</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga512231b18e005e314b909698d27a6fdb"> 1024</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP3_SHIFT                     17</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga40dba10c660daa7b76a65fadea191536"> 1025</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga07d1409612cedfce72fe208ea5620577"> 1026</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP3_SHIFT                     18</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga13c9ec7cf11fb793b6db181633887de5"> 1027</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c4d9abf6bcc1b640ac7b4776bd4084a"> 1028</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP2_SHIFT                     20</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga987a7de6bc9f4e3da4225d628ba97b49"> 1029</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga41b3a2977ec0b20fd1216cfe73198a13"> 1030</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP2_SHIFT                     21</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a1ef38d40b35bb74bbbdcf2dc307d2f"> 1031</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac96633d0a08176c1e41ade0991ffc926"> 1032</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP2_SHIFT                     22</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3439f0738de26e4c7ccb572799cba0d6"> 1033</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac37dd16ba6fb13c582a25c30075b9db7"> 1034</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP1_SHIFT                     24</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gada02be7d1abce772ece312977971f0b4"> 1035</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f3767d4fcaafb07c9200d81a6a24bd3"> 1036</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP1_SHIFT                     25</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5e243cd7212a8b1214be24d78005b09"> 1037</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga079300e6e5872ceb463b2b51a5272076"> 1038</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP1_SHIFT                     26</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae025e267c4a27be7a58990361788f39b"> 1039</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1aa2552c72fd7b2bd6f6909e23e58fd7"> 1040</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_TP0_SHIFT                     28</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec93d2d689588913e595fb43f40f093a"> 1041</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0003fbf3eef9b2c8e4f741ef0f3275de"> 1042</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_WP0_SHIFT                     29</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacaac7fd168acd47222b0c9e9a3986323"> 1043</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22fdf34af3638622ac5f4f1079f76e0b"> 1044</a></span>&#160;<span class="preprocessor">#define AIPS_PACRG_SP0_SHIFT                     30</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">/* PACRH Bit Fields */</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6e73c7e30191e0fad1f05b098beea8d"> 1046</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9324cebe55b33bee69d86a86cd9d4767"> 1047</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP7_SHIFT                     0</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga85499f7844098271ae35ce9c75e0e216"> 1048</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf030ab1c75b1ebc95bfe6fca9212a176"> 1049</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP7_SHIFT                     1</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6335ff0eb2328451109ca1069f7aab74"> 1050</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5054a16e4521f511422a4206ae884c11"> 1051</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP7_SHIFT                     2</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga54d6df4736585e900d11f5658959b952"> 1052</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaadefdeea4733da55aa75adf0be58360f"> 1053</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP6_SHIFT                     4</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2942fe18c979f84ed4eb9fcfb8d85661"> 1054</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab0ca41e0f8484c59173e01c53a7dd877"> 1055</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP6_SHIFT                     5</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae170f658352ea79922e4b12bb25b33c7"> 1056</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga50c51aa32248b384a88081530783dc49"> 1057</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP6_SHIFT                     6</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2286eba21cf89662817c8b0b0ba89319"> 1058</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga10ec2e80e29b0165d7824e3aaec2b24a"> 1059</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP5_SHIFT                     8</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1a6ac6105c5a955b9dcfd40285610199"> 1060</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga47cf8e8f5d6d7973e80aa66e39adc116"> 1061</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP5_SHIFT                     9</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34882e34e1cb95c7b260c59ea38422a7"> 1062</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga651606745025ef5e573cbbcfbce9576c"> 1063</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP5_SHIFT                     10</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e1e882bf15e7baf017baff758946bd2"> 1064</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga317a4a100ae899852366b9f78a15e774"> 1065</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP4_SHIFT                     12</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae854e996a920dce332f58f24b7a29e2d"> 1066</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadf4718dbb04d5440e468639a79a3184c"> 1067</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP4_SHIFT                     13</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee8c4aada08fc5b369fea1802e83bf21"> 1068</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1ec7e7e15a062937dcab06cc081cf730"> 1069</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP4_SHIFT                     14</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2b37584a38aa557198746b47081d5cd"> 1070</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga59a98495ca457c3bc32905e5726cc2ca"> 1071</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP3_SHIFT                     16</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabd40bbaf39d62fde46c7115c5cf6f052"> 1072</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac82d47d244461257d65eee9eac87806a"> 1073</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP3_SHIFT                     17</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad1010fcc65db60bb29654390130e8a67"> 1074</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1b9c4b160ca3b0d2dac62596f069b86c"> 1075</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP3_SHIFT                     18</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5db2a0cc647700e09917f238f362f557"> 1076</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga192e269418928d5af81015c80880ea8a"> 1077</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP2_SHIFT                     20</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga93d1ce3ca810abb1372e26a0a773f111"> 1078</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e39769cd6d49e3fbd0363bcdabfcf8a"> 1079</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP2_SHIFT                     21</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ca1bcae348acd71536e31efc8373a5c"> 1080</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae4e8423c6cbf58ccab66d70b7202025b"> 1081</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP2_SHIFT                     22</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e2f01951998b670ee0b9e8fd3a1826f"> 1082</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga352e2bf0f4332e0ac72ec0281c12e105"> 1083</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP1_SHIFT                     24</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad57bca9c6a0696ff5ff69fb0095e1d40"> 1084</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2b431a34d1df62b2702605212d674116"> 1085</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP1_SHIFT                     25</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8589686bfd42b91c287dade9448bccea"> 1086</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2ed240b86e914d9651d23c7a82ba6dc"> 1087</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP1_SHIFT                     26</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga19347470438077f9a7bb86277fb35b25"> 1088</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7dca4b86d51d4bb3a756d466936c57b3"> 1089</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_TP0_SHIFT                     28</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga553a81f66ab6f4a89c8ed5edb75d6caf"> 1090</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2e196f27c387540cefb7f247c65bd6b4"> 1091</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_WP0_SHIFT                     29</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab6ed580d07b507f6bf5dcdb0e9bcfd5a"> 1092</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e524f1e86a8c6fdad36f680445a8edc"> 1093</a></span>&#160;<span class="preprocessor">#define AIPS_PACRH_SP0_SHIFT                     30</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">/* PACRI Bit Fields */</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac933f53ace72a51dfca2af1b99912984"> 1095</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf0b52089ffd5e72547a8df691771d7dd"> 1096</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP7_SHIFT                     0</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9b95f33134cae02f776172edf177e99f"> 1097</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2efcbc08c7ecd10f34a8af4050ae4cac"> 1098</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP7_SHIFT                     1</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f2c2cabd47eb0ee5ffb1a7575a7e92d"> 1099</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga22b22c5f4da74fd5ca7258dcd62409dd"> 1100</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP7_SHIFT                     2</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3203c13406718a63178798f80a52035"> 1101</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae5cbfc0199dff090b632db05ea342e23"> 1102</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP6_SHIFT                     4</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabfc009b4d0b4c63db7de961196b4b373"> 1103</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaffbff3456213ef2eaedda0dea3fbf876"> 1104</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP6_SHIFT                     5</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92ed4669c9445ad7e0d44ab9963436c4"> 1105</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa646d700fd9b1e27e2c2d9a8942425f7"> 1106</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP6_SHIFT                     6</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga809caf00e0a05210fc3eec9a758457b0"> 1107</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadf6d56798bf51228bc0f4d90272d7f98"> 1108</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP5_SHIFT                     8</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga371752f022b5d9c19d681d694a1d99e8"> 1109</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6b3836c5cd269598784b476e039435c6"> 1110</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP5_SHIFT                     9</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga69e5cb9af3da29b0e820f7d48a6710d3"> 1111</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6198c3914083139082b70eafbacd3c03"> 1112</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP5_SHIFT                     10</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadfe148297102ec77ddfd783bce8a5b2d"> 1113</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga55678fdedb3c94e36eddf27cb3f3a53a"> 1114</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP4_SHIFT                     12</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab22e3781ec27b7512bd7ec83e0452a2e"> 1115</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3dd43fd57edfb9e2015dcf90017143e0"> 1116</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP4_SHIFT                     13</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga66acc79edabe7a8cca2648f210874c4e"> 1117</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad812f46654657151a41a237fe6687b6f"> 1118</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP4_SHIFT                     14</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaab37aeb69479ad2877f40f8dc4531064"> 1119</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga685a752feace16ae1f8f357e7c81d5db"> 1120</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP3_SHIFT                     16</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga353aeec3d204ec3ea3ca7da5186cdb48"> 1121</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga62f3de52bfdbc1d9fd75a09f842c5be7"> 1122</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP3_SHIFT                     17</span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga45db64abf7c8d5f5a733b9662f157e66"> 1123</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec58711111a239028b159d1beccba3b8"> 1124</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP3_SHIFT                     18</span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac91a6f9b0c76b236fb8276be6c535328"> 1125</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c8d2595b82ad179d303f8f327e2dce3"> 1126</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP2_SHIFT                     20</span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3494221d5caaa4d96d0299479a4e9218"> 1127</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gada1df2564483d22123ad32fc115a843d"> 1128</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP2_SHIFT                     21</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5ef237602a2693d74728c4424a9de5cb"> 1129</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34d206e4644b39811d4cdebae9aeaad1"> 1130</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP2_SHIFT                     22</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab3d1df499e2d19b5205f506473b75598"> 1131</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2c7ce4fcebcb8463b5e545c38816163c"> 1132</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP1_SHIFT                     24</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2066be7a51afdec01b811bed88f0bdbe"> 1133</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac135a5f861bdf3228c81b7f16a800e47"> 1134</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP1_SHIFT                     25</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ca164d2f33178f4aed31fd5d62296af"> 1135</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga246f4e35b609e9445b386265483c6dea"> 1136</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP1_SHIFT                     26</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae7fc50bf35e262b9543a490b6d91370a"> 1137</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga33dce6026ec6a9fef299d71c0d8c16bd"> 1138</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_TP0_SHIFT                     28</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga38b6146379ddb37dc4dd7d6e138ee5c9"> 1139</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga626539c0aef04a3456f7c32a4157c953"> 1140</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_WP0_SHIFT                     29</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d3b3e823a7870628490a44e80329353"> 1141</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa410004f31a6e724baf4d8cd425137ef"> 1142</a></span>&#160;<span class="preprocessor">#define AIPS_PACRI_SP0_SHIFT                     30</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">/* PACRJ Bit Fields */</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f6555984f62501575fd2f9d58ed8a39"> 1144</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e66f58ebd5e384e2fea98ad200c3c4b"> 1145</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP7_SHIFT                     0</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2dcd14db8aa95d16eabb32f70232a6c8"> 1146</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6fadc0732bd0fcb36a2192481b2b8fe5"> 1147</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP7_SHIFT                     1</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga30656d5b64b623e7e5f62079ed3e283a"> 1148</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf02780f9071222c73fe65b109f38b156"> 1149</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP7_SHIFT                     2</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga406cbdba3cbaf16b409a172b3660233f"> 1150</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9733cb9ec2bb94d652ad67e09fa173ce"> 1151</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP6_SHIFT                     4</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabbab727c1e4f31029988bbf20823ba7e"> 1152</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa230d539f0b185c2071ce3cc14dce99b"> 1153</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP6_SHIFT                     5</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa651a071c3ce6502d5897c876412512"> 1154</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6301b69c16cdd8df3ea37501a61fb71d"> 1155</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP6_SHIFT                     6</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade0caa8ee892aa4f52bd52a68a97a74e"> 1156</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37155b723b173bfd7ae1aff5b538170a"> 1157</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP5_SHIFT                     8</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e1101fa1c6ffbc53d214d83b146ddd2"> 1158</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2938ac4e2d74e78a50b8732868ad3bde"> 1159</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP5_SHIFT                     9</span></div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e38350a75b0e58b874eeb1a0bf44d0a"> 1160</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga44c6c526316e266930155ee6164c4eb5"> 1161</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP5_SHIFT                     10</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeed6c539660d696ea02ac6db14cd9d67"> 1162</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf64a6658b31b74eab561db91f64f5c6f"> 1163</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP4_SHIFT                     12</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf1710683ad5f43eefafbd264662b9814"> 1164</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga260ae9d09223c8a1bf0ed7dab8c5071e"> 1165</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP4_SHIFT                     13</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaebe43e90c68faf616d65023c8ffb9721"> 1166</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga586ecb75e03446ebdc7f6cc12ad38c50"> 1167</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP4_SHIFT                     14</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4a77a465f155f65c9a65d9891d0da9cb"> 1168</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga43d6714608a5463d467b963106dc42fa"> 1169</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP3_SHIFT                     16</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ad912c877b726eb6aac147e20441768"> 1170</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab5d01474f79b78fab907fe87f8112fab"> 1171</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP3_SHIFT                     17</span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0936526072b7c1cdcafcdd49530d4b8b"> 1172</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5482c8ad612901797144336d84cfe79d"> 1173</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP3_SHIFT                     18</span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac450543f7cf9c70fa510fe14a4d9281f"> 1174</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa333e64f1f89dd2a04eda478410f1e2f"> 1175</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP2_SHIFT                     20</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf8d56e51bb37bf9a355e9df5cb4f45b8"> 1176</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga292cf7ba35be9b4bba8f37fffe22b9ab"> 1177</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP2_SHIFT                     21</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7fc32443b5c444d0906620ee9f416e63"> 1178</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadeec53186f683101a52f41a619299ef0"> 1179</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP2_SHIFT                     22</span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga193a682c0aca79f08cd27f56bccd2e13"> 1180</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga888db72e1839a2009974c88da81cc340"> 1181</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP1_SHIFT                     24</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1f954299ed96c89625f8767365dcdbdd"> 1182</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gade30656b93fd7acb64b5168ccf471a2c"> 1183</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP1_SHIFT                     25</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf81780b0d6a382fd4c3451f2dd1c8671"> 1184</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga528b1a6930491ad806bde225f2076dae"> 1185</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP1_SHIFT                     26</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac789e0900f2bb960cddd5a2868558174"> 1186</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4001b95beeda1f751216082bf3bbd981"> 1187</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_TP0_SHIFT                     28</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga17da301df0d9857525b7cf277100c03e"> 1188</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8afcdeaeb9b8e821b6b4eb89caa02af4"> 1189</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_WP0_SHIFT                     29</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga664f29205468e6749a47af7bd545d08f"> 1190</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga57c9252b7528b84030d20ba75ecc2ef6"> 1191</a></span>&#160;<span class="preprocessor">#define AIPS_PACRJ_SP0_SHIFT                     30</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">/* PACRK Bit Fields */</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15885b46fbd0c0efcc75fb7860aa135c"> 1193</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga00fb08763e8a85d9446f9bc4a49999d7"> 1194</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP7_SHIFT                     0</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5059b2dfaaa78821e989bbc596dc0dc9"> 1195</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6e4f5cb837b3a58b987085450642a232"> 1196</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP7_SHIFT                     1</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe12052e7a0ae0a6b28f3ccacbd139da"> 1197</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2f1e1317f816d333cf287b3d33a28257"> 1198</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP7_SHIFT                     2</span></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa96913803b9ce07ae923bfa0a88058ac"> 1199</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa2f7e26cc7c71c6378ddde7413a66295"> 1200</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP6_SHIFT                     4</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3f359d3fde08ccbd7c7cfd52697ee189"> 1201</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga163582703b3485d3a776453700dd3bb2"> 1202</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP6_SHIFT                     5</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac949f27e0cf312252bc9434a97b6595f"> 1203</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga601db7aaa36eebe7d4e5708934ee9f48"> 1204</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP6_SHIFT                     6</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab28047b3fe96c8a7538b21e6c5e08c56"> 1205</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga344be452776d14f7584d829f6b1f408e"> 1206</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP5_SHIFT                     8</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadc581b440557d279021ed8d65ba94de3"> 1207</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2c9af152f3a7c022ee6c2ff7e673a7f4"> 1208</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP5_SHIFT                     9</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga69976d69929484fbbf8873caa6060619"> 1209</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga442ab73a0c17db7c1836c472030cc8d6"> 1210</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP5_SHIFT                     10</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga48db17210fe55fa1ce21f0836e940012"> 1211</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5d1232d21ec1ebc71208f60bbda96ed3"> 1212</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP4_SHIFT                     12</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7d3b56d98f22e510027fb7ec580c80a2"> 1213</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ac65b2020ab8bdd7c7970e4e6e3b125"> 1214</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP4_SHIFT                     13</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae131e6c205f1bc59a9e568c70096490e"> 1215</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaced5f63ead2da91f5eda9d6fbe8b4be0"> 1216</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP4_SHIFT                     14</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae1090b69cce8b48aab014c5c993b1892"> 1217</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1489da48829c3575c8889ab188bf9d68"> 1218</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP3_SHIFT                     16</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga547d8a24cbb45a1528642e647a669edb"> 1219</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3b38da2cc15c02970f7004f77602d903"> 1220</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP3_SHIFT                     17</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0c0b21d42bdf53643432cfc9e6185b61"> 1221</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2ce4100fe4013f16c00777d2034d9b93"> 1222</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP3_SHIFT                     18</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4133f2128f9c9def47322e8f70707d2"> 1223</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga689872c13b85beaa787d9988c754e4a0"> 1224</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP2_SHIFT                     20</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d9748a860696928dec608b3ad5b8fc1"> 1225</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga91382e195d86100bc0edd1f79f3d4685"> 1226</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP2_SHIFT                     21</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8d3b5e60dc3c7d2d6131718ed5a63c8"> 1227</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5ea3923a30c7eb82e8983ad44ca18fb2"> 1228</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP2_SHIFT                     22</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7168a15a7f6a530a110837dcd79135ee"> 1229</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga679e6b6ddf543077e521b4aee8f758d6"> 1230</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP1_SHIFT                     24</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga27f20a594ccdd60e94a0dcf573937cbc"> 1231</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d57363e72571d3694fe8dfeef5685fc"> 1232</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP1_SHIFT                     25</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa2a112318ff0026b5978abde4c76e284"> 1233</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga700f8a7b64f0c4943958fc5230e0aa5d"> 1234</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP1_SHIFT                     26</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8c115f9c89041a2fdca48962be0ca305"> 1235</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf611117bf345f20ab9439c99a65bcafa"> 1236</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_TP0_SHIFT                     28</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4bfd4d9c76c24186ed8132d1519e4a67"> 1237</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8e1697040b37aa4bb80f29a12b3d4c8e"> 1238</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_WP0_SHIFT                     29</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga25e1f66e3bdfb5f67acc221d1e9d8ebb"> 1239</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae656b1ce173fb026b6a4318795612c2c"> 1240</a></span>&#160;<span class="preprocessor">#define AIPS_PACRK_SP0_SHIFT                     30</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">/* PACRL Bit Fields */</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaad8600c1f3d8c788e50c3156d1000917"> 1242</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga800d08dab0f51ed296a0b0735e2e4d66"> 1243</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP7_SHIFT                     0</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe1bc072057ede25a7903dace778da5a"> 1244</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaadcbaf86fc011273154bf17772911bea"> 1245</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP7_SHIFT                     1</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2149c97089452989dad4f2c95d761910"> 1246</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga721bab7d999f3374ada830d34a39721f"> 1247</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP7_SHIFT                     2</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad2f00aef771e91e1a0a6121b495d6c14"> 1248</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga072a8faf22ce3360e21c0e2fef4f7889"> 1249</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP6_SHIFT                     4</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5c24d04d5f0adf4b03c105a1eee56971"> 1250</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga56f39475699307f1d6428a8452dc7e94"> 1251</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP6_SHIFT                     5</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae3954c32883e5295a469c2c70f30e6d3"> 1252</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3af2f0e0e6e990bbaea09c041f4ae847"> 1253</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP6_SHIFT                     6</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae448b93ba59e346f96290eb98581ed98"> 1254</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac8e45641d4435dc3e9949290a7ce046a"> 1255</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP5_SHIFT                     8</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga37ca89db9098ef3ed1667a88f74b3e4b"> 1256</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf6028e14c39606db3214b388acd3be1d"> 1257</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP5_SHIFT                     9</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae3a0316e50669c13df32c3ac737a363c"> 1258</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa399f9eb630f501e1e00d83399dae15f"> 1259</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP5_SHIFT                     10</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga82f6cb74db5134426b93f89dfe7774db"> 1260</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b4bf67ee6ee0963a1caec1449c8ce76"> 1261</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP4_SHIFT                     12</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga40707fcd6d00af4eca807dcf094439b8"> 1262</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3c6514302b06ddcd651142b471a51dd7"> 1263</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP4_SHIFT                     13</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa024c8bc682b7e51336073384f3e80fc"> 1264</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga90480ac8e71a7922d880b2a1c6400122"> 1265</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP4_SHIFT                     14</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad6f95ec5e9bcbc080d295db7f241d5d8"> 1266</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaefff04f7378e61fcc9a246cb58ca1f74"> 1267</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP3_SHIFT                     16</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaee4384a98338ce605e56da5901bcfedc"> 1268</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ec2e1684d29716b333031ebdeb86ae2"> 1269</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP3_SHIFT                     17</span></div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb829ec4870ac8a99ab6e3f683b6f56f"> 1270</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabc1674c43d6856eb907733c29e99afac"> 1271</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP3_SHIFT                     18</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d4d737074b8d13902a1ab378abcf333"> 1272</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0e7564f6e9b319f465b33bb9ae7a7039"> 1273</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP2_SHIFT                     20</span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab01249dcc888add36ffb568f86b6e749"> 1274</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga622a1ec673e76d5e59a9011abfd02b9d"> 1275</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP2_SHIFT                     21</span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab8610002128f107ec5adcab92fc9f31f"> 1276</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabe98bf55d378e6b71692ea6b6b890865"> 1277</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP2_SHIFT                     22</span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga803c07007800a44bc6af77934bb17be7"> 1278</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafff2f69445a04798fc4c11e9e5e4f160"> 1279</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP1_SHIFT                     24</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga906d8fa56769e12d438090dca4ebcb69"> 1280</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73ade8625dbe5121d5e871b91c394abd"> 1281</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP1_SHIFT                     25</span></div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec0ae8a4db0b0a8f69e5c6b85b85fcb5"> 1282</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2da94a2960a1befd9a63381d016eb0fa"> 1283</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP1_SHIFT                     26</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaefd0ffd9d4a2ba5b9700ff85ba7e6c9b"> 1284</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4ee7c9015ca3ce0a1af0e5e6eb68cf6"> 1285</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_TP0_SHIFT                     28</span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2d38d55a84ecc02f53d03af165de462d"> 1286</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad463bdb994530b66aa510e16b99666b5"> 1287</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_WP0_SHIFT                     29</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga57d8e6c512f706b15c738de291de079b"> 1288</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1fb5b6e8699d14ecbb8698c7e9c98c5b"> 1289</a></span>&#160;<span class="preprocessor">#define AIPS_PACRL_SP0_SHIFT                     30</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment">/* PACRM Bit Fields */</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab1b4268a6ecb331c6b993fa656528a47"> 1291</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaf1538667d3a7ecbb44037b94f52ded1"> 1292</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP7_SHIFT                     0</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8ad034a32c127eaf97de2057ea979568"> 1293</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab4675f7275ab835675c72b5f0a0d8ab2"> 1294</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP7_SHIFT                     1</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3c6a7b0a9525f9dd09e5d64bad2ba190"> 1295</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7293cbe73c765a6a916311c21eb0c74d"> 1296</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP7_SHIFT                     2</span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga831695419958ac5a45fb91b42987a82f"> 1297</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga757b6de31806fba494ee1172e8bcebc3"> 1298</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP6_SHIFT                     4</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae0de7eee169f904f2524d406703f2802"> 1299</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6403d58a0ed4aa0881ce22c46e860607"> 1300</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP6_SHIFT                     5</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaff1c0d87da3e5e3411d9627ddb4e4d25"> 1301</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8853bd06509dfcfe9871edbcd5d893ae"> 1302</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP6_SHIFT                     6</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58c0b8530dc23889508df4f74eeb79d9"> 1303</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb65c15234320306afb9d8fd3b9b7df1"> 1304</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP5_SHIFT                     8</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad77e25d3dc53ceb710cdd7313d51d858"> 1305</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac831b6006b038a824dec0cd071d8227c"> 1306</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP5_SHIFT                     9</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga08ac369cc837b8eb1b8f2803059d4e7f"> 1307</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7dfd2726a83114fdeb86c84628135ed3"> 1308</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP5_SHIFT                     10</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga525af3e202e2033f1f7561277989b760"> 1309</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5b654374c7c4e22ef97005746f343009"> 1310</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP4_SHIFT                     12</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacd70ba34033f811730f1ccb84daf0201"> 1311</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a3e77be99e75550503f7c5b71f3f338"> 1312</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP4_SHIFT                     13</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga14d029515875232b727e36844ecc8249"> 1313</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9fc76b0cb29d106a835ef7905978be39"> 1314</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP4_SHIFT                     14</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6d28a3c9779892919330279a33555751"> 1315</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabfa8070a81960bcd605ec46272af76dd"> 1316</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP3_SHIFT                     16</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae951389caa46549b62841e9432e83f03"> 1317</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga146dd3037916720c4f86c5ea5668379d"> 1318</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP3_SHIFT                     17</span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac60a0419b4cba60bb36772a82aad04de"> 1319</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5d793a831a5ea278d46d9cb639eae572"> 1320</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP3_SHIFT                     18</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad15af493ee1cb5349eb13c39a0f8aaf4"> 1321</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3e6b0078d445ab5ccef3399bb7d2080"> 1322</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP2_SHIFT                     20</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad7134b017c58391217c18adcf22193b7"> 1323</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae090abb4397607dfbc9aed6a3f76196b"> 1324</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP2_SHIFT                     21</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd46aded4717f92367f67dcb6a2d9997"> 1325</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabc851a97b4b79dcaea4dd6bb31eb4241"> 1326</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP2_SHIFT                     22</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga569fcf266897909dfb3772a44caed513"> 1327</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafd96ab7fddfae6d60efd93e20fc5512c"> 1328</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP1_SHIFT                     24</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9f25421d89e73f7449650d855a71f812"> 1329</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad5745b23dd48b7ff19410ee5a1e7d6b7"> 1330</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP1_SHIFT                     25</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga31b6d5109d958dbc8d34e46e5ab49db2"> 1331</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8d72f95920b7643efb797ce7c78bd110"> 1332</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP1_SHIFT                     26</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa7d99491b3e824cf86d22211d28ec36a"> 1333</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaab4c4798ee2231b2e398cf39674305b6"> 1334</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_TP0_SHIFT                     28</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga84cec7a6c9667f54a37bba5beb64e032"> 1335</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga92388c5bbb649738993d066ce8755f2b"> 1336</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_WP0_SHIFT                     29</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeeebe0a8259e971ab63d9ce8a1576bd2"> 1337</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga46922ecc0b641603107573cba7a84dc1"> 1338</a></span>&#160;<span class="preprocessor">#define AIPS_PACRM_SP0_SHIFT                     30</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">/* PACRN Bit Fields */</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaec5f089f628c32d399bbe6ed2e3dfcc9"> 1340</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga04cafa9eff42e145fece56b997ae83ee"> 1341</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP7_SHIFT                     0</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1000a4bd55fe0e5f30e82344f18c24c5"> 1342</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga862ae8fd2cdce6bb58dbf89582326cbc"> 1343</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP7_SHIFT                     1</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga02b86628ee62e44f1c4bae10dbeeb500"> 1344</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5f23eed2592489a9bd76ec02a605543c"> 1345</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP7_SHIFT                     2</span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga39db1c7c1a844ffb28fd18c7998151dc"> 1346</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4e7c7417b38f6de076b3c76bad53d7f0"> 1347</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP6_SHIFT                     4</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga60ce08776f9b4b2c1f2b97c279351d6b"> 1348</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3df369e663b60077a88591cdb98c780b"> 1349</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP6_SHIFT                     5</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga611c21250d3290b69492bd5ba1a40c7b"> 1350</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a5a16d7fa003c043c7f1c41ba468bf4"> 1351</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP6_SHIFT                     6</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad5db6c4a33eff5513411fc0963849edf"> 1352</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2e7c03677eeff2daa9926ac1f0b6bfda"> 1353</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP5_SHIFT                     8</span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabcdd591eca41f2e63a6e50bf73291083"> 1354</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7fabc3d9ea2f6588f94d846c8677b6e1"> 1355</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP5_SHIFT                     9</span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga62e75ecd188c07b80c9f807982473e2d"> 1356</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7dbc47af9d1289544e2a1ac0155ba0f9"> 1357</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP5_SHIFT                     10</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga30d8eb4cebed93c5cbd56602e105b295"> 1358</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7338e6e34350f2343815aadd2faf2cd7"> 1359</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP4_SHIFT                     12</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae55014188b7dc2d8ef139ebb56b99355"> 1360</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7345147db87018f9e9d78b4cd809ad23"> 1361</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP4_SHIFT                     13</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ffd04c2bf3e71c90eafa15c3c3bc0d0"> 1362</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad4a8b0c3528615eb84ca621032b40772"> 1363</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP4_SHIFT                     14</span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58cfff9e5dcd1703087acc7851c4972c"> 1364</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga423982e142cabf99266c1e2412c6d559"> 1365</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP3_SHIFT                     16</span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad77fad4a80d659ad3aa753fe2c7ff7be"> 1366</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad54c0f7e77c172141f608dab604bed96"> 1367</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP3_SHIFT                     17</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3a05b95b3d764b856f9731c5c1fb5b4c"> 1368</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3aa6dd43b0bf34f36ad895cf07ebd3b2"> 1369</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP3_SHIFT                     18</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga42c229b1d1a656e908140ce42f69dea0"> 1370</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga55264ac15000e7a65c1b3ece9ce50c2a"> 1371</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP2_SHIFT                     20</span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga808a3a41e8c2169a806b5b8376dcfe72"> 1372</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8a5a52975a1ef41510845556222bc10d"> 1373</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP2_SHIFT                     21</span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3d358a7ce59552bbd61d80ea13e0af33"> 1374</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga40c250cc4e6aea6ff7114e697930dbcb"> 1375</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP2_SHIFT                     22</span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga635455c5582700c509c92e57da0d2951"> 1376</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga180bcf6b74808060fb32888e0c55df14"> 1377</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP1_SHIFT                     24</span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacb6bc84650cdad0c9becba836de9cf45"> 1378</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac732c81bbc1619d8d0da6895ab7866f4"> 1379</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP1_SHIFT                     25</span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae9c06e20322a0251ebd7bbf695918655"> 1380</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga85a1c85ee827d9dda3387b3c49c494a8"> 1381</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP1_SHIFT                     26</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafa65d16a8ef57d9863108502ee7ec35e"> 1382</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaca5165b8816e465b136db3c0cec9c8dd"> 1383</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_TP0_SHIFT                     28</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf3c361cda4815ea73ef80bfe50d0f30a"> 1384</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga38fa165b25262b49b3be41ab2d5fc5d5"> 1385</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_WP0_SHIFT                     29</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga76f688ae6b2df7fdaaa93fc06eed26b6"> 1386</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf2360431fcaf89041736329326fdc97a"> 1387</a></span>&#160;<span class="preprocessor">#define AIPS_PACRN_SP0_SHIFT                     30</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">/* PACRO Bit Fields */</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6ed27808ffde1c176ac8af849f0e77c2"> 1389</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafb00e6dfdae9ad5ff353e7c124b4368f"> 1390</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP7_SHIFT                     0</span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad48f775abbe6de940785427239a3af79"> 1391</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad1562f6be1339b36db265b158b849511"> 1392</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP7_SHIFT                     1</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gacda873f6c87c192f4ed85a919856649d"> 1393</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad3593cdd8cb81926913e6af6f816c401"> 1394</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP7_SHIFT                     2</span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1a1bdb1b8c9110cde5b987dc1cdc1380"> 1395</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga5cf166614d988c7101ccc27e9fe50746"> 1396</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP6_SHIFT                     4</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga80cf9bbd9536b212c1831edd730fea5e"> 1397</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga91a69e07f7a2a28035365e0961656fb8"> 1398</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP6_SHIFT                     5</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4c1726b597450aeeea537323351f8878"> 1399</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab16b610d85d52bc44b5e2d9bde7dd28b"> 1400</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP6_SHIFT                     6</span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1b5d425f3cde743399cb80de98329d2e"> 1401</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad9a64afa78dd9a291ca4bc472c1bf694"> 1402</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP5_SHIFT                     8</span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga95752e7b11350c5a4586c9d3e57d900f"> 1403</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga6dba5afed3c539f8ad60a9331e70f5c0"> 1404</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP5_SHIFT                     9</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7ee1ccc7f3d578740f1c6dd77b1d69f6"> 1405</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga50daadd4766d154f7b7dedbd7dd3e825"> 1406</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP5_SHIFT                     10</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaea0a9c2e455440f621b177240817ad82"> 1407</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga567678fffb209ca17cea5e5ec517e5a8"> 1408</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP4_SHIFT                     12</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga021b41a7b5cfdb145c033a83a87fad8b"> 1409</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1e3cb78aad9c9882c190224670284e04"> 1410</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP4_SHIFT                     13</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf193f34c00b613e0b769c0a8d8e0245a"> 1411</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae2ef9022fbf95acb3e50dee286546b3e"> 1412</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP4_SHIFT                     14</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga993a8f51e70e4108a24bf96336050136"> 1413</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga355a74c44c769797ffc72a0ff1d55a75"> 1414</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP3_SHIFT                     16</span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaeb33df674806cf9074684fc234adba3a"> 1415</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8f9139cc9fc7c0c5d65c246c78857bed"> 1416</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP3_SHIFT                     17</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gad13bb308b2282ee4490af56fb40a076a"> 1417</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafa8a0c0600098f63e8e87911043de6ff"> 1418</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP3_SHIFT                     18</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2d960342689efa66853c4197932feef2"> 1419</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga97553189904ef25430ecdc72a8c2f5d3"> 1420</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP2_SHIFT                     20</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4dfb64bd463f84591d6040388c7caf87"> 1421</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1773aa6de3588e8e57376ab3e2d4545d"> 1422</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP2_SHIFT                     21</span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga808d6652239c69efc277cac5a0c8475f"> 1423</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7b67fb0767452471cc1ad1afc9d5e142"> 1424</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP2_SHIFT                     22</span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga26b62ac3d6a4b73a5ab591d34080d80e"> 1425</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gafaf4aa774127fcacd3a95c5923d44742"> 1426</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP1_SHIFT                     24</span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga228678b7f73628883ad2b57f3127fe3c"> 1427</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7e390e7dbe191ee0be76d3a3363053a3"> 1428</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP1_SHIFT                     25</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9329c0cf43e281b1360d8e33fe2a3bbc"> 1429</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga99565adc81e770760009c005553da53f"> 1430</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP1_SHIFT                     26</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4f6de33166491a5b7c295151de0113e2"> 1431</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gadd58dae5c16f3b62ee7266eea13421ab"> 1432</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_TP0_SHIFT                     28</span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaebfaa790eb3e309083d6accd3db7130f"> 1433</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga899da6b4930497e4f7c236c66ba5675e"> 1434</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_WP0_SHIFT                     29</span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae111c6dd6b157819d492adaad93d3808"> 1435</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga79d6c2d1da36742105657a59faba869d"> 1436</a></span>&#160;<span class="preprocessor">#define AIPS_PACRO_SP0_SHIFT                     30</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">/* PACRP Bit Fields */</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4de7c83f4b93cd32b27b9b6a6ce21b9e"> 1438</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP7_MASK                      0x1u</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1c553dab75f6ee70910eb46864ce7ac8"> 1439</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP7_SHIFT                     0</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga59ca0ed1637115a15dfa3974b9872dd6"> 1440</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP7_MASK                      0x2u</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabbd49dc86ea00669bb8ba1744e579c03"> 1441</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP7_SHIFT                     1</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga81da12637e719c21a73493ac4a44bdea"> 1442</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP7_MASK                      0x4u</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2ffa5c9fa40b0c9b3267f0ef13acc087"> 1443</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP7_SHIFT                     2</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0b1ea4ed794941ae97f7f2be0ea65427"> 1444</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP6_MASK                      0x10u</span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga7a8a401a03185a528c081b17e67d1e5a"> 1445</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP6_SHIFT                     4</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaa181833677269257bf0fc70b7270a2f"> 1446</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP6_MASK                      0x20u</span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga4eb7f8811bf2e3ad6fb5b3552458516c"> 1447</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP6_SHIFT                     5</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga394bf105aacadd02a6777b02f67e0286"> 1448</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP6_MASK                      0x40u</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga0b5fe1afed2bb2bd50b290e3e72123b2"> 1449</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP6_SHIFT                     6</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaaafd0539ff74a25155aee7baf8f4761d"> 1450</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP5_MASK                      0x100u</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga428c59293f17353646fea430ea142017"> 1451</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP5_SHIFT                     8</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga41f5bcc705aea7600c19b1a5f3da2ee3"> 1452</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP5_MASK                      0x200u</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae089938f16a1b014f0dd172535e0d418"> 1453</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP5_SHIFT                     9</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga417937751571d5f3426a8f02a6406aef"> 1454</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP5_MASK                      0x400u</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf6535fa3d254253a1bb0dac72796e1f7"> 1455</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP5_SHIFT                     10</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga78daf2bc4ad19eadf58de719a466b87d"> 1456</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP4_MASK                      0x1000u</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga00cdcab12af98d3c42d071df71e20b7e"> 1457</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP4_SHIFT                     12</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga1ea7a82baa59217dee1c7425c4c9f09c"> 1458</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP4_MASK                      0x2000u</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf0b846f0a6dcd6dc96045580bb578f6d"> 1459</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP4_SHIFT                     13</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa53802c0000d93bfccabff80ebdc4379"> 1460</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP4_MASK                      0x4000u</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2854b8f1a3b7159f5fbe78acf4d338e0"> 1461</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP4_SHIFT                     14</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf1c40684637fb36538388c7d9ae4192b"> 1462</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP3_MASK                      0x10000u</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga938aa37f918dbb9c61211fbf67c91d70"> 1463</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP3_SHIFT                     16</span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gae9e67468670f95fca4da3cc6f9c69f43"> 1464</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP3_MASK                      0x20000u</span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga9c72ab23c522648ec97928417aa2dc6b"> 1465</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP3_SHIFT                     17</span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga05e5550f34b203ff5d430797fb401ef7"> 1466</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP3_MASK                      0x40000u</span></div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga8509885d738e9c5c091ae0a8517558b6"> 1467</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP3_SHIFT                     18</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabbf84d32f844ae913a51937ca5fa690d"> 1468</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP2_MASK                      0x100000u</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gac3b6d0afb09bc7189cc8dedbdadb786e"> 1469</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP2_SHIFT                     20</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaf7f22f436d3d6587799302a87b7013d2"> 1470</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP2_MASK                      0x200000u</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga71a6e2fdd8459cd3104879db97c51b55"> 1471</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP2_SHIFT                     21</span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaad5030229911dedc5d1128a6e46ff0cb"> 1472</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP2_MASK                      0x400000u</span></div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga34cbbd43766ea51cdbe60858d5e612d5"> 1473</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP2_SHIFT                     22</span></div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga2fe235c806d77fa5d23c0fcac9049290"> 1474</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP1_MASK                      0x1000000u</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gaa40b9ae55dc39d99d8dba579a1093059"> 1475</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP1_SHIFT                     24</span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga28739fcab59849c84a714dc0b1ec4a01"> 1476</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP1_MASK                      0x2000000u</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga26d8115081f73e0b31140ab74bcc3d83"> 1477</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP1_SHIFT                     25</span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga73ee2c6cd93e9f7c8a6216bdd6ca4330"> 1478</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP1_MASK                      0x4000000u</span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga19261bb611a66112d7d17cf1e942fa5f"> 1479</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP1_SHIFT                     26</span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga58167e13d9a50947df0c63e79f87c9e0"> 1480</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP0_MASK                      0x10000000u</span></div><div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gab7fea023f2746f87bebf27a1312ffb93"> 1481</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_TP0_SHIFT                     28</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga15c748d4323aac6208af46708fda04e2"> 1482</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP0_MASK                      0x20000000u</span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga3c468139bdd369cd7d3a4c12f0fac6cd"> 1483</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_WP0_SHIFT                     29</span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#gabb3f22e5206c6f209190a7d8e9c2ce19"> 1484</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP0_MASK                      0x40000000u</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___masks.html#ga65473ffce7621c988b3092e426359c51"> 1485</a></span>&#160;<span class="preprocessor">#define AIPS_PACRP_SP0_SHIFT                     30</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160; <span class="comment">/* end of group AIPS_Register_Masks */</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment">/* AIPS - Peripheral instance base addresses */</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral.html#ga6affb22d1dff0d01c843913f33f1c1a9"> 1494</a></span>&#160;<span class="preprocessor">#define AIPS0_BASE_PTR                           ((AIPS_MemMapPtr)0x40000000u)</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___a_i_p_s___peripheral.html#gab38278851053aa66f9683ed8707e23bc"> 1496</a></span>&#160;<span class="preprocessor">#define AIPS1_BASE_PTR                           ((AIPS_MemMapPtr)0x40080000u)</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">   -- AIPS - Register accessor macros</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">/* AIPS - Register instance definitions */</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">/* AIPS0 */</span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga41bb0ce77a71c841504362985bac06d6"> 1510</a></span>&#160;<span class="preprocessor">#define AIPS0_MPRA                               AIPS_MPRA_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga6567afc8512229ae0e8fa1c13de5e80d"> 1511</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRA                              AIPS_PACRA_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gaf0044809fbb0507944350e5e21ace986"> 1512</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRB                              AIPS_PACRB_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga31b44f92b51c6a7cb06b35a5ba8e6b0c"> 1513</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRC                              AIPS_PACRC_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga7e51ff449d73e681a79f0b034a50202d"> 1514</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRD                              AIPS_PACRD_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga1599e2e22be38e704bb7d6e5ae11e618"> 1515</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRE                              AIPS_PACRE_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gab5b6a5638fe74d82daaa4f9147c94a35"> 1516</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRF                              AIPS_PACRF_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga30405c3ca9f75598e0f8e2ad6a1a12c2"> 1517</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRG                              AIPS_PACRG_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga058a96c9c047664a93d0e69612f1f215"> 1518</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRH                              AIPS_PACRH_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga517cf02cb2728b47beefb54bf9b2c7d9"> 1519</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRI                              AIPS_PACRI_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gac89286607c0e41fd439f3766780fa161"> 1520</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRJ                              AIPS_PACRJ_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gab13c7d1015915afbf0b35ab7642e4c7c"> 1521</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRK                              AIPS_PACRK_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gadae0e4785f530a6eb3ed1cbbc87ee4af"> 1522</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRL                              AIPS_PACRL_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga4b67f884f0dfdf26915ea283daab228e"> 1523</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRM                              AIPS_PACRM_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga4a3048c394f410aab18ed4c9622bdc5f"> 1524</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRN                              AIPS_PACRN_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga60acba15052dac311067064e9a5cd136"> 1525</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRO                              AIPS_PACRO_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga7de1bbcf09ca6ebb6e76f54d3de13868"> 1526</a></span>&#160;<span class="preprocessor">#define AIPS0_PACRP                              AIPS_PACRP_REG(AIPS0_BASE_PTR)</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment">/* AIPS1 */</span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gaf9dbf1f8dbab28c8082de54a77f306f2"> 1528</a></span>&#160;<span class="preprocessor">#define AIPS1_MPRA                               AIPS_MPRA_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga492ceb394a04ccf3bc71c6a6fc961a28"> 1529</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRA                              AIPS_PACRA_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gafbb63f3a520d08a0281d086882b48f0d"> 1530</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRB                              AIPS_PACRB_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gad903bc13be0cbb116786b7ec5aa09d57"> 1531</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRC                              AIPS_PACRC_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga8206164613c03cbd54d23c9e6c0576f3"> 1532</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRD                              AIPS_PACRD_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga072046153deed3e3b0eed6ab67f19aff"> 1533</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRE                              AIPS_PACRE_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gac2de83ff76199b5ccc9503e75806226b"> 1534</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRF                              AIPS_PACRF_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga976d2ad48b2f1d19485856545a20b03d"> 1535</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRG                              AIPS_PACRG_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga394cbb4c4d4588a85b5983c99f95ac9a"> 1536</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRH                              AIPS_PACRH_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga13cf30e901682810f7c7df8759358bf9"> 1537</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRI                              AIPS_PACRI_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gaa036ec63a2228e6a24246c33616752ed"> 1538</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRJ                              AIPS_PACRJ_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gaa29d404209b8e7cbd9c4690868dc0d10"> 1539</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRK                              AIPS_PACRK_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga5ac8ddf7e50abe4a946e8918e7f81118"> 1540</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRL                              AIPS_PACRL_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga223de011aef7821b8a36a9d7effb4d17"> 1541</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRM                              AIPS_PACRM_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gad9fccad02ee0ca573f43b80d2d57108d"> 1542</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRN                              AIPS_PACRN_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#ga52d5b9830bfd7cbaaba6599ceb788a74"> 1543</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRO                              AIPS_PACRO_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group___a_i_p_s___register___accessor___macros.html#gad8012e5cb4cf7d6dfb0e76e11974d4d0"> 1544</a></span>&#160;<span class="preprocessor">#define AIPS1_PACRP                              AIPS_PACRP_REG(AIPS1_BASE_PTR)</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160; <span class="comment">/* end of group AIPS_Register_Accessor_Macros */</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160; <span class="comment">/* end of group AIPS_Peripheral */</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">   -- AXBS</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_a_x_b_s___mem_map.html">AXBS_MemMap</a> {</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x100 */</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PRS;                                    </div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[12];</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CRS;                                    </div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[236];</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  } SLAVE[5];</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[768];</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MGPCR0;                                 </div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[252];</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MGPCR1;                                 </div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[252];</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MGPCR2;                                 </div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[508];</div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___mem_map.html#aa612f4c47ff1bbd854bacda326b25aea"> 1580</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_x_b_s___mem_map.html#aa612f4c47ff1bbd854bacda326b25aea">MGPCR4</a>;                                 </div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___mem_map.html#aa163ab2918180ca89176ceb13b329716"> 1581</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[252];</div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="struct_a_x_b_s___mem_map.html#acb7e6f493df6513d2eca0df6a7f8f3ed"> 1582</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_a_x_b_s___mem_map.html#acb7e6f493df6513d2eca0df6a7f8f3ed">MGPCR5</a>;                                 </div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___a_x_b_s___peripheral.html#ga8f768bd75d5c94d51b05e9ef4a38ea33">AXBS_MemMapPtr</a>;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">   -- AXBS - Register accessor macros</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">/* AXBS - Register accessors */</span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gadfe35678a94e899b6b19386de08d3472"> 1596</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_REG(base,index)                 ((base)-&gt;SLAVE[index].PRS)</span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga77c6588049d7ae23bbfd8c643a5adbed"> 1597</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_REG(base,index)                 ((base)-&gt;SLAVE[index].CRS)</span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga73d5437b701295ca86a3c050a866cf37"> 1598</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_REG(base)                    ((base)-&gt;MGPCR0)</span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gacbc3fc10e92190984302e2c4426afdd9"> 1599</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_REG(base)                    ((base)-&gt;MGPCR1)</span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gab08d4773427a7ffad127e4fc1c6cc024"> 1600</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_REG(base)                    ((base)-&gt;MGPCR2)</span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga90e0d4d501d3b780839f0b6b2abb7f74"> 1601</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_REG(base)                    ((base)-&gt;MGPCR4)</span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga4cd80d50972f855787c94c536aa9bf83"> 1602</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_REG(base)                    ((base)-&gt;MGPCR5)</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160; <span class="comment">/* end of group AXBS_Register_Accessor_Macros */</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">   -- AXBS Register Masks</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">/* PRS Bit Fields */</span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga9e794f0ace10f0e077a92ce9f5abbb41"> 1619</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M0_MASK                         0x7u</span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga86a8f40f6a5d45cd4868dce4833a17d5"> 1620</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M0_SHIFT                        0</span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga6a2c79e55f5424e6d4e863a6f51c8250"> 1621</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M0(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M0_SHIFT))&amp;AXBS_PRS_M0_MASK)</span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga69131fbb37b2a3eef0e0f135e265e1c0"> 1622</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M1_MASK                         0x70u</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab293a628aa64a93c04ba49fd27326592"> 1623</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M1_SHIFT                        4</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga6ae77cbf64e41e6732945b6315dd3a7e"> 1624</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M1_SHIFT))&amp;AXBS_PRS_M1_MASK)</span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gacd2feac8facc9d0b21f438eef172fd81"> 1625</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M2_MASK                         0x700u</span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gacf78955a5852e31c71c1542d873df6b3"> 1626</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M2_SHIFT                        8</span></div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga62c82426cf92f9a2296ab84014ee8096"> 1627</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M2(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M2_SHIFT))&amp;AXBS_PRS_M2_MASK)</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab4b4274fe732ec08377a17c98fcb3c89"> 1628</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M3_MASK                         0x7000u</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf63a98f7cff8ba76061096736d5fa14e"> 1629</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M3_SHIFT                        12</span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga2fa3a214a6e094d0460b17d28fe0754f"> 1630</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M3(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M3_SHIFT))&amp;AXBS_PRS_M3_MASK)</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga489c3dd8930bf3ada2f36146c4e3bc61"> 1631</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M4_MASK                         0x70000u</span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaa5c41d2e8da4620d83b63f9ffb3878cd"> 1632</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M4_SHIFT                        16</span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga41c0afaf3c47955a57a3628fb431d892"> 1633</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M4(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M4_SHIFT))&amp;AXBS_PRS_M4_MASK)</span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga6fe3afeef7171b168ddfa8341c88b0dc"> 1634</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M5_MASK                         0x700000u</span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gabbebbaa7c8027c5ce2bfc3796cbdaac1"> 1635</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M5_SHIFT                        20</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gacbfcf23c1f81c3c93331d1573b22502e"> 1636</a></span>&#160;<span class="preprocessor">#define AXBS_PRS_M5(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_PRS_M5_SHIFT))&amp;AXBS_PRS_M5_MASK)</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment">/* CRS Bit Fields */</span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gadfcbad36cb3a462a0ddbb4fd7ec4dc6d"> 1638</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK_MASK                       0x7u</span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga3beb82412a3e9fbd7712210fcb073d73"> 1639</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK_SHIFT                      0</span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga302f38bdb85280705d4d28c1d57467a2"> 1640</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PARK(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_PARK_SHIFT))&amp;AXBS_CRS_PARK_MASK)</span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gae9582bf93b9b0b8fa349ebb7e61ca312"> 1641</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL_MASK                       0x30u</span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga010aca7f5f083633f9a2e1eb1e9e02e3"> 1642</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL_SHIFT                      4</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga82984c98d52f5cbd1335883070044a4e"> 1643</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_PCTL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_PCTL_SHIFT))&amp;AXBS_CRS_PCTL_MASK)</span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga18bef8f761d00bf46b543a96adb7eae3"> 1644</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB_MASK                        0x300u</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga1b37d1aff0c53735798f6de4ead2cf16"> 1645</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB_SHIFT                       8</span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga431c09a03395c796da286f1642490e86"> 1646</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_ARB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_CRS_ARB_SHIFT))&amp;AXBS_CRS_ARB_MASK)</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab93f8320945abd915c31020d4d147d33"> 1647</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_HLP_MASK                        0x40000000u</span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga6cf361c996f63fd5cc169c352971bcd2"> 1648</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_HLP_SHIFT                       30</span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gac511a1f4f6590cd86da388390b2993b5"> 1649</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_RO_MASK                         0x80000000u</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga51572e77d4fe6c519be097a8e6324331"> 1650</a></span>&#160;<span class="preprocessor">#define AXBS_CRS_RO_SHIFT                        31</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="comment">/* MGPCR0 Bit Fields */</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga161e38235a1d3154067e078e559202fd"> 1652</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga2c00c30d63906c765a6df81778e2fb4f"> 1653</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB_SHIFT                   0</span></div><div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga934e66d76e8d9cf8177705cadff67976"> 1654</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR0_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR0_AULB_SHIFT))&amp;AXBS_MGPCR0_AULB_MASK)</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">/* MGPCR1 Bit Fields */</span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaefd2ffd8d80f4eb9fd14f3c5a3a7b629"> 1656</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab45b6c2302bbf061fd1c43d436659bd7"> 1657</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB_SHIFT                   0</span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaec7d467e7988f6765f7d0c5b9fd9f362"> 1658</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR1_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR1_AULB_SHIFT))&amp;AXBS_MGPCR1_AULB_MASK)</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">/* MGPCR2 Bit Fields */</span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga454fa34b9ad3a689e961506a253e3775"> 1660</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga0e4aa4214fd104e88a02473e0bf30c7f"> 1661</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB_SHIFT                   0</span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga917672f09d862ed9ebb0c5419c7f983a"> 1662</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR2_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR2_AULB_SHIFT))&amp;AXBS_MGPCR2_AULB_MASK)</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment">/* MGPCR4 Bit Fields */</span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#ga0e8cb920fbcfaaefe210dedc102129d1"> 1664</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaf8f91ac5ba555a8dc2a1733463145139"> 1665</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB_SHIFT                   0</span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gae631564e93f8f913be498e840021e642"> 1666</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR4_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR4_AULB_SHIFT))&amp;AXBS_MGPCR4_AULB_MASK)</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">/* MGPCR5 Bit Fields */</span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gaea6c5a570e0ec08d6419d8da4e6d82fd"> 1668</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB_MASK                    0x7u</span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab23b7b12e97e5a14e012697fc5b4ee49"> 1669</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB_SHIFT                   0</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___masks.html#gab7a9cbbe6c77b5c5253038b39e592f40"> 1670</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR5_AULB(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;AXBS_MGPCR5_AULB_SHIFT))&amp;AXBS_MGPCR5_AULB_MASK)</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160; <span class="comment">/* end of group AXBS_Register_Masks */</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">/* AXBS - Peripheral instance base addresses */</span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___a_x_b_s___peripheral.html#gacbbf56489b86d1ddb3e0ac291922a56d"> 1679</a></span>&#160;<span class="preprocessor">#define AXBS_BASE_PTR                            ((AXBS_MemMapPtr)0x40004000u)</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">   -- AXBS - Register accessor macros</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">/* AXBS - Register instance definitions */</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment">/* AXBS */</span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga51c41c430b9e769dba2e453a898544ec"> 1693</a></span>&#160;<span class="preprocessor">#define AXBS_PRS0                                AXBS_PRS_REG(AXBS_BASE_PTR,0)</span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga343bbf238fb15bc5de1481fec8042f4f"> 1694</a></span>&#160;<span class="preprocessor">#define AXBS_CRS0                                AXBS_CRS_REG(AXBS_BASE_PTR,0)</span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga5db2867317f2f0262d0635d9ab20d9be"> 1695</a></span>&#160;<span class="preprocessor">#define AXBS_PRS1                                AXBS_PRS_REG(AXBS_BASE_PTR,1)</span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gad0361038aca1afb8d2d407dcdec63f25"> 1696</a></span>&#160;<span class="preprocessor">#define AXBS_CRS1                                AXBS_CRS_REG(AXBS_BASE_PTR,1)</span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gab63cdae0c060943d74206236a1c1bdb9"> 1697</a></span>&#160;<span class="preprocessor">#define AXBS_PRS2                                AXBS_PRS_REG(AXBS_BASE_PTR,2)</span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga17bf3ea775d0e2ae04c0e04bbd94da6c"> 1698</a></span>&#160;<span class="preprocessor">#define AXBS_CRS2                                AXBS_CRS_REG(AXBS_BASE_PTR,2)</span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga0ee4fbd111f2bc66090137e19a5144c2"> 1699</a></span>&#160;<span class="preprocessor">#define AXBS_PRS3                                AXBS_PRS_REG(AXBS_BASE_PTR,3)</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gaf4e752b185c88a4aaae2c13cb66d7252"> 1700</a></span>&#160;<span class="preprocessor">#define AXBS_CRS3                                AXBS_CRS_REG(AXBS_BASE_PTR,3)</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gae836c4bff452bdbdb82178d026935fb9"> 1701</a></span>&#160;<span class="preprocessor">#define AXBS_PRS4                                AXBS_PRS_REG(AXBS_BASE_PTR,4)</span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga7a1f3bbd11248d965c5118709ddb5516"> 1702</a></span>&#160;<span class="preprocessor">#define AXBS_CRS4                                AXBS_CRS_REG(AXBS_BASE_PTR,4)</span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga55c0ba761150814fcd2a4a04089b1ed5"> 1703</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR0                              AXBS_MGPCR0_REG(AXBS_BASE_PTR)</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga97c9483a4ad8f53f0c2b52e2e10fcd50"> 1704</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR1                              AXBS_MGPCR1_REG(AXBS_BASE_PTR)</span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga7a659911cdb22e0a1f630eb30502090c"> 1705</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR2                              AXBS_MGPCR2_REG(AXBS_BASE_PTR)</span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gae3f8cd76e1859270c547ecbd1c30f079"> 1706</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR4                              AXBS_MGPCR4_REG(AXBS_BASE_PTR)</span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#gac7bb0cca5fc0f31eb9842e7fd07cb1e4"> 1707</a></span>&#160;<span class="preprocessor">#define AXBS_MGPCR5                              AXBS_MGPCR5_REG(AXBS_BASE_PTR)</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">/* AXBS - Register array accessors */</span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga62bcd3b1a0e6baa9daf5bfb57430422b"> 1710</a></span>&#160;<span class="preprocessor">#define AXBS_PRS(index)                          AXBS_PRS_REG(AXBS_BASE_PTR,index)</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___a_x_b_s___register___accessor___macros.html#ga4a8510c9fc2b213af3b61317c78f3252"> 1711</a></span>&#160;<span class="preprocessor">#define AXBS_CRS(index)                          AXBS_CRS_REG(AXBS_BASE_PTR,index)</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160; <span class="comment">/* end of group AXBS_Register_Accessor_Macros */</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160; <span class="comment">/* end of group AXBS_Peripheral */</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">   -- CAN</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_c_a_n___mem_map.html">CAN_MemMap</a> {</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MCR;                                    </div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CTRL1;                                  </div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TIMER;                                  </div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RXMGMASK;                               </div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RX14MASK;                               </div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RX15MASK;                               </div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ECR;                                    </div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ESR1;                                   </div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> IMASK2;                                 </div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> IMASK1;                                 </div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> IFLAG2;                                 </div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> IFLAG1;                                 </div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CTRL2;                                  </div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ESR2;                                   </div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[8];</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CRCR;                                   </div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RXFGMASK;                               </div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RXFIR;                                  </div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[48];</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x80, array step: 0x10 */</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CS;                                     </div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="k20_2bsp_2board__info_8h.html#a77ceac8d6af195fe72f95f6afd87c45e">ID</a>;                                     </div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> WORD0;                                  </div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> WORD1;                                  </div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  } MB[16];</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[1792];</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RXIMR[16];                              </div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___c_a_n___peripheral.html#gadc219505f1f3c5212d1e670b3d57d9b6">CAN_MemMapPtr</a>;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">   -- CAN - Register accessor macros</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="comment">/* CAN - Register accessors */</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga266f3270836a0e2113e665b27e8469c3"> 1775</a></span>&#160;<span class="preprocessor">#define CAN_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gacb8258cf058657f2e55abcfb40b99344"> 1776</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_REG(base)                      ((base)-&gt;CTRL1)</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga1fed1cd31d16a8d3472d1f4f424b4fc8"> 1777</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_REG(base)                      ((base)-&gt;TIMER)</span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gadda1f2634abb5b3f2d33cd29632be22e"> 1778</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_REG(base)                   ((base)-&gt;RXMGMASK)</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf9d566ee0a69baad94e2c8c8ae19b832"> 1779</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_REG(base)                   ((base)-&gt;RX14MASK)</span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga005001dc3329b0e1fb9488ebf352e109"> 1780</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_REG(base)                   ((base)-&gt;RX15MASK)</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaea1f06ad20b64003714c92898b52e990"> 1781</a></span>&#160;<span class="preprocessor">#define CAN_ECR_REG(base)                        ((base)-&gt;ECR)</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga1aa0d53df307e5204e551bcd363f01e8"> 1782</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_REG(base)                       ((base)-&gt;ESR1)</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gade3a98dd75556ce2b6f1eb832e6e0824"> 1783</a></span>&#160;<span class="preprocessor">#define CAN_IMASK2_REG(base)                     ((base)-&gt;IMASK2)</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga80231dca89e90952e2e8e7b3b11da333"> 1784</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_REG(base)                     ((base)-&gt;IMASK1)</span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga3266d1a00bf3a4fc3c464e9992bbd20c"> 1785</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG2_REG(base)                     ((base)-&gt;IFLAG2)</span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga516d5bdd31eb73adc70fcd9e8db6d6a7"> 1786</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_REG(base)                     ((base)-&gt;IFLAG1)</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga3c0ddaade29c100875426d48d55b2d86"> 1787</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_REG(base)                      ((base)-&gt;CTRL2)</span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac7a8b908fcbf6e6ab0e1334e4fc016c2"> 1788</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_REG(base)                       ((base)-&gt;ESR2)</span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga0521321bfb9492998974d3ad267a8141"> 1789</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_REG(base)                       ((base)-&gt;CRCR)</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaba4437c8c233beb2457cd30d2be5defa"> 1790</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_REG(base)                   ((base)-&gt;RXFGMASK)</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga87e42ff030ce54ff9e1a0c09c05ad4de"> 1791</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_REG(base)                      ((base)-&gt;RXFIR)</span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac99a637d119cf05e14250a1465275522"> 1792</a></span>&#160;<span class="preprocessor">#define CAN_CS_REG(base,index)                   ((base)-&gt;MB[index].CS)</span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga081389bb65f5ba1945fa2984d057044e"> 1793</a></span>&#160;<span class="preprocessor">#define CAN_ID_REG(base,index)                   ((base)-&gt;MB[index].ID)</span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gab486ab7c313c1c3ab3ea1d146a4e4597"> 1794</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_REG(base,index)                ((base)-&gt;MB[index].WORD0)</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gabea0fd7f957d3c4e7770f1670aff54dc"> 1795</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_REG(base,index)                ((base)-&gt;MB[index].WORD1)</span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gabcdb674583aff011e9cae0837f6abd5a"> 1796</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_REG(base,index)                ((base)-&gt;RXIMR[index])</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160; <span class="comment">/* end of group CAN_Register_Accessor_Macros */</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">   -- CAN Register Masks</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga86b59c74c0b9f310c3922c7c8c04dd03"> 1813</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_MASK                       0x7Fu</span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0807275385d5041baeca3bb7ddb4bdf5"> 1814</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB_SHIFT                      0</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7d840ec6bea7287110c94cda3613bb7d"> 1815</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MAXMB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_MAXMB_SHIFT))&amp;CAN_MCR_MAXMB_MASK)</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga758ccb033a3d823109f8bf4e23b46827"> 1816</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_MASK                        0x300u</span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae76a75d680b0c33f41429f14132ee78f"> 1817</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM_SHIFT                       8</span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga18ead0b4277d8ce2b1bd4fe80769c46f"> 1818</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IDAM(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_MCR_IDAM_SHIFT))&amp;CAN_MCR_IDAM_MASK)</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf788111bd2bf9a69160d0a0cb713c926"> 1819</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_MASK                         0x1000u</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c610bd65cb9471ad0ca511dbe2c86d4"> 1820</a></span>&#160;<span class="preprocessor">#define CAN_MCR_AEN_SHIFT                        12</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1420cc0cb40d414296a741397ee07116"> 1821</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_MASK                     0x2000u</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaf89fabb5183062196edf8dc4a3f6770"> 1822</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPRIOEN_SHIFT                    13</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad68843c21c6243f255601d8973f4e7eb"> 1823</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_MASK                        0x10000u</span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae30b928fb3ce512c48cb0be04af69acd"> 1824</a></span>&#160;<span class="preprocessor">#define CAN_MCR_IRMQ_SHIFT                       16</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga29b3d428d19a7204c53f56c7467172f1"> 1825</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_MASK                      0x20000u</span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae2513ad87a72bc6f2bb88be59a3e0836"> 1826</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SRXDIS_SHIFT                     17</span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga55186858d9af22af7cc553e03a39a952"> 1827</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DOZE_MASK                        0x40000u</span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9ea9e456a704e4252eddcbd4e68a27ad"> 1828</a></span>&#160;<span class="preprocessor">#define CAN_MCR_DOZE_SHIFT                       18</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga599f0c162d665f019269aace68e3fb17"> 1829</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_MASK                      0x100000u</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3bd209cf2829ba4c96fc00ec18c6e2d6"> 1830</a></span>&#160;<span class="preprocessor">#define CAN_MCR_LPMACK_SHIFT                     20</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga235a7c2b04cfd0765fa2a9313fc1fcd1"> 1831</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_MASK                       0x200000u</span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga728f73a79721a9cc4b1b82ce6eaa74a7"> 1832</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WRNEN_SHIFT                      21</span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf4f1d3d5d5eccf0f03f5f5ed4dc1bba"> 1833</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SLFWAK_MASK                      0x400000u</span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8dc0878396e4d4e4b73deec9cf23b0b1"> 1834</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SLFWAK_SHIFT                     22</span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga00521c6adbee738b0f73380052600203"> 1835</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_MASK                        0x800000u</span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5a448e496f0243c035ddcb70b8a07c4e"> 1836</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SUPV_SHIFT                       23</span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabec15eb427d7b249e72902c35bfc5f6e"> 1837</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_MASK                      0x1000000u</span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga666c7d11b911c7803d94b85ba54a05c3"> 1838</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZACK_SHIFT                     24</span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9b1cfdb7014655d12f0a5ebafb3fc9b"> 1839</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_MASK                     0x2000000u</span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadff8b8b1d5645fca57a02109df3e507b"> 1840</a></span>&#160;<span class="preprocessor">#define CAN_MCR_SOFTRST_SHIFT                    25</span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac42f66e8828cd1923fee14d23ed99986"> 1841</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WAKMSK_MASK                      0x4000000u</span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac10449abdadabddb4aef81457dfb7449"> 1842</a></span>&#160;<span class="preprocessor">#define CAN_MCR_WAKMSK_SHIFT                     26</span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga013a34c0c5b808052d13ed4b9db2af75"> 1843</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_MASK                      0x8000000u</span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga90886e532a436fbd5b6e94e723acd148"> 1844</a></span>&#160;<span class="preprocessor">#define CAN_MCR_NOTRDY_SHIFT                     27</span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad5282ba01498ad05fa9ce4387050f1df"> 1845</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_MASK                        0x10000000u</span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab976a082962ddeb0a7738bc5385b35da"> 1846</a></span>&#160;<span class="preprocessor">#define CAN_MCR_HALT_SHIFT                       28</span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga55cd060ac6cdad670aeb97522a118930"> 1847</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_MASK                        0x20000000u</span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaffab6b0e09ace8e09cb1487dd6639955"> 1848</a></span>&#160;<span class="preprocessor">#define CAN_MCR_RFEN_SHIFT                       29</span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1b55e4024cec7ad30bcba945a70c3383"> 1849</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_MASK                         0x40000000u</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3aac50a6bba3516d60fd881e8a8b069"> 1850</a></span>&#160;<span class="preprocessor">#define CAN_MCR_FRZ_SHIFT                        30</span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaadea43214ec6dcbab21d59988ae401bb"> 1851</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_MASK                        0x80000000u</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga15f1bf3b87536155c2b13f279b06ba93"> 1852</a></span>&#160;<span class="preprocessor">#define CAN_MCR_MDIS_SHIFT                       31</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">/* CTRL1 Bit Fields */</span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0541429f7e3d35ec374c462a83c3ef49"> 1854</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_MASK                   0x7u</span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7eada40e9f9aafd9d58c38b3a3b295b5"> 1855</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG_SHIFT                  0</span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga44e0e76a89da9ed9a1e5d71deb8f3d54"> 1856</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PROPSEG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PROPSEG_SHIFT))&amp;CAN_CTRL1_PROPSEG_MASK)</span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac216e0dd5c6df92a49c15077ca628187"> 1857</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_MASK                       0x8u</span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafd8f79e66670cb6df0d70e93795649c6"> 1858</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LOM_SHIFT                      3</span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga91b1b6502a9996e9639d28760d00ee88"> 1859</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_MASK                      0x10u</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ebb72a42560e1f78bb6f10cfeec8945"> 1860</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LBUF_SHIFT                     4</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2ceb4b7bca561020b4899dd2087e5260"> 1861</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_MASK                      0x20u</span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaff5bfe8a985c0511b72d2518b0bb1708"> 1862</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TSYN_SHIFT                     5</span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga830ac693c34ebcc732acb2649afd87b2"> 1863</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_MASK                   0x40u</span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0c22289dc934d1dcc577a77f1c7130a4"> 1864</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFREC_SHIFT                  6</span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3f5256ab5fbe54468bce422ba7ee4fbf"> 1865</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_MASK                       0x80u</span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51311c5bddb44be7525e317cde09d9b4"> 1866</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_SMP_SHIFT                      7</span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f1140aae7ce80eb8ee0793c3171f841"> 1867</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_MASK                   0x400u</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaaa2935c6f8490bc19c7514f9a3eea5c"> 1868</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RWRNMSK_SHIFT                  10</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga87f6ef900cc1d1a39b28eb8ac2a47493"> 1869</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_MASK                   0x800u</span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf1bd84bad38306a14085dc57cb8728bf"> 1870</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_TWRNMSK_SHIFT                  11</span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c3587074ec8b0646ec8c99f659bc90b"> 1871</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_MASK                       0x1000u</span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga61cd46b497234d979cda54fa0952b848"> 1872</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_LPB_SHIFT                      12</span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga24eac1a19c79f750c2ed88506155179d"> 1873</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_MASK                    0x2000u</span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaba9b9a37df4f732cbd5b994aafe50eed"> 1874</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_CLKSRC_SHIFT                   13</span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga108c8ae37e8122ea29d48b9e68fbcc43"> 1875</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_MASK                    0x4000u</span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga16b53de26664898f76f1cd545181782b"> 1876</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_ERRMSK_SHIFT                   14</span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafda1924bc397205b585b128187af9634"> 1877</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_MASK                   0x8000u</span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9f3df553dda57c9cb36c599ee20bc598"> 1878</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_BOFFMSK_SHIFT                  15</span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga204a1f6435e791f02d599543020b4b15"> 1879</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_MASK                     0x70000u</span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga667a8faa98245aa9fa5afc6e71b7f640"> 1880</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2_SHIFT                    16</span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaca5a6aa4c0a109e51dc0b26f59b840a4"> 1881</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG2(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG2_SHIFT))&amp;CAN_CTRL1_PSEG2_MASK)</span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac32963f42638264064b58687c249c994"> 1882</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_MASK                     0x380000u</span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab92532aaca53b7fae9c2d9d7186e3a91"> 1883</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1_SHIFT                    19</span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1982e1c68b1837d71d6c39be8e5f21b4"> 1884</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PSEG1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PSEG1_SHIFT))&amp;CAN_CTRL1_PSEG1_MASK)</span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10512d44b72e4fcf8fff8052dba9fd3a"> 1885</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_MASK                       0xC00000u</span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6fbcc0f866380f763269138136a2a92e"> 1886</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW_SHIFT                      22</span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3bb08577b4b9ee2cfba3a2f21f840942"> 1887</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_RJW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_RJW_SHIFT))&amp;CAN_CTRL1_RJW_MASK)</span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gad8d384c87d48a3fc0b1ae52949823818"> 1888</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_MASK                   0xFF000000u</span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga762ed1bd89d4db4a6f34a12f8ae0afcf"> 1889</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV_SHIFT                  24</span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae4f2537b17cd4d3cf314a10cec573fbd"> 1890</a></span>&#160;<span class="preprocessor">#define CAN_CTRL1_PRESDIV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL1_PRESDIV_SHIFT))&amp;CAN_CTRL1_PRESDIV_MASK)</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="comment">/* TIMER Bit Fields */</span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa7323a19c6c05a13fdf8489331e9671f"> 1892</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_MASK                     0xFFFFu</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac979f0c3637eddae258cc50c0e9bb9cf"> 1893</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER_SHIFT                    0</span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga48012976326bd0be5c71b2ce472a19ae"> 1894</a></span>&#160;<span class="preprocessor">#define CAN_TIMER_TIMER(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_TIMER_TIMER_SHIFT))&amp;CAN_TIMER_TIMER_MASK)</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">/* RXMGMASK Bit Fields */</span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2d7a5f68a7047b3c535a554cc113ef4b"> 1896</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ace67c70d9f25a27ca39ce78cb0034d"> 1897</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG_SHIFT                    0</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafff55f047dbc3c1e1bccd43c79897c08"> 1898</a></span>&#160;<span class="preprocessor">#define CAN_RXMGMASK_MG(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXMGMASK_MG_SHIFT))&amp;CAN_RXMGMASK_MG_MASK)</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment">/* RX14MASK Bit Fields */</span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4687420a607d4279e24fa93f4b486ec3"> 1900</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e74b131e8180656fe9eb73191b73869"> 1901</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M_SHIFT                 0</span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacbd7b6fc756ed286b025102797e7b562"> 1902</a></span>&#160;<span class="preprocessor">#define CAN_RX14MASK_RX14M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX14MASK_RX14M_SHIFT))&amp;CAN_RX14MASK_RX14M_MASK)</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="comment">/* RX15MASK Bit Fields */</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf81f33076f662d5f4c737076e36e93b7"> 1904</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1420efdd894578fe2a31563c25b58e59"> 1905</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M_SHIFT                 0</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga442945803e790f2d1173abcee249ae7e"> 1906</a></span>&#160;<span class="preprocessor">#define CAN_RX15MASK_RX15M(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RX15MASK_RX15M_SHIFT))&amp;CAN_RX15MASK_RX15M_MASK)</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">/* ECR Bit Fields */</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae4da1b026e86291036b8b7d7e78bffa7"> 1908</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_MASK                    0xFFu</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4f1e9e374563ef6c0502d1a441caf396"> 1909</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT_SHIFT                   0</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga821c6b239c15bbb81da5c7abe4c92841"> 1910</a></span>&#160;<span class="preprocessor">#define CAN_ECR_TXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_TXERRCNT_SHIFT))&amp;CAN_ECR_TXERRCNT_MASK)</span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaed0f3cf7cea69b12a5166e67ad58b98e"> 1911</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_MASK                    0xFF00u</span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8211d5f10448105a549f3f4085813922"> 1912</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT_SHIFT                   8</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafe28c53e9c183d95b4570010e4529a84"> 1913</a></span>&#160;<span class="preprocessor">#define CAN_ECR_RXERRCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ECR_RXERRCNT_SHIFT))&amp;CAN_ECR_RXERRCNT_MASK)</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="comment">/* ESR1 Bit Fields */</span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaebf477ebf4b3df88922476e9ac121e06"> 1915</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_WAKINT_MASK                     0x1u</span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga146781b97b78d98eb3925860a96cf217"> 1916</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_WAKINT_SHIFT                    0</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga18448e13304efd0d4fe37d26c60c3a05"> 1917</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_MASK                     0x2u</span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacee94f8f13909a6e02234076eecda564"> 1918</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ERRINT_SHIFT                    1</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0f997f1d2ad00476745755aa74ce5084"> 1919</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_MASK                    0x4u</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5e04e60e6627e38eaf02023308703a2e"> 1920</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BOFFINT_SHIFT                   2</span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga246ad2ff9dd50d1d6b931b5e42ef90b3"> 1921</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_MASK                         0x8u</span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f5f765579cea7bfb561f84e62b96623"> 1922</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RX_SHIFT                        3</span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6c81fa9d3bec21a97a304319968216a8"> 1923</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_MASK                    0x30u</span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadb93c702b83c1240d7b1a07fba1b33a3"> 1924</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF_SHIFT                   4</span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga660b16c6a75cea6de61b6e6f37cc43ee"> 1925</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FLTCONF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR1_FLTCONF_SHIFT))&amp;CAN_ESR1_FLTCONF_MASK)</span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga29052f7ad6fc3da4cbcd9dce8ffa59f5"> 1926</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_MASK                         0x40u</span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga054c570f7af7ef5b09d3d5f5b3edaa3e"> 1927</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TX_SHIFT                        6</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga68402932c750edd9ad719585c3be03d2"> 1928</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_MASK                       0x80u</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1eccf60cd0f2bf9a3a426f1ff05f8869"> 1929</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_IDLE_SHIFT                      7</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga805a12fba10c76a26fddedeb8634bbe6"> 1930</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_MASK                      0x100u</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga879a6ef8506f66a73cfc185d6814ee4e"> 1931</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RXWRN_SHIFT                     8</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62d716c6701375e3106853152e62a312"> 1932</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_MASK                      0x200u</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga62114b41b2b2c5fb95cedde48d06d361"> 1933</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TXWRN_SHIFT                     9</span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8af394ab6bb4356bc5fa71e2278332ad"> 1934</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_MASK                     0x400u</span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f22b1b4cc45dbd63a5adb638b7c61a2"> 1935</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_STFERR_SHIFT                    10</span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga85fea1af50a657cc862d71d166949cbd"> 1936</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_MASK                     0x800u</span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0efc518d9eecfd7ed1eaefac3fd8ec23"> 1937</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_FRMERR_SHIFT                    11</span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaaafa0a40c19015f5bc060267b18f2433"> 1938</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_MASK                     0x1000u</span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1df87f92bcad133cc7c2677958c95ce4"> 1939</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_CRCERR_SHIFT                    12</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga10e077761a90dda3310ffc53a98569a7"> 1940</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_MASK                     0x2000u</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gabe4b1042038801b2ec9d302339d6869b"> 1941</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_ACKERR_SHIFT                    13</span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd6b78abb7a9321af68208f318c7c116"> 1942</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_MASK                    0x4000u</span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga949e83e6333f8b4ddd5b2fb77585e2e9"> 1943</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT0ERR_SHIFT                   14</span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8a260202c5a157354042a1fba8cbc882"> 1944</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_MASK                    0x8000u</span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2118504746ecc7ba810d5ed44dd7c31f"> 1945</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_BIT1ERR_SHIFT                   15</span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf0e71745a764581c68a93feef2db8602"> 1946</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_MASK                    0x10000u</span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafcbf44277d9766061369a79e2ff761a2"> 1947</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_RWRNINT_SHIFT                   16</span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf6b96813ed300d4649d7daec40351861"> 1948</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_MASK                    0x20000u</span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga651c6aee47d004060a9dbc10369cf784"> 1949</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_TWRNINT_SHIFT                   17</span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga908135f00230ede2890a9db408908d34"> 1950</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_MASK                      0x40000u</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2bd04d8052247b76f7bde4e6d936c0ac"> 1951</a></span>&#160;<span class="preprocessor">#define CAN_ESR1_SYNCH_SHIFT                     18</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="comment">/* IMASK2 Bit Fields */</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9a609dcb1bca8001d83d0c6e4606a454"> 1953</a></span>&#160;<span class="preprocessor">#define CAN_IMASK2_BUFHM_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0d2a12288f44224a38a4d784903838bb"> 1954</a></span>&#160;<span class="preprocessor">#define CAN_IMASK2_BUFHM_SHIFT                   0</span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7842e9875d6cdb9f94beb0ce81cc5f95"> 1955</a></span>&#160;<span class="preprocessor">#define CAN_IMASK2_BUFHM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IMASK2_BUFHM_SHIFT))&amp;CAN_IMASK2_BUFHM_MASK)</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="comment">/* IMASK1 Bit Fields */</span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1cb2f8a12349b014999ace58cd7600c6"> 1957</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac50c90f8a89aa464399090953c634b8a"> 1958</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM_SHIFT                   0</span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae725b30b1ffe087ecf0a1e36e9feb0b0"> 1959</a></span>&#160;<span class="preprocessor">#define CAN_IMASK1_BUFLM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IMASK1_BUFLM_SHIFT))&amp;CAN_IMASK1_BUFLM_MASK)</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">/* IFLAG2 Bit Fields */</span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga20dcde29d52484685d8b0c2bb9ba2ad7"> 1961</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG2_BUFHI_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf26eb008c22bfc3871ef7cb6d87c7774"> 1962</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG2_BUFHI_SHIFT                   0</span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0f3fdf56f15e5cc9a4bf7c37a4ca8fff"> 1963</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG2_BUFHI(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG2_BUFHI_SHIFT))&amp;CAN_IFLAG2_BUFHI_MASK)</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment">/* IFLAG1 Bit Fields */</span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7cae7a414b6cbda0bfd1750a793ef044"> 1965</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO0I_MASK                 0x1Fu</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac55369b6f357dd331ed5c9557eeddb40"> 1966</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO0I_SHIFT                0</span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga381897dc01d35c267b9203dc1e3a2de3"> 1967</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF4TO0I(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF4TO0I_SHIFT))&amp;CAN_IFLAG1_BUF4TO0I_MASK)</span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5ba2a22d90a915a0504e74e0be2ae46e"> 1968</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_MASK                    0x20u</span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4eef45eb97993797f0e4d25d84ae98ae"> 1969</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF5I_SHIFT                   5</span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0aec3c62d96f6f8e8afd046065838df7"> 1970</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_MASK                    0x40u</span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac3a088607f853fdddfc0011293e1c336"> 1971</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF6I_SHIFT                   6</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacc148d0c9e26a80f08110dc2c5045809"> 1972</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_MASK                    0x80u</span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga327609a9678df5c8c34053d43b550422"> 1973</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF7I_SHIFT                   7</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga70c705b79c7bd7451ebdee6bc0ba6f1c"> 1974</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_MASK                0xFFFFFF00u</span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaeb0d9f42c855b318796736ab6cc2de75"> 1975</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I_SHIFT               8</span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4355b6ce0f94c35f6a96ad4ad4165502"> 1976</a></span>&#160;<span class="preprocessor">#define CAN_IFLAG1_BUF31TO8I(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_IFLAG1_BUF31TO8I_SHIFT))&amp;CAN_IFLAG1_BUF31TO8I_MASK)</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="comment">/* CTRL2 Bit Fields */</span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacf49e8d44f1f8993cda6e29a36c7a90f"> 1978</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_MASK                     0x10000u</span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae0e425b33b8b975d6a33b8e090e040e8"> 1979</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_EACEN_SHIFT                    16</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5776a65b75ea42afc810081a66d4e1b4"> 1980</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_MASK                       0x20000u</span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga143cc0bdd4c88978ccbe42849d3fc038"> 1981</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RRS_SHIFT                      17</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7f07676c379363d679cfcb6c362e1cc6"> 1982</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_MASK                       0x40000u</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga868c342244c921f9824c4d0c172f4081"> 1983</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_MRP_SHIFT                      18</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga50bd2b3ca86be2357515614d717e8167"> 1984</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_MASK                      0xF80000u</span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac9265ea7ee9b07803fdb62c92aa85ea0"> 1985</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD_SHIFT                     19</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6fa49bff7c2059e6da16b4442e09814e"> 1986</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_TASD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_TASD_SHIFT))&amp;CAN_CTRL2_TASD_MASK)</span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2cf8e472f27dccf6b1e9b9af80f76542"> 1987</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_MASK                      0xF000000u</span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga573803e007b6904ec3b8c5ab45acf33e"> 1988</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN_SHIFT                     24</span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga51f2e92ec3d4aed43f48ede13f13457b"> 1989</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_RFFN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CTRL2_RFFN_SHIFT))&amp;CAN_CTRL2_RFFN_MASK)</span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5f73e5da9fb12e711d2b23b7092788f2"> 1990</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_WRMFRZ_MASK                    0x10000000u</span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1ada3c4c31b40ac2d1d0aa69b8beead7"> 1991</a></span>&#160;<span class="preprocessor">#define CAN_CTRL2_WRMFRZ_SHIFT                   28</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="comment">/* ESR2 Bit Fields */</span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8e8d269c3e59c20582dd8d0c5ea07daf"> 1993</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_MASK                        0x2000u</span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac5b6c49733501a621096ab8226acafd0"> 1994</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_IMB_SHIFT                       13</span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5fc376e62f61a97583edf7a54b8753be"> 1995</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_MASK                        0x4000u</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7c22b4e9fdd8beae74e86b256db23665"> 1996</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_VPS_SHIFT                       14</span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga864e9e1cd2a2b0e354b284bd5488f29e"> 1997</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_MASK                       0x7F0000u</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gace1651295c821917bb5b37915baa3771"> 1998</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM_SHIFT                      16</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf5f092143c11fc809fc6a6108828bfe7"> 1999</a></span>&#160;<span class="preprocessor">#define CAN_ESR2_LPTM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ESR2_LPTM_SHIFT))&amp;CAN_ESR2_LPTM_MASK)</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment">/* CRCR Bit Fields */</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga84c305cf0ec60d0624b454e280c69c4b"> 2001</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_MASK                      0x7FFFu</span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga56fca714ec47e9786fdf7e9378c660aa"> 2002</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC_SHIFT                     0</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga0349217f6b6cb17e679907753cb1b580"> 2003</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_TXCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_TXCRC_SHIFT))&amp;CAN_CRCR_TXCRC_MASK)</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8b17ddaa608ead97f25b59e5919d079c"> 2004</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_MASK                      0x7F0000u</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1d18c789e52dbae45dc581a3327a1bde"> 2005</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC_SHIFT                     16</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadf313688a0803a57a7daa1f21876c6c7"> 2006</a></span>&#160;<span class="preprocessor">#define CAN_CRCR_MBCRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CRCR_MBCRC_SHIFT))&amp;CAN_CRCR_MBCRC_MASK)</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="comment">/* RXFGMASK Bit Fields */</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5db0253c73d24a846f3f3ce6cd67e74c"> 2008</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga65e590b20d692e367f4ee9dc8a4585e2"> 2009</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM_SHIFT                   0</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab9f806f5a8e9cd528fe08688ef1794e5"> 2010</a></span>&#160;<span class="preprocessor">#define CAN_RXFGMASK_FGM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFGMASK_FGM_SHIFT))&amp;CAN_RXFGMASK_FGM_MASK)</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment">/* RXFIR Bit Fields */</span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga097ddfd77b23ddd23341d8ea269ce64b"> 2012</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_MASK                     0x1FFu</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga6a1b5e43de75851c0bdc5690c1715a14"> 2013</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT_SHIFT                    0</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadffc40bb06741a25f5370981de441db3"> 2014</a></span>&#160;<span class="preprocessor">#define CAN_RXFIR_IDHIT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXFIR_IDHIT_SHIFT))&amp;CAN_RXFIR_IDHIT_MASK)</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="comment">/* CS Bit Fields */</span></div><div class="line"><a name="l02016"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga70e77ee06fb6bf69b46020d1e3b91819"> 2016</a></span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP_MASK                   0xFFFFu</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa9e77f6476678316f4bedf1b02afe0d0"> 2017</a></span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP_SHIFT                  0</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga961d23351bf7a73fc6b00c69466eb4c4"> 2018</a></span>&#160;<span class="preprocessor">#define CAN_CS_TIME_STAMP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_TIME_STAMP_SHIFT))&amp;CAN_CS_TIME_STAMP_MASK)</span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga968a36f7478c9fad396ac64b5f1f18a2"> 2019</a></span>&#160;<span class="preprocessor">#define CAN_CS_DLC_MASK                          0xF0000u</span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga4e110f941e1580ad04b71b8ee68605ce"> 2020</a></span>&#160;<span class="preprocessor">#define CAN_CS_DLC_SHIFT                         16</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga98812d54e5e9e0221b4ad8729b2503d8"> 2021</a></span>&#160;<span class="preprocessor">#define CAN_CS_DLC(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_DLC_SHIFT))&amp;CAN_CS_DLC_MASK)</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga64cd76de04f63c4e897feab93243a4d1"> 2022</a></span>&#160;<span class="preprocessor">#define CAN_CS_RTR_MASK                          0x100000u</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3298f7864757605895c4495c51d4f675"> 2023</a></span>&#160;<span class="preprocessor">#define CAN_CS_RTR_SHIFT                         20</span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga8195b85087fd378777c67830ac2ca9fb"> 2024</a></span>&#160;<span class="preprocessor">#define CAN_CS_IDE_MASK                          0x200000u</span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae432768b4222f18cc1cec2b71ea8c579"> 2025</a></span>&#160;<span class="preprocessor">#define CAN_CS_IDE_SHIFT                         21</span></div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gafd71067968d03b95e1dae32dc18ac578"> 2026</a></span>&#160;<span class="preprocessor">#define CAN_CS_SRR_MASK                          0x400000u</span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga77681ba56144cadb15bce536a1fd016d"> 2027</a></span>&#160;<span class="preprocessor">#define CAN_CS_SRR_SHIFT                         22</span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadff04787b30174d22d7955037c850b7c"> 2028</a></span>&#160;<span class="preprocessor">#define CAN_CS_CODE_MASK                         0xF000000u</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga58e7e6f814f9a6f5fa03974e3f4d7e34"> 2029</a></span>&#160;<span class="preprocessor">#define CAN_CS_CODE_SHIFT                        24</span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga79532eda4eb8b2aae247a9ad6b651039"> 2030</a></span>&#160;<span class="preprocessor">#define CAN_CS_CODE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_CS_CODE_SHIFT))&amp;CAN_CS_CODE_MASK)</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment">/* ID Bit Fields */</span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacd238d5b88bd71a60ff7c00da7427be7"> 2032</a></span>&#160;<span class="preprocessor">#define CAN_ID_EXT_MASK                          0x3FFFFu</span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadd4a0522a5d856f631a2812cc8fe909c"> 2033</a></span>&#160;<span class="preprocessor">#define CAN_ID_EXT_SHIFT                         0</span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaccea7da4e886b7bb3cf592e5c5b81e67"> 2034</a></span>&#160;<span class="preprocessor">#define CAN_ID_EXT(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_EXT_SHIFT))&amp;CAN_ID_EXT_MASK)</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga35a257f1f6dd8ee576becf1f05e995c2"> 2035</a></span>&#160;<span class="preprocessor">#define CAN_ID_STD_MASK                          0x1FFC0000u</span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae8834f24b0aac84530ffd22f683ef5b4"> 2036</a></span>&#160;<span class="preprocessor">#define CAN_ID_STD_SHIFT                         18</span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga12697f8d73c24a6dae455576db8d7ac0"> 2037</a></span>&#160;<span class="preprocessor">#define CAN_ID_STD(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_STD_SHIFT))&amp;CAN_ID_STD_MASK)</span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gac1e36313ed3d0d09eec97537d3bda962"> 2038</a></span>&#160;<span class="preprocessor">#define CAN_ID_PRIO_MASK                         0xE0000000u</span></div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga7bd5cd878ee64f1b60ff983442ae7aa9"> 2039</a></span>&#160;<span class="preprocessor">#define CAN_ID_PRIO_SHIFT                        29</span></div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga1c3cfdb5d213e867cbecaac120e8228b"> 2040</a></span>&#160;<span class="preprocessor">#define CAN_ID_PRIO(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_ID_PRIO_SHIFT))&amp;CAN_ID_PRIO_MASK)</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment">/* WORD0 Bit Fields */</span></div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2b8efb33402c5777d3d7b40c0c84eaac"> 2042</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3_MASK               0xFFu</span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3835334fa3df07e17141619f9bdb33df"> 2043</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3_SHIFT              0</span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga93f067e616626ee01813da6337b42025"> 2044</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_3(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_3_SHIFT))&amp;CAN_WORD0_DATA_BYTE_3_MASK)</span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf5ac3a0da0156c6c331ae39e688d1a6b"> 2045</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2_MASK               0xFF00u</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga30489eaec721b5f42b721c65d8c0cf67"> 2046</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2_SHIFT              8</span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga5df0dc90a87f1354757ab4c058343ea0"> 2047</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_2(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_2_SHIFT))&amp;CAN_WORD0_DATA_BYTE_2_MASK)</span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9e7f294cbdc5772dc2de56ec615eb695"> 2048</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1_MASK               0xFF0000u</span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga93129c7dd5f1db1583bf5110179d7a4e"> 2049</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1_SHIFT              16</span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2ec9434e1f8983ec432f20519935e9d1"> 2050</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_1(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_1_SHIFT))&amp;CAN_WORD0_DATA_BYTE_1_MASK)</span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga850d4e3257b02cacead5d9e2b757818c"> 2051</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0_MASK               0xFF000000u</span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaf84582fa0ea01d047081e02025634145"> 2052</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0_SHIFT              24</span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9490e4d0519b4213fd46de41c417f90f"> 2053</a></span>&#160;<span class="preprocessor">#define CAN_WORD0_DATA_BYTE_0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD0_DATA_BYTE_0_SHIFT))&amp;CAN_WORD0_DATA_BYTE_0_MASK)</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment">/* WORD1 Bit Fields */</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga55f9bc8ccdbb2f34f1b571eff8481537"> 2055</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7_MASK               0xFFu</span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gacff5d21eb80fe537f40b518e58750186"> 2056</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7_SHIFT              0</span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga17b41e838c3daa9752f0237ae658daed"> 2057</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_7(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_7_SHIFT))&amp;CAN_WORD1_DATA_BYTE_7_MASK)</span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga2a3649044e37e695317cff5b42d9c4f1"> 2058</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6_MASK               0xFF00u</span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gadfb68bcd398c238b56d716fa3a8ec4ee"> 2059</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6_SHIFT              8</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga96fbf644e731994ebf8519bd156c675f"> 2060</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_6(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_6_SHIFT))&amp;CAN_WORD1_DATA_BYTE_6_MASK)</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9762ba9b3f8288f68e3db1e0d2deccaf"> 2061</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5_MASK               0xFF0000u</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga74e324a0ea45adbeeafd694ddebc4e02"> 2062</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5_SHIFT              16</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae9b2fe38e6639a4bac1a9f774bf4716c"> 2063</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_5(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_5_SHIFT))&amp;CAN_WORD1_DATA_BYTE_5_MASK)</span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga9330617952319833e6c0ccf8d115144b"> 2064</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4_MASK               0xFF000000u</span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gaa7615281b358dfed5fb817b9c1fb157e"> 2065</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4_SHIFT              24</span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga38ed4f81f5858160b669afb49724153f"> 2066</a></span>&#160;<span class="preprocessor">#define CAN_WORD1_DATA_BYTE_4(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_WORD1_DATA_BYTE_4_SHIFT))&amp;CAN_WORD1_DATA_BYTE_4_MASK)</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">/* RXIMR Bit Fields */</span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#ga3cef91282e43c8e5d2c30e65d375f964"> 2068</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gae3dd7acc84e521ca0a05beb33f7b434c"> 2069</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI_SHIFT                       0</span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___c_a_n___register___masks.html#gab51c9bf30934a1eec4e00ac689d76540"> 2070</a></span>&#160;<span class="preprocessor">#define CAN_RXIMR_MI(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CAN_RXIMR_MI_SHIFT))&amp;CAN_RXIMR_MI_MASK)</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160; <span class="comment">/* end of group CAN_Register_Masks */</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="comment">/* CAN - Peripheral instance base addresses */</span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral.html#ga1ee8f499e10af9b8e3132e0168e519b9"> 2079</a></span>&#160;<span class="preprocessor">#define CAN0_BASE_PTR                            ((CAN_MemMapPtr)0x40024000u)</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;</div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___c_a_n___peripheral.html#ga810387eeeb9ccd0e09ae057ff6f0d2ca"> 2081</a></span>&#160;<span class="preprocessor">#define CAN1_BASE_PTR                            ((CAN_MemMapPtr)0x400A4000u)</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment">   -- CAN - Register accessor macros</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="comment">/* CAN - Register instance definitions */</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment">/* CAN0 */</span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga300565478bb512e7ca03af0ecf31137a"> 2095</a></span>&#160;<span class="preprocessor">#define CAN0_MCR                                 CAN_MCR_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gacd647d438a70b740aca411d35aee6de2"> 2096</a></span>&#160;<span class="preprocessor">#define CAN0_CTRL1                               CAN_CTRL1_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga962b913ec16b41232cddb038bdbbf47b"> 2097</a></span>&#160;<span class="preprocessor">#define CAN0_TIMER                               CAN_TIMER_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae7f04079ef57decb7b0b43b704239ba2"> 2098</a></span>&#160;<span class="preprocessor">#define CAN0_RXMGMASK                            CAN_RXMGMASK_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaec0eee2119e6a8629942406dc321a657"> 2099</a></span>&#160;<span class="preprocessor">#define CAN0_RX14MASK                            CAN_RX14MASK_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga855803ccca3adf54f65e1e2c4d219680"> 2100</a></span>&#160;<span class="preprocessor">#define CAN0_RX15MASK                            CAN_RX15MASK_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae5c1b27d66a19078c1a9bb64376d2b3f"> 2101</a></span>&#160;<span class="preprocessor">#define CAN0_ECR                                 CAN_ECR_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga0fe27c46961bb993d85c1993bcc7717b"> 2102</a></span>&#160;<span class="preprocessor">#define CAN0_ESR1                                CAN_ESR1_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga711eb2e225261d9a6dcdae328d42812f"> 2103</a></span>&#160;<span class="preprocessor">#define CAN0_IMASK2                              CAN_IMASK2_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga302fc00176a88e585a3a727321db13c2"> 2104</a></span>&#160;<span class="preprocessor">#define CAN0_IMASK1                              CAN_IMASK1_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4ffbb9dbee791f54952954fc68f5db49"> 2105</a></span>&#160;<span class="preprocessor">#define CAN0_IFLAG2                              CAN_IFLAG2_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga41add2d26d7ee57a82e52f17dd5d8ed5"> 2106</a></span>&#160;<span class="preprocessor">#define CAN0_IFLAG1                              CAN_IFLAG1_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga84057a6b131c5abd7d89ff6e4792785c"> 2107</a></span>&#160;<span class="preprocessor">#define CAN0_CTRL2                               CAN_CTRL2_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa24a083c1606d45e772f1cb10926b110"> 2108</a></span>&#160;<span class="preprocessor">#define CAN0_ESR2                                CAN_ESR2_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa7ba4d0bdea9c6227276f7747531cb20"> 2109</a></span>&#160;<span class="preprocessor">#define CAN0_CRCR                                CAN_CRCR_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga1d9f73f34f5877ba4307b1bbd6eec8dd"> 2110</a></span>&#160;<span class="preprocessor">#define CAN0_RXFGMASK                            CAN_RXFGMASK_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga6621c3957be81377041e9c5631e28c3e"> 2111</a></span>&#160;<span class="preprocessor">#define CAN0_RXFIR                               CAN_RXFIR_REG(CAN0_BASE_PTR)</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaddf8d1b7a6ff7d5fe686ae8ea7391637"> 2112</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR0                              CAN_RXIMR_REG(CAN0_BASE_PTR,0)</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4cc21a9cff4d264c9bd789fd7f737e7e"> 2113</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR1                              CAN_RXIMR_REG(CAN0_BASE_PTR,1)</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9987a8068f695a9ccb268d1f2e61ac3a"> 2114</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR2                              CAN_RXIMR_REG(CAN0_BASE_PTR,2)</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga537e3bd706da06b926fa701c9ef06a0d"> 2115</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR3                              CAN_RXIMR_REG(CAN0_BASE_PTR,3)</span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa09390112c8ab49f4475b391cb28e1bf"> 2116</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR4                              CAN_RXIMR_REG(CAN0_BASE_PTR,4)</span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gade0077698b2bdcfaf01d573e8c5f6ca0"> 2117</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR5                              CAN_RXIMR_REG(CAN0_BASE_PTR,5)</span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga62b933c9694339923ca70bc57453f4fc"> 2118</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR6                              CAN_RXIMR_REG(CAN0_BASE_PTR,6)</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga26f78e6941fa28924f109b1cbf944844"> 2119</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR7                              CAN_RXIMR_REG(CAN0_BASE_PTR,7)</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga41a5c36d3857c6efea08b38505cf700d"> 2120</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR8                              CAN_RXIMR_REG(CAN0_BASE_PTR,8)</span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gacb1e5ce73f3d2d2b4bacf74d9720497e"> 2121</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR9                              CAN_RXIMR_REG(CAN0_BASE_PTR,9)</span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae04b6b34a64cb8877aab7f4d792bfd9e"> 2122</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR10                             CAN_RXIMR_REG(CAN0_BASE_PTR,10)</span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad30ecf4a3f46bf61e08d59e3bdb5f728"> 2123</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR11                             CAN_RXIMR_REG(CAN0_BASE_PTR,11)</span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga37a06581d0641a1e6701399fffd7bde0"> 2124</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR12                             CAN_RXIMR_REG(CAN0_BASE_PTR,12)</span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9891348e45d1da2aa693ed1cb6981d56"> 2125</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR13                             CAN_RXIMR_REG(CAN0_BASE_PTR,13)</span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf5478025bffcc5a1e93616c636ef3036"> 2126</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR14                             CAN_RXIMR_REG(CAN0_BASE_PTR,14)</span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac4d96431381b6ce09cf4427965c4ca93"> 2127</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR15                             CAN_RXIMR_REG(CAN0_BASE_PTR,15)</span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac3e74f43b32eff78481b9c2bc3960914"> 2128</a></span>&#160;<span class="preprocessor">#define CAN0_CS0                                 CAN_CS_REG(CAN0_BASE_PTR,0)</span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad0255a5b502958602f62f86997315fa0"> 2129</a></span>&#160;<span class="preprocessor">#define CAN0_CS1                                 CAN_CS_REG(CAN0_BASE_PTR,1)</span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga08f24916807df6cd9933153eb5694808"> 2130</a></span>&#160;<span class="preprocessor">#define CAN0_CS2                                 CAN_CS_REG(CAN0_BASE_PTR,2)</span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae30c041c5e1a95abec6bc35e9d395efd"> 2131</a></span>&#160;<span class="preprocessor">#define CAN0_CS3                                 CAN_CS_REG(CAN0_BASE_PTR,3)</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga21ee2d67c838fa0427eba2f87844a048"> 2132</a></span>&#160;<span class="preprocessor">#define CAN0_CS4                                 CAN_CS_REG(CAN0_BASE_PTR,4)</span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4a7f30f6f21c3f1435de0d568e3dbde7"> 2133</a></span>&#160;<span class="preprocessor">#define CAN0_CS5                                 CAN_CS_REG(CAN0_BASE_PTR,5)</span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga32b1b1c837368b66fa63f2ba418c1203"> 2134</a></span>&#160;<span class="preprocessor">#define CAN0_CS6                                 CAN_CS_REG(CAN0_BASE_PTR,6)</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf861ea3a6f00fb652a465b178096112b"> 2135</a></span>&#160;<span class="preprocessor">#define CAN0_CS7                                 CAN_CS_REG(CAN0_BASE_PTR,7)</span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga09270fe534bb30d9475211ebd6675af5"> 2136</a></span>&#160;<span class="preprocessor">#define CAN0_CS8                                 CAN_CS_REG(CAN0_BASE_PTR,8)</span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gab1f6e43b96e879563835e49be171ecd0"> 2137</a></span>&#160;<span class="preprocessor">#define CAN0_CS9                                 CAN_CS_REG(CAN0_BASE_PTR,9)</span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga274fdafd3b4b40a90ea4d517aeac03ec"> 2138</a></span>&#160;<span class="preprocessor">#define CAN0_CS10                                CAN_CS_REG(CAN0_BASE_PTR,10)</span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga561c5285f51c265d5a71fab22bd95ccd"> 2139</a></span>&#160;<span class="preprocessor">#define CAN0_CS11                                CAN_CS_REG(CAN0_BASE_PTR,11)</span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9bab0d0b9bdb8cc7f7c2acb034b80b4d"> 2140</a></span>&#160;<span class="preprocessor">#define CAN0_CS12                                CAN_CS_REG(CAN0_BASE_PTR,12)</span></div><div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga19d6f02c724c92f49bdbd455c0d12ae0"> 2141</a></span>&#160;<span class="preprocessor">#define CAN0_CS13                                CAN_CS_REG(CAN0_BASE_PTR,13)</span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga74a892dc153152ee16175503189147e2"> 2142</a></span>&#160;<span class="preprocessor">#define CAN0_CS14                                CAN_CS_REG(CAN0_BASE_PTR,14)</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga15aff9b7ca3d53a473e297a190ca5947"> 2143</a></span>&#160;<span class="preprocessor">#define CAN0_CS15                                CAN_CS_REG(CAN0_BASE_PTR,15)</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga678e724a1b0ab81bad65aa85d4e55782"> 2144</a></span>&#160;<span class="preprocessor">#define CAN0_ID0                                 CAN_ID_REG(CAN0_BASE_PTR,0)</span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9193ecd27082cb2073877ed94b317b47"> 2145</a></span>&#160;<span class="preprocessor">#define CAN0_ID1                                 CAN_ID_REG(CAN0_BASE_PTR,1)</span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac4d6061181c442b6b23f00e66a1ff61c"> 2146</a></span>&#160;<span class="preprocessor">#define CAN0_ID2                                 CAN_ID_REG(CAN0_BASE_PTR,2)</span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf2c24da71b12381d638c21b1d10d4f0b"> 2147</a></span>&#160;<span class="preprocessor">#define CAN0_ID3                                 CAN_ID_REG(CAN0_BASE_PTR,3)</span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4089afbedcbf3eef2c657f1b8f005c9a"> 2148</a></span>&#160;<span class="preprocessor">#define CAN0_ID4                                 CAN_ID_REG(CAN0_BASE_PTR,4)</span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga619e52c4b59a86d5bfd39fe505022eae"> 2149</a></span>&#160;<span class="preprocessor">#define CAN0_ID5                                 CAN_ID_REG(CAN0_BASE_PTR,5)</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga6260a652df181ee665915e52343d4206"> 2150</a></span>&#160;<span class="preprocessor">#define CAN0_ID6                                 CAN_ID_REG(CAN0_BASE_PTR,6)</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga936184bbc1c8f3d863b8e0fed5a46090"> 2151</a></span>&#160;<span class="preprocessor">#define CAN0_ID7                                 CAN_ID_REG(CAN0_BASE_PTR,7)</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa3adbf537208d31fdcc456deded9ccd7"> 2152</a></span>&#160;<span class="preprocessor">#define CAN0_ID8                                 CAN_ID_REG(CAN0_BASE_PTR,8)</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gacc7a3c948b374ad27f2d2364da74e4fb"> 2153</a></span>&#160;<span class="preprocessor">#define CAN0_ID9                                 CAN_ID_REG(CAN0_BASE_PTR,9)</span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga7564239e3d5659e24ef02cc0baab07eb"> 2154</a></span>&#160;<span class="preprocessor">#define CAN0_ID10                                CAN_ID_REG(CAN0_BASE_PTR,10)</span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac7ce9f16e49190ac07de37d16810df2d"> 2155</a></span>&#160;<span class="preprocessor">#define CAN0_ID11                                CAN_ID_REG(CAN0_BASE_PTR,11)</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga89bd5432f4868dade997dd31992f7fe8"> 2156</a></span>&#160;<span class="preprocessor">#define CAN0_ID12                                CAN_ID_REG(CAN0_BASE_PTR,12)</span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gada1a0e22b484adde7d0d39688f04219a"> 2157</a></span>&#160;<span class="preprocessor">#define CAN0_ID13                                CAN_ID_REG(CAN0_BASE_PTR,13)</span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac4e9f48083ffefeee04f35217ac158b3"> 2158</a></span>&#160;<span class="preprocessor">#define CAN0_ID14                                CAN_ID_REG(CAN0_BASE_PTR,14)</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gab5d989d044753377beb76d71b7667bc5"> 2159</a></span>&#160;<span class="preprocessor">#define CAN0_ID15                                CAN_ID_REG(CAN0_BASE_PTR,15)</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga8e60704d8d971f46a6d351dbde094c29"> 2160</a></span>&#160;<span class="preprocessor">#define CAN0_WORD00                              CAN_WORD0_REG(CAN0_BASE_PTR,0)</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gab8045d1f1052c35016795f3a5bf404b9"> 2161</a></span>&#160;<span class="preprocessor">#define CAN0_WORD01                              CAN_WORD0_REG(CAN0_BASE_PTR,1)</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa4c7c3a87f027e18f809cce70be7e52f"> 2162</a></span>&#160;<span class="preprocessor">#define CAN0_WORD02                              CAN_WORD0_REG(CAN0_BASE_PTR,2)</span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4f5aa25256756126db6545f2205dcc58"> 2163</a></span>&#160;<span class="preprocessor">#define CAN0_WORD03                              CAN_WORD0_REG(CAN0_BASE_PTR,3)</span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga35c4083cd527e93bac8d0d80157ebb5f"> 2164</a></span>&#160;<span class="preprocessor">#define CAN0_WORD04                              CAN_WORD0_REG(CAN0_BASE_PTR,4)</span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga14543a8dc8e9b37199549a6956121980"> 2165</a></span>&#160;<span class="preprocessor">#define CAN0_WORD05                              CAN_WORD0_REG(CAN0_BASE_PTR,5)</span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf50fc14369bccf840c6dc34a9111ea5c"> 2166</a></span>&#160;<span class="preprocessor">#define CAN0_WORD06                              CAN_WORD0_REG(CAN0_BASE_PTR,6)</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga71f370421a20c955a75bd8b8a275872f"> 2167</a></span>&#160;<span class="preprocessor">#define CAN0_WORD07                              CAN_WORD0_REG(CAN0_BASE_PTR,7)</span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad7d66cd1a1621aa362f0cbb1403d93db"> 2168</a></span>&#160;<span class="preprocessor">#define CAN0_WORD08                              CAN_WORD0_REG(CAN0_BASE_PTR,8)</span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga5c9f079a59c867e326ae0a64c84879e6"> 2169</a></span>&#160;<span class="preprocessor">#define CAN0_WORD09                              CAN_WORD0_REG(CAN0_BASE_PTR,9)</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae0fdd5b3347ff447735f8b8dfef1ea7b"> 2170</a></span>&#160;<span class="preprocessor">#define CAN0_WORD010                             CAN_WORD0_REG(CAN0_BASE_PTR,10)</span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga0d49ea361e051ea6b84a95f9eef03557"> 2171</a></span>&#160;<span class="preprocessor">#define CAN0_WORD011                             CAN_WORD0_REG(CAN0_BASE_PTR,11)</span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae830f1fa620a5b9dd9f45266dce2caf0"> 2172</a></span>&#160;<span class="preprocessor">#define CAN0_WORD012                             CAN_WORD0_REG(CAN0_BASE_PTR,12)</span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga0c36738f2060336130f1f2918524c34f"> 2173</a></span>&#160;<span class="preprocessor">#define CAN0_WORD013                             CAN_WORD0_REG(CAN0_BASE_PTR,13)</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaab069c61ea28ca1b402cd8e8f9af45af"> 2174</a></span>&#160;<span class="preprocessor">#define CAN0_WORD014                             CAN_WORD0_REG(CAN0_BASE_PTR,14)</span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga7f9d7c829c6c634ffefb5682760e0d63"> 2175</a></span>&#160;<span class="preprocessor">#define CAN0_WORD015                             CAN_WORD0_REG(CAN0_BASE_PTR,15)</span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga6c7dec717641c58e29d3335729e95b58"> 2176</a></span>&#160;<span class="preprocessor">#define CAN0_WORD10                              CAN_WORD1_REG(CAN0_BASE_PTR,0)</span></div><div class="line"><a name="l02177"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gabcdfce6ec6b731092ef53884c3e25387"> 2177</a></span>&#160;<span class="preprocessor">#define CAN0_WORD11                              CAN_WORD1_REG(CAN0_BASE_PTR,1)</span></div><div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga913c0bdc08e975539515bb77bbec1b16"> 2178</a></span>&#160;<span class="preprocessor">#define CAN0_WORD12                              CAN_WORD1_REG(CAN0_BASE_PTR,2)</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga98f9ed7da53738677be7c2dc46095860"> 2179</a></span>&#160;<span class="preprocessor">#define CAN0_WORD13                              CAN_WORD1_REG(CAN0_BASE_PTR,3)</span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga349b4d81facdc8902ea4642b05a7cee5"> 2180</a></span>&#160;<span class="preprocessor">#define CAN0_WORD14                              CAN_WORD1_REG(CAN0_BASE_PTR,4)</span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa3cc72d8c599e0e24245eabe042a08fa"> 2181</a></span>&#160;<span class="preprocessor">#define CAN0_WORD15                              CAN_WORD1_REG(CAN0_BASE_PTR,5)</span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaaab652bd27c8619cb659665a8249af50"> 2182</a></span>&#160;<span class="preprocessor">#define CAN0_WORD16                              CAN_WORD1_REG(CAN0_BASE_PTR,6)</span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad97d6cb5bcdef24b562515f784759c24"> 2183</a></span>&#160;<span class="preprocessor">#define CAN0_WORD17                              CAN_WORD1_REG(CAN0_BASE_PTR,7)</span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9c789dab7b6031409a039afbae8d7613"> 2184</a></span>&#160;<span class="preprocessor">#define CAN0_WORD18                              CAN_WORD1_REG(CAN0_BASE_PTR,8)</span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gafcb2437c78bc53ca33ec04055230fa38"> 2185</a></span>&#160;<span class="preprocessor">#define CAN0_WORD19                              CAN_WORD1_REG(CAN0_BASE_PTR,9)</span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga0bb2bfa50092d6f4d02ef8344aa74337"> 2186</a></span>&#160;<span class="preprocessor">#define CAN0_WORD110                             CAN_WORD1_REG(CAN0_BASE_PTR,10)</span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga80c5e1a25eabd9c4be955e7e05fb8365"> 2187</a></span>&#160;<span class="preprocessor">#define CAN0_WORD111                             CAN_WORD1_REG(CAN0_BASE_PTR,11)</span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga0720ab8982d5c46e527226c17d246d67"> 2188</a></span>&#160;<span class="preprocessor">#define CAN0_WORD112                             CAN_WORD1_REG(CAN0_BASE_PTR,12)</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga3340f717c1d71b67a6fa74666e547c15"> 2189</a></span>&#160;<span class="preprocessor">#define CAN0_WORD113                             CAN_WORD1_REG(CAN0_BASE_PTR,13)</span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga5e23fed61aef7a048c8fec6980d08681"> 2190</a></span>&#160;<span class="preprocessor">#define CAN0_WORD114                             CAN_WORD1_REG(CAN0_BASE_PTR,14)</span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaaaefca9aaa57c709d2fcd69cbfdbf2dc"> 2191</a></span>&#160;<span class="preprocessor">#define CAN0_WORD115                             CAN_WORD1_REG(CAN0_BASE_PTR,15)</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="comment">/* CAN1 */</span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaeca544e4f67d9fa30cffb3943a42c59e"> 2193</a></span>&#160;<span class="preprocessor">#define CAN1_MCR                                 CAN_MCR_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf02237e6ada3f4b77a4db2621b4b7cf4"> 2194</a></span>&#160;<span class="preprocessor">#define CAN1_CTRL1                               CAN_CTRL1_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac056e0ad934790e294031f24008d0155"> 2195</a></span>&#160;<span class="preprocessor">#define CAN1_TIMER                               CAN_TIMER_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga6865459aa48a146b53bcef7a31e9b5eb"> 2196</a></span>&#160;<span class="preprocessor">#define CAN1_RXMGMASK                            CAN_RXMGMASK_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae037f1cead043642386af72b45393671"> 2197</a></span>&#160;<span class="preprocessor">#define CAN1_RX14MASK                            CAN_RX14MASK_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga158097bb7c9f2bbd738630a7719f3db5"> 2198</a></span>&#160;<span class="preprocessor">#define CAN1_RX15MASK                            CAN_RX15MASK_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga404772a9085fef902b89a7440f9abba0"> 2199</a></span>&#160;<span class="preprocessor">#define CAN1_ECR                                 CAN_ECR_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga2847524ffd1783fcd47ffaf833e5ab66"> 2200</a></span>&#160;<span class="preprocessor">#define CAN1_ESR1                                CAN_ESR1_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad8c390d36911f3fcf2f5816d01b45bec"> 2201</a></span>&#160;<span class="preprocessor">#define CAN1_IMASK2                              CAN_IMASK2_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga169cb67f73a1d815d3f2dacdaef88dc7"> 2202</a></span>&#160;<span class="preprocessor">#define CAN1_IMASK1                              CAN_IMASK1_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga2799b35bc2eb26c7eb6067e66a5e9459"> 2203</a></span>&#160;<span class="preprocessor">#define CAN1_IFLAG2                              CAN_IFLAG2_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4b34eba336119050c2f59012264decc1"> 2204</a></span>&#160;<span class="preprocessor">#define CAN1_IFLAG1                              CAN_IFLAG1_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga2a6b4336cafffa3262d7f7daf818cb70"> 2205</a></span>&#160;<span class="preprocessor">#define CAN1_CTRL2                               CAN_CTRL2_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga6a88e44a01b7163d286b848eeeee7050"> 2206</a></span>&#160;<span class="preprocessor">#define CAN1_ESR2                                CAN_ESR2_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga183bc40c3c5fb8cfc38d2ebb96b848c2"> 2207</a></span>&#160;<span class="preprocessor">#define CAN1_CRCR                                CAN_CRCR_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga107f8bb118247adb9b734c5cfba9bf60"> 2208</a></span>&#160;<span class="preprocessor">#define CAN1_RXFGMASK                            CAN_RXFGMASK_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad560ae184e30949443c111456efe422d"> 2209</a></span>&#160;<span class="preprocessor">#define CAN1_RXFIR                               CAN_RXFIR_REG(CAN1_BASE_PTR)</span></div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga1eeb04cd285c6a92c1851c0de0cebfc8"> 2210</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR0                              CAN_RXIMR_REG(CAN1_BASE_PTR,0)</span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga53ef2d5e856bdc4b38329dda9e6ed94c"> 2211</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR1                              CAN_RXIMR_REG(CAN1_BASE_PTR,1)</span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaec8779e7809876e327e7092bc27ef21e"> 2212</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR2                              CAN_RXIMR_REG(CAN1_BASE_PTR,2)</span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4112bfd5b2a61735eb246655cf566b46"> 2213</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR3                              CAN_RXIMR_REG(CAN1_BASE_PTR,3)</span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4bb36aaa8ac4c6ecd25a87e420db37f6"> 2214</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR4                              CAN_RXIMR_REG(CAN1_BASE_PTR,4)</span></div><div class="line"><a name="l02215"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaeda73fe7650781b58d15027b99be5fa4"> 2215</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR5                              CAN_RXIMR_REG(CAN1_BASE_PTR,5)</span></div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad5e2563b7bed0d5452a8970779c5d9c3"> 2216</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR6                              CAN_RXIMR_REG(CAN1_BASE_PTR,6)</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga95ed7de71321adea18442bceebc3a379"> 2217</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR7                              CAN_RXIMR_REG(CAN1_BASE_PTR,7)</span></div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gafc381ac56c92e8729410404d3238cede"> 2218</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR8                              CAN_RXIMR_REG(CAN1_BASE_PTR,8)</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga0af6bfd7b975af4ad76b9b3f26ae9d5d"> 2219</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR9                              CAN_RXIMR_REG(CAN1_BASE_PTR,9)</span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga57c965cb9d46426137dcd3784b8a80f4"> 2220</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR10                             CAN_RXIMR_REG(CAN1_BASE_PTR,10)</span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga853a9ad59c1a0883ac3808184d13ec5a"> 2221</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR11                             CAN_RXIMR_REG(CAN1_BASE_PTR,11)</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga176e46aeea867833305ded4424057da0"> 2222</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR12                             CAN_RXIMR_REG(CAN1_BASE_PTR,12)</span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf3b92deba3bebd84889f523b31386a02"> 2223</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR13                             CAN_RXIMR_REG(CAN1_BASE_PTR,13)</span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac218d8dae20ab344ada0023be0adb85f"> 2224</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR14                             CAN_RXIMR_REG(CAN1_BASE_PTR,14)</span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga06b40fcddc3b723e1b353e1967ed6316"> 2225</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR15                             CAN_RXIMR_REG(CAN1_BASE_PTR,15)</span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga8d22bb4362735d4e21346c713c00cad0"> 2226</a></span>&#160;<span class="preprocessor">#define CAN1_CS0                                 CAN_CS_REG(CAN1_BASE_PTR,0)</span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga72703a8c5d896bd9e2df1642fdd7e2ed"> 2227</a></span>&#160;<span class="preprocessor">#define CAN1_CS1                                 CAN_CS_REG(CAN1_BASE_PTR,1)</span></div><div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa05782ea08d289dff51c4512dd1a1d06"> 2228</a></span>&#160;<span class="preprocessor">#define CAN1_CS2                                 CAN_CS_REG(CAN1_BASE_PTR,2)</span></div><div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac334b14dff765b31f7a17f6e21370127"> 2229</a></span>&#160;<span class="preprocessor">#define CAN1_CS3                                 CAN_CS_REG(CAN1_BASE_PTR,3)</span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga7c5fdacaeef335e7ece63fc7980825d1"> 2230</a></span>&#160;<span class="preprocessor">#define CAN1_CS4                                 CAN_CS_REG(CAN1_BASE_PTR,4)</span></div><div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga75fde13598a57d45629c38227fbea02c"> 2231</a></span>&#160;<span class="preprocessor">#define CAN1_CS5                                 CAN_CS_REG(CAN1_BASE_PTR,5)</span></div><div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf1b0d35d5b81b086dded19f1962d07ed"> 2232</a></span>&#160;<span class="preprocessor">#define CAN1_CS6                                 CAN_CS_REG(CAN1_BASE_PTR,6)</span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf4898a0f9b5f0339e298b00f1bb44b26"> 2233</a></span>&#160;<span class="preprocessor">#define CAN1_CS7                                 CAN_CS_REG(CAN1_BASE_PTR,7)</span></div><div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga5ed9e2f398a8841d8f98514349ef48e8"> 2234</a></span>&#160;<span class="preprocessor">#define CAN1_CS8                                 CAN_CS_REG(CAN1_BASE_PTR,8)</span></div><div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga25f34264f9784c317995af46f629f7b9"> 2235</a></span>&#160;<span class="preprocessor">#define CAN1_CS9                                 CAN_CS_REG(CAN1_BASE_PTR,9)</span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac2ab28969cb738a5a4bbd36d49606439"> 2236</a></span>&#160;<span class="preprocessor">#define CAN1_CS10                                CAN_CS_REG(CAN1_BASE_PTR,10)</span></div><div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4c5e65c96e80f27f21b5313cac8094fd"> 2237</a></span>&#160;<span class="preprocessor">#define CAN1_CS11                                CAN_CS_REG(CAN1_BASE_PTR,11)</span></div><div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga49c17cc0ef74f679a227fb25ef0251d3"> 2238</a></span>&#160;<span class="preprocessor">#define CAN1_CS12                                CAN_CS_REG(CAN1_BASE_PTR,12)</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gada4a6eea774433638b7e8b8cb44b63c6"> 2239</a></span>&#160;<span class="preprocessor">#define CAN1_CS13                                CAN_CS_REG(CAN1_BASE_PTR,13)</span></div><div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad2579f89b970800941c95399bbd846da"> 2240</a></span>&#160;<span class="preprocessor">#define CAN1_CS14                                CAN_CS_REG(CAN1_BASE_PTR,14)</span></div><div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga5a0dc37ab17db3b1b6162b569d00a7e6"> 2241</a></span>&#160;<span class="preprocessor">#define CAN1_CS15                                CAN_CS_REG(CAN1_BASE_PTR,15)</span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad0db24b4c84a2634faf20670d61f92dd"> 2242</a></span>&#160;<span class="preprocessor">#define CAN1_ID0                                 CAN_ID_REG(CAN1_BASE_PTR,0)</span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga122f3216f9311e43c77fd17a092bd7cc"> 2243</a></span>&#160;<span class="preprocessor">#define CAN1_ID1                                 CAN_ID_REG(CAN1_BASE_PTR,1)</span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4ba8f798301875fed2e307b7e21f50df"> 2244</a></span>&#160;<span class="preprocessor">#define CAN1_ID2                                 CAN_ID_REG(CAN1_BASE_PTR,2)</span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga430b31ee33e54c912da0902e6c164330"> 2245</a></span>&#160;<span class="preprocessor">#define CAN1_ID3                                 CAN_ID_REG(CAN1_BASE_PTR,3)</span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga659b5028f04875ea06edf0d6b0767efb"> 2246</a></span>&#160;<span class="preprocessor">#define CAN1_ID4                                 CAN_ID_REG(CAN1_BASE_PTR,4)</span></div><div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9137de44d23b6a48aa56f454b4cab705"> 2247</a></span>&#160;<span class="preprocessor">#define CAN1_ID5                                 CAN_ID_REG(CAN1_BASE_PTR,5)</span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga777cc0f52a9f476cd4bb5fecc9effc9c"> 2248</a></span>&#160;<span class="preprocessor">#define CAN1_ID6                                 CAN_ID_REG(CAN1_BASE_PTR,6)</span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa0b073acd5919e222498c8aede71927c"> 2249</a></span>&#160;<span class="preprocessor">#define CAN1_ID7                                 CAN_ID_REG(CAN1_BASE_PTR,7)</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga57c73d959c4cb788412346eed4d08eac"> 2250</a></span>&#160;<span class="preprocessor">#define CAN1_ID8                                 CAN_ID_REG(CAN1_BASE_PTR,8)</span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae6ee9269da6b539fb0d57293e7ed3a7a"> 2251</a></span>&#160;<span class="preprocessor">#define CAN1_ID9                                 CAN_ID_REG(CAN1_BASE_PTR,9)</span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gacf73c5656890a6f4efb51add60dc85fd"> 2252</a></span>&#160;<span class="preprocessor">#define CAN1_ID10                                CAN_ID_REG(CAN1_BASE_PTR,10)</span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga60f3b72a5e79045ff5278a520f1aed0e"> 2253</a></span>&#160;<span class="preprocessor">#define CAN1_ID11                                CAN_ID_REG(CAN1_BASE_PTR,11)</span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga09c73450aaffe54318eec304473eae2b"> 2254</a></span>&#160;<span class="preprocessor">#define CAN1_ID12                                CAN_ID_REG(CAN1_BASE_PTR,12)</span></div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf60b8b33935278077935b3d26283c54b"> 2255</a></span>&#160;<span class="preprocessor">#define CAN1_ID13                                CAN_ID_REG(CAN1_BASE_PTR,13)</span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gabfcf44f9d5d1e771240703d29477e26b"> 2256</a></span>&#160;<span class="preprocessor">#define CAN1_ID14                                CAN_ID_REG(CAN1_BASE_PTR,14)</span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae990d2bf65a44408311b036f6476e384"> 2257</a></span>&#160;<span class="preprocessor">#define CAN1_ID15                                CAN_ID_REG(CAN1_BASE_PTR,15)</span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga6b2263899579e3ef41a3305acc6fbe54"> 2258</a></span>&#160;<span class="preprocessor">#define CAN1_WORD00                              CAN_WORD0_REG(CAN1_BASE_PTR,0)</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaec4d8a2d71d9131a332210136358b091"> 2259</a></span>&#160;<span class="preprocessor">#define CAN1_WORD01                              CAN_WORD0_REG(CAN1_BASE_PTR,1)</span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaf3a31c46d61da39352532489c96854a0"> 2260</a></span>&#160;<span class="preprocessor">#define CAN1_WORD02                              CAN_WORD0_REG(CAN1_BASE_PTR,2)</span></div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaca492000a5572f09571df1f671ddd32f"> 2261</a></span>&#160;<span class="preprocessor">#define CAN1_WORD03                              CAN_WORD0_REG(CAN1_BASE_PTR,3)</span></div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga5602089d646a8c834baf53bf6817e791"> 2262</a></span>&#160;<span class="preprocessor">#define CAN1_WORD04                              CAN_WORD0_REG(CAN1_BASE_PTR,4)</span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4ec2af16424dd22b4edb27c7d2a3de8f"> 2263</a></span>&#160;<span class="preprocessor">#define CAN1_WORD05                              CAN_WORD0_REG(CAN1_BASE_PTR,5)</span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga1329881c43edfbe46138fc1ea6d3b43b"> 2264</a></span>&#160;<span class="preprocessor">#define CAN1_WORD06                              CAN_WORD0_REG(CAN1_BASE_PTR,6)</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaabf9ac0028f626c9db327859457b2d8e"> 2265</a></span>&#160;<span class="preprocessor">#define CAN1_WORD07                              CAN_WORD0_REG(CAN1_BASE_PTR,7)</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae915836a2cade0676f866fe43dc2a9b4"> 2266</a></span>&#160;<span class="preprocessor">#define CAN1_WORD08                              CAN_WORD0_REG(CAN1_BASE_PTR,8)</span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac302b3ff3e32e7977d106bc866c10de2"> 2267</a></span>&#160;<span class="preprocessor">#define CAN1_WORD09                              CAN_WORD0_REG(CAN1_BASE_PTR,9)</span></div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa8af17b4babd6f2f23e98bad8de3b788"> 2268</a></span>&#160;<span class="preprocessor">#define CAN1_WORD010                             CAN_WORD0_REG(CAN1_BASE_PTR,10)</span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gabef506c2cf31202197a28ce14b7e682b"> 2269</a></span>&#160;<span class="preprocessor">#define CAN1_WORD011                             CAN_WORD0_REG(CAN1_BASE_PTR,11)</span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga1dd324c914da8715bbf0774a67cd9dde"> 2270</a></span>&#160;<span class="preprocessor">#define CAN1_WORD012                             CAN_WORD0_REG(CAN1_BASE_PTR,12)</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga84daf4fa48078238ae6bc05932dcba53"> 2271</a></span>&#160;<span class="preprocessor">#define CAN1_WORD013                             CAN_WORD0_REG(CAN1_BASE_PTR,13)</span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga7eca573f56868596619eb1d6476c8b91"> 2272</a></span>&#160;<span class="preprocessor">#define CAN1_WORD014                             CAN_WORD0_REG(CAN1_BASE_PTR,14)</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga5448e183ae57d268506ccc30fd2e346a"> 2273</a></span>&#160;<span class="preprocessor">#define CAN1_WORD015                             CAN_WORD0_REG(CAN1_BASE_PTR,15)</span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad64f4b224b9ab71602d0cc5393a730a3"> 2274</a></span>&#160;<span class="preprocessor">#define CAN1_WORD10                              CAN_WORD1_REG(CAN1_BASE_PTR,0)</span></div><div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae3ee34efe5675621526da4973a9d9f56"> 2275</a></span>&#160;<span class="preprocessor">#define CAN1_WORD11                              CAN_WORD1_REG(CAN1_BASE_PTR,1)</span></div><div class="line"><a name="l02276"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad673a605367ec33ea8d07e76a92e6677"> 2276</a></span>&#160;<span class="preprocessor">#define CAN1_WORD12                              CAN_WORD1_REG(CAN1_BASE_PTR,2)</span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gadcaf6cf5519bcc34b81df816d865e211"> 2277</a></span>&#160;<span class="preprocessor">#define CAN1_WORD13                              CAN_WORD1_REG(CAN1_BASE_PTR,3)</span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga2f7d472cf870a50821b8de4af17cadf3"> 2278</a></span>&#160;<span class="preprocessor">#define CAN1_WORD14                              CAN_WORD1_REG(CAN1_BASE_PTR,4)</span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gad81afd5c2ce4d4b51135eb982b2ec37d"> 2279</a></span>&#160;<span class="preprocessor">#define CAN1_WORD15                              CAN_WORD1_REG(CAN1_BASE_PTR,5)</span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gae0efbc6e09f891fb6f6f5e796bce66cf"> 2280</a></span>&#160;<span class="preprocessor">#define CAN1_WORD16                              CAN_WORD1_REG(CAN1_BASE_PTR,6)</span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga93e5b98b1493971ae3c9b580160a227a"> 2281</a></span>&#160;<span class="preprocessor">#define CAN1_WORD17                              CAN_WORD1_REG(CAN1_BASE_PTR,7)</span></div><div class="line"><a name="l02282"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga652523849c6c55b712e2ec8ff8be4fff"> 2282</a></span>&#160;<span class="preprocessor">#define CAN1_WORD18                              CAN_WORD1_REG(CAN1_BASE_PTR,8)</span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gadae1d2d6c01735e2114caa692781106a"> 2283</a></span>&#160;<span class="preprocessor">#define CAN1_WORD19                              CAN_WORD1_REG(CAN1_BASE_PTR,9)</span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac9d3ab8d85e1f21485b68723b7ca3bc8"> 2284</a></span>&#160;<span class="preprocessor">#define CAN1_WORD110                             CAN_WORD1_REG(CAN1_BASE_PTR,10)</span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9459fa126bf6881f863db6dbabda9e50"> 2285</a></span>&#160;<span class="preprocessor">#define CAN1_WORD111                             CAN_WORD1_REG(CAN1_BASE_PTR,11)</span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gabbf7713640093a7e74da81faf74747b0"> 2286</a></span>&#160;<span class="preprocessor">#define CAN1_WORD112                             CAN_WORD1_REG(CAN1_BASE_PTR,12)</span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa438e86a94ea488256935e14fb7e64da"> 2287</a></span>&#160;<span class="preprocessor">#define CAN1_WORD113                             CAN_WORD1_REG(CAN1_BASE_PTR,13)</span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga364cc41e98346454acbf64ca2288b435"> 2288</a></span>&#160;<span class="preprocessor">#define CAN1_WORD114                             CAN_WORD1_REG(CAN1_BASE_PTR,14)</span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac8e398a6c942eadfe7b49529d2598ce2"> 2289</a></span>&#160;<span class="preprocessor">#define CAN1_WORD115                             CAN_WORD1_REG(CAN1_BASE_PTR,15)</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment">/* CAN - Register array accessors */</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9d24c3b8ca55fb014f477c4a586fe9d6"> 2292</a></span>&#160;<span class="preprocessor">#define CAN0_CS(index)                           CAN_CS_REG(CAN0_BASE_PTR,index)</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga70afb0e5509292d14467ead72cc74e03"> 2293</a></span>&#160;<span class="preprocessor">#define CAN1_CS(index)                           CAN_CS_REG(CAN1_BASE_PTR,index)</span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gac7b043c2201389dfe416e3f5166db6cc"> 2294</a></span>&#160;<span class="preprocessor">#define CAN0_ID(index)                           CAN_ID_REG(CAN0_BASE_PTR,index)</span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga6363290fa493350368cf139282eb1489"> 2295</a></span>&#160;<span class="preprocessor">#define CAN1_ID(index)                           CAN_ID_REG(CAN1_BASE_PTR,index)</span></div><div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#gaa0a859ba1ce74eaa3d818f7f3c33b81c"> 2296</a></span>&#160;<span class="preprocessor">#define CAN0_WORD0(index)                        CAN_WORD0_REG(CAN0_BASE_PTR,index)</span></div><div class="line"><a name="l02297"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga9a7f7bb1b6d0ccc063894f333aa70177"> 2297</a></span>&#160;<span class="preprocessor">#define CAN1_WORD0(index)                        CAN_WORD0_REG(CAN1_BASE_PTR,index)</span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga4af1bfb5724c2c008255212b870e19f1"> 2298</a></span>&#160;<span class="preprocessor">#define CAN0_WORD1(index)                        CAN_WORD1_REG(CAN0_BASE_PTR,index)</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga2921c15be0ff05b3a4df90d985c97556"> 2299</a></span>&#160;<span class="preprocessor">#define CAN1_WORD1(index)                        CAN_WORD1_REG(CAN1_BASE_PTR,index)</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga90e907f58584ed65f8c8cd1ab79e4fc4"> 2300</a></span>&#160;<span class="preprocessor">#define CAN0_RXIMR(index)                        CAN_RXIMR_REG(CAN0_BASE_PTR,index)</span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group___c_a_n___register___accessor___macros.html#ga3949267c8d6d6e34cd57e84f1168912c"> 2301</a></span>&#160;<span class="preprocessor">#define CAN1_RXIMR(index)                        CAN_RXIMR_REG(CAN1_BASE_PTR,index)</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160; <span class="comment">/* end of group CAN_Register_Accessor_Macros */</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160; <span class="comment">/* end of group CAN_Peripheral */</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment">   -- CMP</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_c_m_p___mem_map.html">CMP_MemMap</a> {</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR0;                                     </div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR1;                                     </div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPR;                                     </div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SCR;                                     </div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DACCR;                                   </div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MUXCR;                                   </div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___c_m_p___peripheral.html#ga6f5d370df3839e41b771c2d0b89cbb83">CMP_MemMapPtr</a>;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="comment">/* CMP - Register accessors */</span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gade821ad13c2c460c33f1c0929cc904c3"> 2343</a></span>&#160;<span class="preprocessor">#define CMP_CR0_REG(base)                        ((base)-&gt;CR0)</span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga2f761d7412507e4415f230a5e4d972a2"> 2344</a></span>&#160;<span class="preprocessor">#define CMP_CR1_REG(base)                        ((base)-&gt;CR1)</span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga343773a1ef97ce5124a805a7e42af104"> 2345</a></span>&#160;<span class="preprocessor">#define CMP_FPR_REG(base)                        ((base)-&gt;FPR)</span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga078b884bead12ed9b24c285c8f73fd27"> 2346</a></span>&#160;<span class="preprocessor">#define CMP_SCR_REG(base)                        ((base)-&gt;SCR)</span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga241a18e5c046627c53ba30229a1a313c"> 2347</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_REG(base)                      ((base)-&gt;DACCR)</span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga61de65bd4b7dc63f96d8c361be243a08"> 2348</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_REG(base)                      ((base)-&gt;MUXCR)</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment">   -- CMP Register Masks</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga9a81a95d8ceda15abb107f3c961e2f03"> 2365</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     0x3u</span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga12a965eae39b79d9e6066de9af418df3"> 2366</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    0</span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga3ac2621a332671b38fa231e1fa14d26d"> 2367</a></span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_HYSTCTR_SHIFT))&amp;CMP_CR0_HYSTCTR_MASK)</span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab1e98c122818fe880217f72fab932ac2"> 2368</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  0x70u</span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga07a4d57ab7d44b55b3d73f612aa7dd98"> 2369</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 4</span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad9cbe394311ddbb43945fcdade409c9e"> 2370</a></span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_FILTER_CNT_SHIFT))&amp;CMP_CR0_FILTER_CNT_MASK)</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="comment">/* CR1 Bit Fields */</span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2492ad39a9661a1217cc26f20bd31ef2"> 2372</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          0x1u</span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacaacf0894bdf41eb49de1ae81075fa2b"> 2373</a></span>&#160;<span class="preprocessor">#define CMP_CR1_EN_SHIFT                         0</span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaad42787753465406dd5006f228049dd"> 2374</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_MASK                         0x2u</span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga5c273c5f23e09e69a9589a285cbe2c24"> 2375</a></span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        1</span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf8b38740c4bddec386b2b7d674f5f0fc"> 2376</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_MASK                         0x4u</span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaaf826df5b4ff2069e2cb112f03c7b782"> 2377</a></span>&#160;<span class="preprocessor">#define CMP_CR1_COS_SHIFT                        2</span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga562c151a4679c2b50e20d6418dcc7d99"> 2378</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_MASK                         0x8u</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae8bcf6f11eb6afb3967dc6e318b0c41f"> 2379</a></span>&#160;<span class="preprocessor">#define CMP_CR1_INV_SHIFT                        3</span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga09a2757123048a40e1694dd9454982ee"> 2380</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_MASK                       0x10u</span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga35cfe45cce5ed6925e522e3c4527054a"> 2381</a></span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      4</span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga70bc3069a7e105b59d01d83b4d1714b1"> 2382</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_MASK                          0x40u</span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga386bf7ca4f7eb8faa4ba8346620667f2"> 2383</a></span>&#160;<span class="preprocessor">#define CMP_CR1_WE_SHIFT                         6</span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga899d139651dd67746e73452ff19e892b"> 2384</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_MASK                          0x80u</span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga57cd3f81d8844d4e0509f342ae5170bb"> 2385</a></span>&#160;<span class="preprocessor">#define CMP_CR1_SE_SHIFT                         7</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="comment">/* FPR Bit Fields */</span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf8ca758656c156ecadfbb6f9e57a3eef"> 2387</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    0xFFu</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa563be7a82c0c1e3802e7ac7c920bf3a"> 2388</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   0</span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga64552c5393c5361b4e87fae0df10308e"> 2389</a></span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_FPR_FILT_PER_SHIFT))&amp;CMP_FPR_FILT_PER_MASK)</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga024aec72a28ecdc04a1441cd7a3af23a"> 2391</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        0x1u</span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa508076192a6b9aed5c4d46282c64394"> 2392</a></span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       0</span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaab44e3da0576b12dd809881323944a1c"> 2393</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_MASK                         0x2u</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga076d455f0d5bdad02282cbcce6e04c01"> 2394</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        1</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga876bfa2799338c6b10b152940d25c4a7"> 2395</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_MASK                         0x4u</span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga78595d16db987c96e73ce96fc5436f6b"> 2396</a></span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        2</span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab36859944bb484db243358bb9a1a9692"> 2397</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_MASK                         0x8u</span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaa9d242eac081d0d572e120ea3afa0e6f"> 2398</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        3</span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga2fbc99fb91c41e37b82ecabda7a9f0c7"> 2399</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_MASK                         0x10u</span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga24fc92779af70d4d7fc87102c53b86ca"> 2400</a></span>&#160;<span class="preprocessor">#define CMP_SCR_IER_SHIFT                        4</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6c327ac00a545eb94db1a413dcb23cbe"> 2401</a></span>&#160;<span class="preprocessor">#define CMP_SCR_SMELB_MASK                       0x20u</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac82a565c88f79f00a12f6e6799779353"> 2402</a></span>&#160;<span class="preprocessor">#define CMP_SCR_SMELB_SHIFT                      5</span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga217e649d3512ff1bba2c22885d768148"> 2403</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       0x40u</span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gafafda406631ad26c72187f4df02df484"> 2404</a></span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      6</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">/* DACCR Bit Fields */</span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaf785bdf33cec5e0e8d03022bd7d92022"> 2406</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     0x3Fu</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga329adee42ffc5125d3a6a85c6b990311"> 2407</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    0</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga7bc3c08fb7b5c8d02b7c1beac42323cb"> 2408</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VOSEL_SHIFT))&amp;CMP_DACCR_VOSEL_MASK)</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gac9eceaf5b3e478eb1a332681c8bcf160"> 2409</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     0x40u</span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab9f804a9c4ecafbaaa82f2fc0ec69083"> 2410</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    6</span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gacfd8aec2de81865d8f5fc0f06d17ba08"> 2411</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     0x80u</span></div><div class="line"><a name="l02412"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga85aa1686a0d5a7de2375bfab7167bb93"> 2412</a></span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    7</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="comment">/* MUXCR Bit Fields */</span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga6ff83366097d3be5ae93234b68684cf5"> 2414</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      0x7u</span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gad74d8206afe9b7ad009b0a7ac2bbf1cf"> 2415</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     0</span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga61a47f441cc9f0145482ce3f1561160a"> 2416</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_MSEL_SHIFT))&amp;CMP_MUXCR_MSEL_MASK)</span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gaba9739da107b2a2b908af338d14df160"> 2417</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      0x38u</span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab686629f56ced4b88c699f0f610dece5"> 2418</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     3</span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gae2f01a26dfcb880ec6dcca859629c743"> 2419</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSEL_SHIFT))&amp;CMP_MUXCR_PSEL_MASK)</span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab47ccc211800c5735f944c8cd2946f41"> 2420</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MEN_MASK                       0x40u</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gab3895cd2750895953d63e8eeaa31c9f6"> 2421</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_MEN_SHIFT                      6</span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#gadb925edeb7ef8d421a186fa805d4d14f"> 2422</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PEN_MASK                       0x80u</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___c_m_p___register___masks.html#ga4d7b0ec6041c29ba0c3e2993ec66b923"> 2423</a></span>&#160;<span class="preprocessor">#define CMP_MUXCR_PEN_SHIFT                      7</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral.html#ga5a7a6b1d0743a05435ba5cb2dc2b3431"> 2432</a></span>&#160;<span class="preprocessor">#define CMP0_BASE_PTR                            ((CMP_MemMapPtr)0x40073000u)</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;</div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral.html#ga91e89d9d49a3f251dcd9026ad403a3e8"> 2434</a></span>&#160;<span class="preprocessor">#define CMP1_BASE_PTR                            ((CMP_MemMapPtr)0x40073008u)</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;</div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral.html#ga732cbf43f95d2d1cd01b4204263940ab"> 2436</a></span>&#160;<span class="preprocessor">#define CMP2_BASE_PTR                            ((CMP_MemMapPtr)0x40073010u)</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment">/* CMP - Register instance definitions */</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment">/* CMP0 */</span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga0b4ea995265b027fb308b236b2f0afd4"> 2450</a></span>&#160;<span class="preprocessor">#define CMP0_CR0                                 CMP_CR0_REG(CMP0_BASE_PTR)</span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga993cebfc8cb6bcf6caec49cd75218d17"> 2451</a></span>&#160;<span class="preprocessor">#define CMP0_CR1                                 CMP_CR1_REG(CMP0_BASE_PTR)</span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gafc67824f9a3bc92eaf359c91bf1df5b6"> 2452</a></span>&#160;<span class="preprocessor">#define CMP0_FPR                                 CMP_FPR_REG(CMP0_BASE_PTR)</span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga4b5f2afaed69d7a475c7b49e6072c2d1"> 2453</a></span>&#160;<span class="preprocessor">#define CMP0_SCR                                 CMP_SCR_REG(CMP0_BASE_PTR)</span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga35e0e1f16fe611949cc7970ad0119891"> 2454</a></span>&#160;<span class="preprocessor">#define CMP0_DACCR                               CMP_DACCR_REG(CMP0_BASE_PTR)</span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga5ee1e22a7f08ec3cdad0083a790b10b3"> 2455</a></span>&#160;<span class="preprocessor">#define CMP0_MUXCR                               CMP_MUXCR_REG(CMP0_BASE_PTR)</span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="comment">/* CMP1 */</span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gaa82475a4569fb842d73f762929acfa98"> 2457</a></span>&#160;<span class="preprocessor">#define CMP1_CR0                                 CMP_CR0_REG(CMP1_BASE_PTR)</span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga911f6bea29d7cb4cc6381004d51663ea"> 2458</a></span>&#160;<span class="preprocessor">#define CMP1_CR1                                 CMP_CR1_REG(CMP1_BASE_PTR)</span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga0cbc568262a074fb920d0534e972853b"> 2459</a></span>&#160;<span class="preprocessor">#define CMP1_FPR                                 CMP_FPR_REG(CMP1_BASE_PTR)</span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gaed2f22d532cad1fddbaa508702e09d5e"> 2460</a></span>&#160;<span class="preprocessor">#define CMP1_SCR                                 CMP_SCR_REG(CMP1_BASE_PTR)</span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga9204e7f65522d049fe7df9d705ed74e8"> 2461</a></span>&#160;<span class="preprocessor">#define CMP1_DACCR                               CMP_DACCR_REG(CMP1_BASE_PTR)</span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gad567f4f2fcc1f24abb745dcffcd7cef0"> 2462</a></span>&#160;<span class="preprocessor">#define CMP1_MUXCR                               CMP_MUXCR_REG(CMP1_BASE_PTR)</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="comment">/* CMP2 */</span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga032f709b685f855d5110183cf53f79ed"> 2464</a></span>&#160;<span class="preprocessor">#define CMP2_CR0                                 CMP_CR0_REG(CMP2_BASE_PTR)</span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga6602afca3ec770ad939669ccd0df316c"> 2465</a></span>&#160;<span class="preprocessor">#define CMP2_CR1                                 CMP_CR1_REG(CMP2_BASE_PTR)</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga9dc777b96070e089202af634a3da0feb"> 2466</a></span>&#160;<span class="preprocessor">#define CMP2_FPR                                 CMP_FPR_REG(CMP2_BASE_PTR)</span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#ga3fecb254542d1ea6f149b0b42c31fc53"> 2467</a></span>&#160;<span class="preprocessor">#define CMP2_SCR                                 CMP_SCR_REG(CMP2_BASE_PTR)</span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gac57bbed7635a10b34a5db2372b7a21ea"> 2468</a></span>&#160;<span class="preprocessor">#define CMP2_DACCR                               CMP_DACCR_REG(CMP2_BASE_PTR)</span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___c_m_p___register___accessor___macros.html#gaefb6742f070600e76e40da89916a80e3"> 2469</a></span>&#160;<span class="preprocessor">#define CMP2_MUXCR                               CMP_MUXCR_REG(CMP2_BASE_PTR)</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160; <span class="comment">/* end of group CMP_Peripheral */</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="comment">   -- CMT</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_c_m_t___mem_map.html">CMT_MemMap</a> {</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CGH1;                                    </div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CGL1;                                    </div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CGH2;                                    </div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CGL2;                                    </div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> OC;                                      </div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MSC;                                     </div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CMD1;                                    </div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CMD2;                                    </div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CMD3;                                    </div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CMD4;                                    </div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PPS;                                     </div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DMA;                                     </div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___c_m_t___peripheral.html#ga9764155d28e775ee5d3200941c07f812">CMT_MemMapPtr</a>;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment">   -- CMT - Register accessor macros</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment">/* CMT - Register accessors */</span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga1f00c7e08c77c8d2388cc2f0f819d187"> 2517</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_REG(base)                       ((base)-&gt;CGH1)</span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga771dd48290399c3c4f3b104299e28f66"> 2518</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_REG(base)                       ((base)-&gt;CGL1)</span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga8aeb87a39cf6d86e317a6ddb8340e8fa"> 2519</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_REG(base)                       ((base)-&gt;CGH2)</span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gac1baf38413e70d4e3077963d08d67c1a"> 2520</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_REG(base)                       ((base)-&gt;CGL2)</span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga2b29abafd53b2d21c63ac04ca73c8ab3"> 2521</a></span>&#160;<span class="preprocessor">#define CMT_OC_REG(base)                         ((base)-&gt;OC)</span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga8b8f43bd61d3d9b918c86cc17e530a23"> 2522</a></span>&#160;<span class="preprocessor">#define CMT_MSC_REG(base)                        ((base)-&gt;MSC)</span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gaf70e5f0b96785634416451b252de9522"> 2523</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_REG(base)                       ((base)-&gt;CMD1)</span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga52cac578885360a51fb5f8333a32499f"> 2524</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_REG(base)                       ((base)-&gt;CMD2)</span></div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gae48de2fa2e70ed138d31e8369dfa5a3a"> 2525</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_REG(base)                       ((base)-&gt;CMD3)</span></div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga3d423ab9fbac444983cf6a0dc2071d38"> 2526</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_REG(base)                       ((base)-&gt;CMD4)</span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga303f728da6c3205380186128b2a9001c"> 2527</a></span>&#160;<span class="preprocessor">#define CMT_PPS_REG(base)                        ((base)-&gt;PPS)</span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gaa749274da5a6a51144a4423bed217248"> 2528</a></span>&#160;<span class="preprocessor">#define CMT_DMA_REG(base)                        ((base)-&gt;DMA)</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160; <span class="comment">/* end of group CMT_Register_Accessor_Macros */</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="comment">   -- CMT Register Masks</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="comment">/* CGH1 Bit Fields */</span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga4ca405c6721e302fabcb4ddcc7773f1a"> 2545</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_MASK                         0xFFu</span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga6021b3f0f356c06b50371a28bf83f27e"> 2546</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH_SHIFT                        0</span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga80e8f906e7d14d8372f22abfc9138b97"> 2547</a></span>&#160;<span class="preprocessor">#define CMT_CGH1_PH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH1_PH_SHIFT))&amp;CMT_CGH1_PH_MASK)</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment">/* CGL1 Bit Fields */</span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab1d6a610e9cc0a024160f157f48a851f"> 2549</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_MASK                         0xFFu</span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa7bf093c1ef1bfd7e40a2740eafb093d"> 2550</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL_SHIFT                        0</span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga44c85b7bf2d25219997d1205e1f4ec9a"> 2551</a></span>&#160;<span class="preprocessor">#define CMT_CGL1_PL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL1_PL_SHIFT))&amp;CMT_CGL1_PL_MASK)</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="comment">/* CGH2 Bit Fields */</span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8637e794f015ee608b47a547e35a72ea"> 2553</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_MASK                         0xFFu</span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafcef3256a8434ecb052c1e6fa0226459"> 2554</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH_SHIFT                        0</span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa3a74404a2679da47172d09576a8ba2b"> 2555</a></span>&#160;<span class="preprocessor">#define CMT_CGH2_SH(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGH2_SH_SHIFT))&amp;CMT_CGH2_SH_MASK)</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment">/* CGL2 Bit Fields */</span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafd7f251bad02bcf7549874db413adcf9"> 2557</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_MASK                         0xFFu</span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga5a5d53932d1fcce0a0f2e9fc29400df8"> 2558</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL_SHIFT                        0</span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga7875c0e5f5a2eeb12ed641f1fa64ba19"> 2559</a></span>&#160;<span class="preprocessor">#define CMT_CGL2_SL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CGL2_SL_SHIFT))&amp;CMT_CGL2_SL_MASK)</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="comment">/* OC Bit Fields */</span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga7f61dcc57756388d9e913eb3653c2e58"> 2561</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_MASK                       0x20u</span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga0d1d56279862ab5f549e82bd9c25b0f2"> 2562</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROPEN_SHIFT                      5</span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8096ee7b689f4a27e80c6d13f4097587"> 2563</a></span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_MASK                       0x40u</span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa20b0e3e0a6bc7db56b8c87f1fa24fb8"> 2564</a></span>&#160;<span class="preprocessor">#define CMT_OC_CMTPOL_SHIFT                      6</span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gadb4b1905fcea060fccf7c4486db6908f"> 2565</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROL_MASK                         0x80u</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae67f5985213b34945cc357cfde809125"> 2566</a></span>&#160;<span class="preprocessor">#define CMT_OC_IROL_SHIFT                        7</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment">/* MSC Bit Fields */</span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga009968608dc16f63225cbfa192f0e159"> 2568</a></span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_MASK                       0x1u</span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga1245001d81145a1cede60ee0d98b9522"> 2569</a></span>&#160;<span class="preprocessor">#define CMT_MSC_MCGEN_SHIFT                      0</span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab7f246dc8aa0260f2696a23de0482cef"> 2570</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_MASK                       0x2u</span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaa7fa1a5e01690a63a09459cca5b763d0"> 2571</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCIE_SHIFT                      1</span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae434ad9168835c6d9e4d941a90a568cb"> 2572</a></span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_MASK                         0x4u</span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga73422722bbae07a50d0b2b473f5f9417"> 2573</a></span>&#160;<span class="preprocessor">#define CMT_MSC_FSK_SHIFT                        2</span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac099af54e9456cad9c3343184d3e041a"> 2574</a></span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_MASK                        0x8u</span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga3ddb10ae744a6e2149a0d0185a796571"> 2575</a></span>&#160;<span class="preprocessor">#define CMT_MSC_BASE_SHIFT                       3</span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gafeb71169b6c47237583101487f6412e1"> 2576</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_MASK                       0x10u</span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga7a71704451408ca7e8c8802fa72d4e4d"> 2577</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EXSPC_SHIFT                      4</span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab663f14909462192c6e432c7bd0e56bf"> 2578</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_MASK                      0x60u</span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gad2d262cf3ba8ccd189bd321219579c52"> 2579</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV_SHIFT                     5</span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga54610d66d9610fc9d93f47c16a2f052a"> 2580</a></span>&#160;<span class="preprocessor">#define CMT_MSC_CMTDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_MSC_CMTDIV_SHIFT))&amp;CMT_MSC_CMTDIV_MASK)</span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga1aec1fa9b79d496b3f5f32fab07495a3"> 2581</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_MASK                        0x80u</span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab505074d349c8d2c800e554a0893f312"> 2582</a></span>&#160;<span class="preprocessor">#define CMT_MSC_EOCF_SHIFT                       7</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="comment">/* CMD1 Bit Fields */</span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gae4b77d2880f04b69d33cacfe3978042a"> 2584</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_MASK                         0xFFu</span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga8bbdd2644bc864f959170f9260981476"> 2585</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB_SHIFT                        0</span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga6768033295fb2ea10154824be36cb803"> 2586</a></span>&#160;<span class="preprocessor">#define CMT_CMD1_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD1_MB_SHIFT))&amp;CMT_CMD1_MB_MASK)</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment">/* CMD2 Bit Fields */</span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac9616164033684cd0d73e63eb6381441"> 2588</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_MASK                         0xFFu</span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaeff28d00f2825fc455b2f37c218ce24f"> 2589</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB_SHIFT                        0</span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab2a79ddcd28a1921a654f06e9c9cb15f"> 2590</a></span>&#160;<span class="preprocessor">#define CMT_CMD2_MB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD2_MB_SHIFT))&amp;CMT_CMD2_MB_MASK)</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment">/* CMD3 Bit Fields */</span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga0ee814da2957c935fad8b236d52b22f5"> 2592</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_MASK                         0xFFu</span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga87210814a860e3ea66f06747156fbd9a"> 2593</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB_SHIFT                        0</span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaef6988a6aed5fc7ec042e6db619d568b"> 2594</a></span>&#160;<span class="preprocessor">#define CMT_CMD3_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD3_SB_SHIFT))&amp;CMT_CMD3_SB_MASK)</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment">/* CMD4 Bit Fields */</span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga634397e39fb458afba9c0cfefdfc36d8"> 2596</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_MASK                         0xFFu</span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gac4d14f573bc993ac68f7cc9242fbe888"> 2597</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB_SHIFT                        0</span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga346b641d1b301aa99d317d8a98c62c97"> 2598</a></span>&#160;<span class="preprocessor">#define CMT_CMD4_SB(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_CMD4_SB_SHIFT))&amp;CMT_CMD4_SB_MASK)</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="comment">/* PPS Bit Fields */</span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga52042920cc25a46d0e050801a105a629"> 2600</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_MASK                      0xFu</span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaaafd6c1e8178ed7cd283f3ffcfaed535"> 2601</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV_SHIFT                     0</span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gab292c1e5177eff6589d66ee39bd5f5eb"> 2602</a></span>&#160;<span class="preprocessor">#define CMT_PPS_PPSDIV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMT_PPS_PPSDIV_SHIFT))&amp;CMT_PPS_PPSDIV_MASK)</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="comment">/* DMA Bit Fields */</span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#ga65c04dcbc5d319c8f0532568570e555a"> 2604</a></span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_MASK                         0x1u</span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___c_m_t___register___masks.html#gaf60148184935a9ae825cecc482734b31"> 2605</a></span>&#160;<span class="preprocessor">#define CMT_DMA_DMA_SHIFT                        0</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160; <span class="comment">/* end of group CMT_Register_Masks */</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="comment">/* CMT - Peripheral instance base addresses */</span></div><div class="line"><a name="l02614"></a><span class="lineno"><a class="line" href="group___c_m_t___peripheral.html#gae361f199741d5276c4618edb9ee289b7"> 2614</a></span>&#160;<span class="preprocessor">#define CMT_BASE_PTR                             ((CMT_MemMapPtr)0x40062000u)</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment">   -- CMT - Register accessor macros</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment">/* CMT - Register instance definitions */</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="comment">/* CMT */</span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga4c7d1dfd83c5f57747e3ab42a5a95f1c"> 2628</a></span>&#160;<span class="preprocessor">#define CMT_CGH1                                 CMT_CGH1_REG(CMT_BASE_PTR)</span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga9e3e0d298f924d87194b810b6650e7b7"> 2629</a></span>&#160;<span class="preprocessor">#define CMT_CGL1                                 CMT_CGL1_REG(CMT_BASE_PTR)</span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga7d10215d9de6abb5a00248c99a6cdd5f"> 2630</a></span>&#160;<span class="preprocessor">#define CMT_CGH2                                 CMT_CGH2_REG(CMT_BASE_PTR)</span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga876610d3a8662684c6a321c84f275c2b"> 2631</a></span>&#160;<span class="preprocessor">#define CMT_CGL2                                 CMT_CGL2_REG(CMT_BASE_PTR)</span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga51de72fb53207f757bb87c5e6a2f0089"> 2632</a></span>&#160;<span class="preprocessor">#define CMT_OC                                   CMT_OC_REG(CMT_BASE_PTR)</span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga8b8bc43b1d63206a6a34a206ccf6d38b"> 2633</a></span>&#160;<span class="preprocessor">#define CMT_MSC                                  CMT_MSC_REG(CMT_BASE_PTR)</span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga2d816daa348fd72efabe968a53dd3519"> 2634</a></span>&#160;<span class="preprocessor">#define CMT_CMD1                                 CMT_CMD1_REG(CMT_BASE_PTR)</span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga82b6cc872f8618c5af1c34c62229a3a3"> 2635</a></span>&#160;<span class="preprocessor">#define CMT_CMD2                                 CMT_CMD2_REG(CMT_BASE_PTR)</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gaf97d4508ec487dc63e244938dbcb88ae"> 2636</a></span>&#160;<span class="preprocessor">#define CMT_CMD3                                 CMT_CMD3_REG(CMT_BASE_PTR)</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga17049df9c1f0cc2fc3a0bdfbdb6f6bc1"> 2637</a></span>&#160;<span class="preprocessor">#define CMT_CMD4                                 CMT_CMD4_REG(CMT_BASE_PTR)</span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#ga078edfcdbd55827db79dda05e1404c14"> 2638</a></span>&#160;<span class="preprocessor">#define CMT_PPS                                  CMT_PPS_REG(CMT_BASE_PTR)</span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___c_m_t___register___accessor___macros.html#gadaf0785d5239674d6b363584b8d44c4c"> 2639</a></span>&#160;<span class="preprocessor">#define CMT_DMA                                  CMT_DMA_REG(CMT_BASE_PTR)</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160; <span class="comment">/* end of group CMT_Register_Accessor_Macros */</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160; <span class="comment">/* end of group CMT_Peripheral */</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="comment">   -- CRC</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_c_r_c___mem_map.html">CRC_MemMap</a> {</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>;                                    </div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;      <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> CRCL;                                   </div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;      <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> CRCH;                                   </div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;    } ACCESS16BIT;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;      <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CRCLL;                                   </div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;      <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CRCLU;                                   </div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;      <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CRCHL;                                   </div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;      <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CRCHU;                                   </div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;    } ACCESS8BIT;</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;  };</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> GPOLY;                                  </div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;      <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> GPOLYL;                                 </div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;      <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> GPOLYH;                                 </div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;    } GPOLY_ACCESS16BIT;</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x4 */</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;      <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> GPOLYLL;                                 </div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;      <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> GPOLYLU;                                 </div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;      <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> GPOLYHL;                                 </div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;      <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> GPOLYHU;                                 </div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;    } GPOLY_ACCESS8BIT;</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;  };</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x8 */</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CTRL;                                   </div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;    <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x8 */</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;      <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[3];</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;      <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CTRLHU;                                  </div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;    } CTRL_ACCESS8BIT;</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  };</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___c_r_c___peripheral.html#ga65ec00368ee39504a8a83cd736901b84">CRC_MemMapPtr</a>;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment">   -- CRC - Register accessor macros</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">/* CRC - Register accessors */</span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga8c19463133fc11b80ce6beaa0559b049"> 2708</a></span>&#160;<span class="preprocessor">#define CRC_CRC_REG(base)                        ((base)-&gt;CRC)</span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gabad31d8dfe12ca85567b1e6b9027ff66"> 2709</a></span>&#160;<span class="preprocessor">#define CRC_CRCL_REG(base)                       ((base)-&gt;ACCESS16BIT.CRCL)</span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga25a983be1195cec12e80bd5fd70d6bdb"> 2710</a></span>&#160;<span class="preprocessor">#define CRC_CRCH_REG(base)                       ((base)-&gt;ACCESS16BIT.CRCH)</span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gadd29ee6c1be896d6a29e47087c6fc8c5"> 2711</a></span>&#160;<span class="preprocessor">#define CRC_CRCLL_REG(base)                      ((base)-&gt;ACCESS8BIT.CRCLL)</span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gac563a3cd40ed051f1580525b3d997196"> 2712</a></span>&#160;<span class="preprocessor">#define CRC_CRCLU_REG(base)                      ((base)-&gt;ACCESS8BIT.CRCLU)</span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga89be07710e8d08250ca3b8dcbf6dd7ad"> 2713</a></span>&#160;<span class="preprocessor">#define CRC_CRCHL_REG(base)                      ((base)-&gt;ACCESS8BIT.CRCHL)</span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga4cf80e6cff3baf934f320fa9d78e3723"> 2714</a></span>&#160;<span class="preprocessor">#define CRC_CRCHU_REG(base)                      ((base)-&gt;ACCESS8BIT.CRCHU)</span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga4380a8ebc7eff991b5db31a826e12c34"> 2715</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_REG(base)                      ((base)-&gt;GPOLY)</span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gab1698faf3a8970f99f403444ebb4d2c8"> 2716</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_REG(base)                     ((base)-&gt;GPOLY_ACCESS16BIT.GPOLYL)</span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gafad4f84e32d790a7fe24cd92b2c480dd"> 2717</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_REG(base)                     ((base)-&gt;GPOLY_ACCESS16BIT.GPOLYH)</span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gaf49775745cf42c0370512f2c0058acd7"> 2718</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYLL)</span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga1ad8ace74d9ab86940dfd4d066635b1c"> 2719</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYLU)</span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gac5b8db04ab62b0ea728987e54a9aab93"> 2720</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYHL)</span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga1692656f77c7ec2de5c561f84e5811b2"> 2721</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_REG(base)                    ((base)-&gt;GPOLY_ACCESS8BIT.GPOLYHU)</span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gaf046fbac123e09bad1bf8238974247c5"> 2722</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga680ec9b0b037687ce6b43e13d72599a5"> 2723</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_REG(base)                     ((base)-&gt;CTRL_ACCESS8BIT.CTRLHU)</span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160; <span class="comment">/* end of group CRC_Register_Accessor_Macros */</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment">   -- CRC Register Masks</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="comment">/* CRC Bit Fields */</span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4ed4d658d7b0998f99f2e7a67781b741"> 2740</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LL_MASK                          0xFFu</span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga33b62a4af618b4dced75e79b9e764609"> 2741</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LL_SHIFT                         0</span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2627598dd0397194169ba3d3fd351bcb"> 2742</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_LL_SHIFT))&amp;CRC_CRC_LL_MASK)</span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gafd70dfedcb7a56d90936b633f6b72c8b"> 2743</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LU_MASK                          0xFF00u</span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf49b0d3034c80d25be6484b90f06d5a8"> 2744</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LU_SHIFT                         8</span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gacf55a6aa9391f22a4c4760c9fd7f7a0c"> 2745</a></span>&#160;<span class="preprocessor">#define CRC_CRC_LU(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_LU_SHIFT))&amp;CRC_CRC_LU_MASK)</span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3bda7420d175ce8cfc9acf5726265dad"> 2746</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HL_MASK                          0xFF0000u</span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga48dd9ee135e23cc28dfb3574ec525161"> 2747</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HL_SHIFT                         16</span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2a85a4bfea71cb8ddea4102adf856f21"> 2748</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_HL_SHIFT))&amp;CRC_CRC_HL_MASK)</span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gadebf00a86844fdfa04e5d0294b63ac2d"> 2749</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HU_MASK                          0xFF000000u</span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga5d9a6f28d57145c1b989afb94ceace63"> 2750</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HU_SHIFT                         24</span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga76e17f81fb30f319a1a550dd1b315c0d"> 2751</a></span>&#160;<span class="preprocessor">#define CRC_CRC_HU(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CRC_HU_SHIFT))&amp;CRC_CRC_HU_MASK)</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="comment">/* CRCL Bit Fields */</span></div><div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga41565ef941db78c9470646b7246e78a1"> 2753</a></span>&#160;<span class="preprocessor">#define CRC_CRCL_CRCL_MASK                       0xFFFFu</span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0b4ef9a44a372a3fc83d3a414a4a976b"> 2754</a></span>&#160;<span class="preprocessor">#define CRC_CRCL_CRCL_SHIFT                      0</span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaddadfc7b1b0cc564ed86759d201f8a5d"> 2755</a></span>&#160;<span class="preprocessor">#define CRC_CRCL_CRCL(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_CRCL_CRCL_SHIFT))&amp;CRC_CRCL_CRCL_MASK)</span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="comment">/* CRCH Bit Fields */</span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0d262484bee068f2b06d17d24447bec7"> 2757</a></span>&#160;<span class="preprocessor">#define CRC_CRCH_CRCH_MASK                       0xFFFFu</span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga622add8b361a806791891fb0dd4c397e"> 2758</a></span>&#160;<span class="preprocessor">#define CRC_CRCH_CRCH_SHIFT                      0</span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gac12c9fe0b28e83b002ce28b93c70f538"> 2759</a></span>&#160;<span class="preprocessor">#define CRC_CRCH_CRCH(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_CRCH_CRCH_SHIFT))&amp;CRC_CRCH_CRCH_MASK)</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="comment">/* CRCLL Bit Fields */</span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga18c915c75953ef8fc41ed89062d62d64"> 2761</a></span>&#160;<span class="preprocessor">#define CRC_CRCLL_CRCLL_MASK                     0xFFu</span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga06b93610ab126fe3ae564a62eed6413c"> 2762</a></span>&#160;<span class="preprocessor">#define CRC_CRCLL_CRCLL_SHIFT                    0</span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga72310ff587461fb7b7cabd47dbf6f011"> 2763</a></span>&#160;<span class="preprocessor">#define CRC_CRCLL_CRCLL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCLL_CRCLL_SHIFT))&amp;CRC_CRCLL_CRCLL_MASK)</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment">/* CRCLU Bit Fields */</span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga22c6c03d914f327f64b73db15a230e0e"> 2765</a></span>&#160;<span class="preprocessor">#define CRC_CRCLU_CRCLU_MASK                     0xFFu</span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2104183fd4edfba092c04579a6a3bfa7"> 2766</a></span>&#160;<span class="preprocessor">#define CRC_CRCLU_CRCLU_SHIFT                    0</span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga08b9a64edea1c60eb0c96728b38959bc"> 2767</a></span>&#160;<span class="preprocessor">#define CRC_CRCLU_CRCLU(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCLU_CRCLU_SHIFT))&amp;CRC_CRCLU_CRCLU_MASK)</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment">/* CRCHL Bit Fields */</span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga069f960b90fdbfcfdd0296206592c1b0"> 2769</a></span>&#160;<span class="preprocessor">#define CRC_CRCHL_CRCHL_MASK                     0xFFu</span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0acc1b8a3ef9b7c723d2323af4c20ca4"> 2770</a></span>&#160;<span class="preprocessor">#define CRC_CRCHL_CRCHL_SHIFT                    0</span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gacc352c93802acc0445df3e47f99288ad"> 2771</a></span>&#160;<span class="preprocessor">#define CRC_CRCHL_CRCHL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCHL_CRCHL_SHIFT))&amp;CRC_CRCHL_CRCHL_MASK)</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="comment">/* CRCHU Bit Fields */</span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga60c0e02d3f331ed438bce87051649186"> 2773</a></span>&#160;<span class="preprocessor">#define CRC_CRCHU_CRCHU_MASK                     0xFFu</span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga90800aefc9bc2279fa16af913bbbc634"> 2774</a></span>&#160;<span class="preprocessor">#define CRC_CRCHU_CRCHU_SHIFT                    0</span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf83d7187cc7e7ec0ed0df685c6370a08"> 2775</a></span>&#160;<span class="preprocessor">#define CRC_CRCHU_CRCHU(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CRCHU_CRCHU_SHIFT))&amp;CRC_CRCHU_CRCHU_MASK)</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="comment">/* GPOLY Bit Fields */</span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga861d4f6f458051a63a7b01e6e5d8794b"> 2777</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_MASK                       0xFFFFu</span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga3830f95399bd5190027aaf00f307d10b"> 2778</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW_SHIFT                      0</span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga8ca8f0515fe1c754a85c9675a72724a2"> 2779</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_LOW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_LOW_SHIFT))&amp;CRC_GPOLY_LOW_MASK)</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga96c07e55f3d3c43d7b3e7637bc854ed6"> 2780</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga991debc471e54dcf5297d6a42c5778e6"> 2781</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH_SHIFT                     16</span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga90a11ee1325340cc0d7e18d791814a36"> 2782</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY_HIGH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_GPOLY_HIGH_SHIFT))&amp;CRC_GPOLY_HIGH_MASK)</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="comment">/* GPOLYL Bit Fields */</span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7512a0f84b048e7a54207f9a7e619494"> 2784</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_MASK                   0xFFFFu</span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf4e5ed1d1478c1a6c8c5681e2b1d24aa"> 2785</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL_SHIFT                  0</span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga9c1eb3a492719fa1461f3bc3d2593462"> 2786</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL_GPOLYL(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYL_GPOLYL_SHIFT))&amp;CRC_GPOLYL_GPOLYL_MASK)</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="comment">/* GPOLYH Bit Fields */</span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga15ab1d296a857eebfbb3e5894ddd9302"> 2788</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_MASK                   0xFFFFu</span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga62fa126178d7137b39b75ad2d63edae9"> 2789</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH_SHIFT                  0</span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7bc7d87ea6686671ac9777ae843e18d3"> 2790</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH_GPOLYH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;CRC_GPOLYH_GPOLYH_SHIFT))&amp;CRC_GPOLYH_GPOLYH_MASK)</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="comment">/* GPOLYLL Bit Fields */</span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga659c987f1e9d74e32d16e4b69bd763ee"> 2792</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_MASK                 0xFFu</span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1a323693acd9a37bb90abdc7f16ebbd8"> 2793</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL_SHIFT                0</span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga2ee0f77533aefa75692a541b5eac2a1b"> 2794</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL_GPOLYLL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLL_GPOLYLL_SHIFT))&amp;CRC_GPOLYLL_GPOLYLL_MASK)</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment">/* GPOLYLU Bit Fields */</span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf2e9b900f7d964512e1541299729abb9"> 2796</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_MASK                 0xFFu</span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga4d6303422fb112dfad558ee2f84aa92c"> 2797</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU_SHIFT                0</span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gae056d7d15c0caa312e768f34d89085bb"> 2798</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU_GPOLYLU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYLU_GPOLYLU_SHIFT))&amp;CRC_GPOLYLU_GPOLYLU_MASK)</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">/* GPOLYHL Bit Fields */</span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga92b941ef781b6023d61bc2af7f0b1818"> 2800</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_MASK                 0xFFu</span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaffbf0c35e87ea7a9650c9a049a08560c"> 2801</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL_SHIFT                0</span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga21448592fbebb4f7bf7d61d9ecfa80cc"> 2802</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL_GPOLYHL(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHL_GPOLYHL_SHIFT))&amp;CRC_GPOLYHL_GPOLYHL_MASK)</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="comment">/* GPOLYHU Bit Fields */</span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gac0f3f7a896e1ef279b948d778274cf04"> 2804</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_MASK                 0xFFu</span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga448d4b6c4e930f1c84294da6607faac4"> 2805</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU_SHIFT                0</span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf6f9af614e9bffe14fbea8a4fe444568"> 2806</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU_GPOLYHU(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_GPOLYHU_GPOLYHU_SHIFT))&amp;CRC_GPOLYHU_GPOLYHU_MASK)</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad441a2b8f6300b71038d47cc3c8c0fcc"> 2808</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_MASK                       0x1000000u</span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c3cc17a7bc8f6c0621f3ce91e7b2b3e"> 2809</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TCRC_SHIFT                      24</span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf3955c626d1b33289184fdc8a8a09147"> 2810</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_MASK                        0x2000000u</span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaf0d0849f057da668b51b759b7a2ba70f"> 2811</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_WAS_SHIFT                       25</span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7c59a3459d15bbbf8ae8bbcc208a1b31"> 2812</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_MASK                       0x4000000u</span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga99bb491c03e22125b5053167bf361218"> 2813</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_FXOR_SHIFT                      26</span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1af35cbb29862b18aee64fd4f32bca07"> 2814</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_MASK                       0x30000000u</span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gab309d177a917d972212c78481cf25d4d"> 2815</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR_SHIFT                      28</span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gad9b6420cda76f25cebee4315a10317e6"> 2816</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOTR_SHIFT))&amp;CRC_CTRL_TOTR_MASK)</span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga66da08ca8e22cd72c74e4b3cf53df7dd"> 2817</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_MASK                        0xC0000000u</span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gaad1005ea5864ca6795a27b3f7db38ea6"> 2818</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT_SHIFT                       30</span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga13375c3e505a73a0b114542b7476dbff"> 2819</a></span>&#160;<span class="preprocessor">#define CRC_CTRL_TOT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;CRC_CTRL_TOT_SHIFT))&amp;CRC_CTRL_TOT_MASK)</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="comment">/* CTRLHU Bit Fields */</span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga1d62eb284fb7d178fddaf03e10dcd19c"> 2821</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_MASK                     0x1u</span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga9299763dd32745d443ab84a9911ad775"> 2822</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TCRC_SHIFT                    0</span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga9c716f81782ec7e214f823ef98fa8eb3"> 2823</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS_MASK                      0x2u</span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gacd050b23263379193cf9cde3e1567ab1"> 2824</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_WAS_SHIFT                     1</span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0a552f60712b28cd96e939d4324157df"> 2825</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR_MASK                     0x4u</span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga505ca51d1aad1610b44bad4580f2637f"> 2826</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_FXOR_SHIFT                    2</span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga0418249380c6e69fc9a949f8da4e60f1"> 2827</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR_MASK                     0x30u</span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga991fefda83335d188d0cc82f1e64f43e"> 2828</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR_SHIFT                    4</span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga90b299bcced60b8b784350afac4da6dc"> 2829</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOTR_SHIFT))&amp;CRC_CTRLHU_TOTR_MASK)</span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#gac2999b1c162cd0860f76f002ead704ad"> 2830</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT_MASK                      0xC0u</span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga079a05fc69d357e3fadfb07de8abbeee"> 2831</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT_SHIFT                     6</span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___c_r_c___register___masks.html#ga7ac4af4df4f785bf6205fd8e6118f28b"> 2832</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU_TOT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CRC_CTRLHU_TOT_SHIFT))&amp;CRC_CTRLHU_TOT_MASK)</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160; <span class="comment">/* end of group CRC_Register_Masks */</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment">/* CRC - Peripheral instance base addresses */</span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___c_r_c___peripheral.html#ga139bd4056b9e3c7987d28b6e955b662d"> 2841</a></span>&#160;<span class="preprocessor">#define CRC_BASE_PTR                             ((CRC_MemMapPtr)0x40032000u)</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="comment">   -- CRC - Register accessor macros</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="comment">/* CRC - Register instance definitions */</span></div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="comment">/* CRC */</span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga99e479e85b3b249fd5c296fa60993b19"> 2855</a></span>&#160;<span class="preprocessor">#define CRC_CRC                                  CRC_CRC_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga6fa4fa4a9a7cb5649a494120c89beb72"> 2856</a></span>&#160;<span class="preprocessor">#define CRC_GPOLY                                CRC_GPOLY_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gae7431cd932210c6ef38ebcd07672aa8b"> 2857</a></span>&#160;<span class="preprocessor">#define CRC_CTRL                                 CRC_CTRL_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga2612704188a156ab52f6459d5ac9b4fc"> 2858</a></span>&#160;<span class="preprocessor">#define CRC_CRCL                                 CRC_CRCL_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gaeec74a7a5c36e9f7f789100611817489"> 2859</a></span>&#160;<span class="preprocessor">#define CRC_CRCH                                 CRC_CRCH_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga4885d0c2018a05af76e65ae0978c760d"> 2860</a></span>&#160;<span class="preprocessor">#define CRC_CRCLL                                CRC_CRCLL_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga6c4d6e445cfe03216179314829fc6c30"> 2861</a></span>&#160;<span class="preprocessor">#define CRC_CRCLU                                CRC_CRCLU_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gab66e197e49b1ff42bfd45e78742d86ca"> 2862</a></span>&#160;<span class="preprocessor">#define CRC_CRCHL                                CRC_CRCHL_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga1bb4a9c65cb1d816f835f793774cb68d"> 2863</a></span>&#160;<span class="preprocessor">#define CRC_CRCHU                                CRC_CRCHU_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga5e93846e8ba00df5f86390dc79fd89de"> 2864</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYL                               CRC_GPOLYL_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga48bbad74b5c22f8e3fb65e178dd5c21d"> 2865</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYH                               CRC_GPOLYH_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga84f37d75bbb697cddadaaceecc10c8e2"> 2866</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLL                              CRC_GPOLYLL_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gabbbe8ac9438423b1bf5c99288c283c09"> 2867</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYLU                              CRC_GPOLYLU_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga99723e01917f7cd510cab5f89aee93d2"> 2868</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHL                              CRC_GPOLYHL_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#ga52c0c04aaa1ae20951eeebeb1c58e96e"> 2869</a></span>&#160;<span class="preprocessor">#define CRC_GPOLYHU                              CRC_GPOLYHU_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02870"></a><span class="lineno"><a class="line" href="group___c_r_c___register___accessor___macros.html#gab3a9873d31cfc029f5c1ac6f735a798c"> 2870</a></span>&#160;<span class="preprocessor">#define CRC_CTRLHU                               CRC_CTRLHU_REG(CRC_BASE_PTR)</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160; <span class="comment">/* end of group CRC_Register_Accessor_Macros */</span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160; <span class="comment">/* end of group CRC_Peripheral */</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment">   -- CoreDebug</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_core_debug___mem_map.html">CoreDebug_MemMap</a> {</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> base_DHCSR_Read;                        </div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> base_DHCSR_Write;                       </div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;  };</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> base_DCRSR;                             </div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> base_DCRDR;                             </div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> base_DEMCR;                             </div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___core_debug___peripheral.html#gaa548220bc91b12bd49065fe752579fcd">CoreDebug_MemMapPtr</a>;</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment">   -- CoreDebug - Register accessor macros</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="comment">/* CoreDebug - Register accessors */</span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#gaea44925e7b9cc3155d55c86d77ecb8dc"> 2913</a></span>&#160;<span class="preprocessor">#define CoreDebug_base_DHCSR_Read_REG(base)      ((base)-&gt;base_DHCSR_Read)</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#gaf54a5a2086e1362b034c5ae9d566f261"> 2914</a></span>&#160;<span class="preprocessor">#define CoreDebug_base_DHCSR_Write_REG(base)     ((base)-&gt;base_DHCSR_Write)</span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#ga5f44f54e6c3b28720c9f888292d2eef5"> 2915</a></span>&#160;<span class="preprocessor">#define CoreDebug_base_DCRSR_REG(base)           ((base)-&gt;base_DCRSR)</span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#gac60388e54792a5460ba042a1e6917ce7"> 2916</a></span>&#160;<span class="preprocessor">#define CoreDebug_base_DCRDR_REG(base)           ((base)-&gt;base_DCRDR)</span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#ga068f04cd2820bf5a12caeb1c9f6afa51"> 2917</a></span>&#160;<span class="preprocessor">#define CoreDebug_base_DEMCR_REG(base)           ((base)-&gt;base_DEMCR)</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160; <span class="comment">/* end of group CoreDebug_Register_Accessor_Macros */</span></div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment">   -- CoreDebug Register Masks</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160; <span class="comment">/* end of group CoreDebug_Register_Masks */</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment">/* CoreDebug - Peripheral instance base addresses */</span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___core_debug___peripheral.html#ga994a185afca30ede538d89322c4f0326"> 2941</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE_PTR                       ((CoreDebug_MemMapPtr)0xE000EDF0u)</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="comment">   -- CoreDebug - Register accessor macros</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment">/* CoreDebug - Register instance definitions */</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="comment">/* CoreDebug */</span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#ga7d77eafe76b2000c7159e58e11ade9a1"> 2955</a></span>&#160;<span class="preprocessor">#define DHCSR_Read                               CoreDebug_base_DHCSR_Read_REG(CoreDebug_BASE_PTR)</span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#ga3c374ff0f88587d03fd707ebc0a06169"> 2956</a></span>&#160;<span class="preprocessor">#define DHCSR_Write                              CoreDebug_base_DHCSR_Write_REG(CoreDebug_BASE_PTR)</span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#gabd5ddab120c0e09c0198d49c25713be3"> 2957</a></span>&#160;<span class="preprocessor">#define DCRSR                                    CoreDebug_base_DCRSR_REG(CoreDebug_BASE_PTR)</span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#gaaa7a4f8f79faea1305f3398257c656a0"> 2958</a></span>&#160;<span class="preprocessor">#define DCRDR                                    CoreDebug_base_DCRDR_REG(CoreDebug_BASE_PTR)</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___core_debug___register___accessor___macros.html#gab6c5b1baf444f12ba50bfc3b0e40e05c"> 2959</a></span>&#160;<span class="preprocessor">#define DEMCR                                    CoreDebug_base_DEMCR_REG(CoreDebug_BASE_PTR)</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160; <span class="comment">/* end of group CoreDebug_Register_Accessor_Macros */</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160; <span class="comment">/* end of group CoreDebug_Peripheral */</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="comment">   -- DAC</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_a_c___mem_map.html">DAC_MemMap</a> {</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;    <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DATL;                                    </div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;    <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DATH;                                    </div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;  } DAT[16];</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SR;                                      </div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C0;                                      </div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C1;                                      </div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C2;                                      </div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_a_c___peripheral.html#gaf4fffbe25ce148c577ec740897223a7f">DAC_MemMapPtr</a>;</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="comment">/* DAC - Register accessors */</span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gabf321758d2caebaf297aed5907b1bb5d"> 3003</a></span>&#160;<span class="preprocessor">#define DAC_DATL_REG(base,index)                 ((base)-&gt;DAT[index].DATL)</span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga2993d3474a391b72469826f58317edc9"> 3004</a></span>&#160;<span class="preprocessor">#define DAC_DATH_REG(base,index)                 ((base)-&gt;DAT[index].DATH)</span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga6f61e2c24c3ca2e6207c3a46a95da33a"> 3005</a></span>&#160;<span class="preprocessor">#define DAC_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga2ad6906035a9d1a45b0493f8010b630b"> 3006</a></span>&#160;<span class="preprocessor">#define DAC_C0_REG(base)                         ((base)-&gt;C0)</span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga4f28424aead9b953486830b6f3c4b3e6"> 3007</a></span>&#160;<span class="preprocessor">#define DAC_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga5627f7a03cdcede26b3f5a60bc7a3871"> 3008</a></span>&#160;<span class="preprocessor">#define DAC_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="comment">   -- DAC Register Masks</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="comment">/* DATL Bit Fields */</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga1874318b69ed4b2d190e887ed43e39bf"> 3025</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA_MASK                       0xFFu</span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga3c93e96482e5e842d2232a78bcdefa17"> 3026</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA_SHIFT                      0</span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2923650bda04d892a226840bdadaeec7"> 3027</a></span>&#160;<span class="preprocessor">#define DAC_DATL_DATA(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATL_DATA_SHIFT))&amp;DAC_DATL_DATA_MASK)</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="comment">/* DATH Bit Fields */</span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2d3ae44d77c6c039e134b60f5d0b8c70"> 3029</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA_MASK                       0xFu</span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga108839fa938503d4fe96793470af0565"> 3030</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA_SHIFT                      0</span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga309894cfd52375341853b92ef9ce427c"> 3031</a></span>&#160;<span class="preprocessor">#define DAC_DATH_DATA(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATH_DATA_SHIFT))&amp;DAC_DATH_DATA_MASK)</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5af56fd75a9c5b74fe07c8f303d452aa"> 3033</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    0x1u</span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5581f254327f3d4e57b161b5c771fb1c"> 3034</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   0</span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga662e824677c1a7a94ddd36e90f3d37d5"> 3035</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    0x2u</span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad1df4286616f5369388e865f5f821ae9"> 3036</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   1</span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga612ec408d340d5011ff4326eda077ae3"> 3037</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_MASK                     0x4u</span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga01791b2f636fa97d33fa49d410ca8b44"> 3038</a></span>&#160;<span class="preprocessor">#define DAC_SR_DACBFWMF_SHIFT                    2</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadc37ad99d42f4b9d0e26ce03f2ac79ad"> 3040</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     0x1u</span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga956aa991114a1bb71a891e66d7092d1e"> 3041</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    0</span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad8a60a2fa6211ff08bba4b9648fb8daa"> 3042</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     0x2u</span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga1f8eb9a96341365badba1280bed49e05"> 3043</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    1</span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaedff72359a12b93e4b61a57a0613d3cb"> 3044</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_MASK                     0x4u</span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2b61f6fc85e9dc9d7c736055b47fadd1"> 3045</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACBWIEN_SHIFT                    2</span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga54a04b9ae84c5a4f8977ae2e1a889717"> 3046</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_MASK                         0x8u</span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga97aaa812a3938df3559cb40b893db431"> 3047</a></span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        3</span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga7e785d90fec3c1817fc53fea41f41644"> 3048</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     0x10u</span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga25e2afd71ee5cc41adde6f072c9d2604"> 3049</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    4</span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gac6dd81bc6500fc4b972c62bde339f31d"> 3050</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    0x20u</span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga32f43711fa193364231213bd67c989f4"> 3051</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   5</span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gadc1973eafb50599b83de95422477a1f5"> 3052</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_MASK                       0x40u</span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga495d0702c9899844340d198120a77e33"> 3053</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      6</span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga6865b52ae9a9275ef4db48eb3eb5d62a"> 3054</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_MASK                        0x80u</span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gae8835f0083d5a4e588402a32047e95cb"> 3055</a></span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       7</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga61aa82d21d0c84ff4fe42d0856c506bd"> 3057</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      0x1u</span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga2062351429a9e737c0ac434488b59fe4"> 3058</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     0</span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga28373e4d9ae322da4f6a37933a340b78"> 3059</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      0x6u</span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga779629844ed0967b310e7f2721c54624"> 3060</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     1</span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaacd61446351eecf90f0c04eed83ef08f"> 3061</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFMD_SHIFT))&amp;DAC_C1_DACBFMD_MASK)</span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gaad89dbfc60735cf12eb6cfff9157fffa"> 3062</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_MASK                      0x18u</span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gacc4542331c55b93fe589d439a69122f7"> 3063</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM_SHIFT                     3</span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga4a605c96af86b2bcbb448a075e1fb76e"> 3064</a></span>&#160;<span class="preprocessor">#define DAC_C1_DACBFWM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFWM_SHIFT))&amp;DAC_C1_DACBFWM_MASK)</span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga091be41dfd851b71978ab7298c372292"> 3065</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_MASK                        0x80u</span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga481f558223c5c36402bebe924bdd00a3"> 3066</a></span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       7</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga329015367026aaee34f54edcbaab61bb"> 3068</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      0xFu</span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga5d43a79719748e490a572fa6cdc75efe"> 3069</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     0</span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#gad53572a2ce126813380890d433a76dfb"> 3070</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFUP_SHIFT))&amp;DAC_C2_DACBFUP_MASK)</span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga64b53e5effabf2e736fca6088752e6ea"> 3071</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      0xF0u</span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga0ab880f693c25ecf491d3b76df611456"> 3072</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     4</span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___d_a_c___register___masks.html#ga754cc2916d174990b54658380eaf0adc"> 3073</a></span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFRP_SHIFT))&amp;DAC_C2_DACBFRP_MASK)</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160; <span class="comment">/* end of group DAC_Register_Masks */</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="comment">/* DAC - Peripheral instance base addresses */</span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral.html#gabe3b30df06ec04e5c899efd6e49f1800"> 3082</a></span>&#160;<span class="preprocessor">#define DAC0_BASE_PTR                            ((DAC_MemMapPtr)0x400CC000u)</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;</div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral.html#gab3af24d21edf756c3f794c52b5789847"> 3084</a></span>&#160;<span class="preprocessor">#define DAC1_BASE_PTR                            ((DAC_MemMapPtr)0x400CD000u)</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="comment">/* DAC - Register instance definitions */</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">/* DAC0 */</span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga42102f01d7c10ffe6e888e69befd52cd"> 3098</a></span>&#160;<span class="preprocessor">#define DAC0_DAT0L                               DAC_DATL_REG(DAC0_BASE_PTR,0)</span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga3ad29b1caa28a60ed8fbb86aa56b76e6"> 3099</a></span>&#160;<span class="preprocessor">#define DAC0_DAT0H                               DAC_DATH_REG(DAC0_BASE_PTR,0)</span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gabf88b7108b7dbe4a53e9f8af739e1b94"> 3100</a></span>&#160;<span class="preprocessor">#define DAC0_DAT1L                               DAC_DATL_REG(DAC0_BASE_PTR,1)</span></div><div class="line"><a name="l03101"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga81fd0c2515b08c9925d83d7102815219"> 3101</a></span>&#160;<span class="preprocessor">#define DAC0_DAT1H                               DAC_DATH_REG(DAC0_BASE_PTR,1)</span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga5913267afcf58e94d351e29cad30f5a5"> 3102</a></span>&#160;<span class="preprocessor">#define DAC0_DAT2L                               DAC_DATL_REG(DAC0_BASE_PTR,2)</span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaae449cd7a8fe389f3fbec5e1d64a8cca"> 3103</a></span>&#160;<span class="preprocessor">#define DAC0_DAT2H                               DAC_DATH_REG(DAC0_BASE_PTR,2)</span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaf6382bb80697998de7bc6a43fc17f94c"> 3104</a></span>&#160;<span class="preprocessor">#define DAC0_DAT3L                               DAC_DATL_REG(DAC0_BASE_PTR,3)</span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga143571c837603327f821922d4d63ce98"> 3105</a></span>&#160;<span class="preprocessor">#define DAC0_DAT3H                               DAC_DATH_REG(DAC0_BASE_PTR,3)</span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga651ffdd3100661b139ccb8a85ae19a1e"> 3106</a></span>&#160;<span class="preprocessor">#define DAC0_DAT4L                               DAC_DATL_REG(DAC0_BASE_PTR,4)</span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gadf9a2168cced552aa3245151a0afb4c0"> 3107</a></span>&#160;<span class="preprocessor">#define DAC0_DAT4H                               DAC_DATH_REG(DAC0_BASE_PTR,4)</span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gad50bd983c220a29864d6746bc73a6673"> 3108</a></span>&#160;<span class="preprocessor">#define DAC0_DAT5L                               DAC_DATL_REG(DAC0_BASE_PTR,5)</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga4bf1318ca537114298188c90e9d4aad1"> 3109</a></span>&#160;<span class="preprocessor">#define DAC0_DAT5H                               DAC_DATH_REG(DAC0_BASE_PTR,5)</span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga3bc2eaa1dd5c362d1b75fa0e16dfb4fb"> 3110</a></span>&#160;<span class="preprocessor">#define DAC0_DAT6L                               DAC_DATL_REG(DAC0_BASE_PTR,6)</span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga30bcb5973dc8b432018baa93b3859e47"> 3111</a></span>&#160;<span class="preprocessor">#define DAC0_DAT6H                               DAC_DATH_REG(DAC0_BASE_PTR,6)</span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gafe5c963fb976515bd579f93fe0ebf16f"> 3112</a></span>&#160;<span class="preprocessor">#define DAC0_DAT7L                               DAC_DATL_REG(DAC0_BASE_PTR,7)</span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaab9d8ebf05ada01a63cd35ce6c007060"> 3113</a></span>&#160;<span class="preprocessor">#define DAC0_DAT7H                               DAC_DATH_REG(DAC0_BASE_PTR,7)</span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga1d1d4be594f1dfdc719687e720b82735"> 3114</a></span>&#160;<span class="preprocessor">#define DAC0_DAT8L                               DAC_DATL_REG(DAC0_BASE_PTR,8)</span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaa99a274fdf0b2ce26726622755d80ab0"> 3115</a></span>&#160;<span class="preprocessor">#define DAC0_DAT8H                               DAC_DATH_REG(DAC0_BASE_PTR,8)</span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga9910ada6d3a36320e8f2f42eb996f8b8"> 3116</a></span>&#160;<span class="preprocessor">#define DAC0_DAT9L                               DAC_DATL_REG(DAC0_BASE_PTR,9)</span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga3466b1d82741eb9ac40b2a03464fc19e"> 3117</a></span>&#160;<span class="preprocessor">#define DAC0_DAT9H                               DAC_DATH_REG(DAC0_BASE_PTR,9)</span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gac2c847c2b024fe0def871377a9a8ee6c"> 3118</a></span>&#160;<span class="preprocessor">#define DAC0_DAT10L                              DAC_DATL_REG(DAC0_BASE_PTR,10)</span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gafe2551e9830493d8f2bea2df3529e861"> 3119</a></span>&#160;<span class="preprocessor">#define DAC0_DAT10H                              DAC_DATH_REG(DAC0_BASE_PTR,10)</span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga34b6a1893b1357cef94f33cbd76f8ebc"> 3120</a></span>&#160;<span class="preprocessor">#define DAC0_DAT11L                              DAC_DATL_REG(DAC0_BASE_PTR,11)</span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaa199cd5f0f29e764dba43860799f0293"> 3121</a></span>&#160;<span class="preprocessor">#define DAC0_DAT11H                              DAC_DATH_REG(DAC0_BASE_PTR,11)</span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga167515f0c1d861896709b05d961e9508"> 3122</a></span>&#160;<span class="preprocessor">#define DAC0_DAT12L                              DAC_DATL_REG(DAC0_BASE_PTR,12)</span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga0fa0f70cbebaa9d8101cd42748480c49"> 3123</a></span>&#160;<span class="preprocessor">#define DAC0_DAT12H                              DAC_DATH_REG(DAC0_BASE_PTR,12)</span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga6f59bf693950e4cce27b93c0c2f58dd8"> 3124</a></span>&#160;<span class="preprocessor">#define DAC0_DAT13L                              DAC_DATL_REG(DAC0_BASE_PTR,13)</span></div><div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga227190727d6b456969815e89cf8be881"> 3125</a></span>&#160;<span class="preprocessor">#define DAC0_DAT13H                              DAC_DATH_REG(DAC0_BASE_PTR,13)</span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga9d58105333305017d2521a5fdff24e6d"> 3126</a></span>&#160;<span class="preprocessor">#define DAC0_DAT14L                              DAC_DATL_REG(DAC0_BASE_PTR,14)</span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga0f7c3d28d07b2122d3291516bbe35e43"> 3127</a></span>&#160;<span class="preprocessor">#define DAC0_DAT14H                              DAC_DATH_REG(DAC0_BASE_PTR,14)</span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga3e2b5382b00375ed5f61ee3e0d18ee9f"> 3128</a></span>&#160;<span class="preprocessor">#define DAC0_DAT15L                              DAC_DATL_REG(DAC0_BASE_PTR,15)</span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gacb77b43eb0bf55cdcc0c7630667b29fa"> 3129</a></span>&#160;<span class="preprocessor">#define DAC0_DAT15H                              DAC_DATH_REG(DAC0_BASE_PTR,15)</span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaecdc3a290fad8782ff0072d4fb540212"> 3130</a></span>&#160;<span class="preprocessor">#define DAC0_SR                                  DAC_SR_REG(DAC0_BASE_PTR)</span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga00e22b8e72b6f59cbb7c46c47c71930c"> 3131</a></span>&#160;<span class="preprocessor">#define DAC0_C0                                  DAC_C0_REG(DAC0_BASE_PTR)</span></div><div class="line"><a name="l03132"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga54148f65bd470a8414d0de17427b3c50"> 3132</a></span>&#160;<span class="preprocessor">#define DAC0_C1                                  DAC_C1_REG(DAC0_BASE_PTR)</span></div><div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga1f3d911fd37856fcdd26fe596f884c09"> 3133</a></span>&#160;<span class="preprocessor">#define DAC0_C2                                  DAC_C2_REG(DAC0_BASE_PTR)</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment">/* DAC1 */</span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga2ec9b6717f771d3c3bb72078f7485720"> 3135</a></span>&#160;<span class="preprocessor">#define DAC1_DAT0L                               DAC_DATL_REG(DAC1_BASE_PTR,0)</span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaf0871c1f28e99e5eaba4a4064f2b9d19"> 3136</a></span>&#160;<span class="preprocessor">#define DAC1_DAT0H                               DAC_DATH_REG(DAC1_BASE_PTR,0)</span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaf926a26e8ce2d18fcdaa6941e3ceec3d"> 3137</a></span>&#160;<span class="preprocessor">#define DAC1_DAT1L                               DAC_DATL_REG(DAC1_BASE_PTR,1)</span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga89df9f2182c535f728270479b04b77d1"> 3138</a></span>&#160;<span class="preprocessor">#define DAC1_DAT1H                               DAC_DATH_REG(DAC1_BASE_PTR,1)</span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga606a48b5769ea982aa4bc05c8911b89d"> 3139</a></span>&#160;<span class="preprocessor">#define DAC1_DAT2L                               DAC_DATL_REG(DAC1_BASE_PTR,2)</span></div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga1b27ce46ebbe255b4956504113382dda"> 3140</a></span>&#160;<span class="preprocessor">#define DAC1_DAT2H                               DAC_DATH_REG(DAC1_BASE_PTR,2)</span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga4bc1f39216832d02ed9105f91262972d"> 3141</a></span>&#160;<span class="preprocessor">#define DAC1_DAT3L                               DAC_DATL_REG(DAC1_BASE_PTR,3)</span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga01ee93116e994293bb82e58afbd6ba09"> 3142</a></span>&#160;<span class="preprocessor">#define DAC1_DAT3H                               DAC_DATH_REG(DAC1_BASE_PTR,3)</span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga9f427865a12c15aadade75d7c34b15ee"> 3143</a></span>&#160;<span class="preprocessor">#define DAC1_DAT4L                               DAC_DATL_REG(DAC1_BASE_PTR,4)</span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga303253a4028830f6df2b1b5dc7289fb6"> 3144</a></span>&#160;<span class="preprocessor">#define DAC1_DAT4H                               DAC_DATH_REG(DAC1_BASE_PTR,4)</span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga86122aa96cc9979581b0b2e1b2a26a24"> 3145</a></span>&#160;<span class="preprocessor">#define DAC1_DAT5L                               DAC_DATL_REG(DAC1_BASE_PTR,5)</span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaa1c1e533d3a4d30ca9b8b11ea06b83d9"> 3146</a></span>&#160;<span class="preprocessor">#define DAC1_DAT5H                               DAC_DATH_REG(DAC1_BASE_PTR,5)</span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga33a11042bd5cf160a0996624c27edfef"> 3147</a></span>&#160;<span class="preprocessor">#define DAC1_DAT6L                               DAC_DATL_REG(DAC1_BASE_PTR,6)</span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gac97f55bb607223783eb8dcd38e7eceac"> 3148</a></span>&#160;<span class="preprocessor">#define DAC1_DAT6H                               DAC_DATH_REG(DAC1_BASE_PTR,6)</span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaf4c6c3b8d904be68641e9cb951604a93"> 3149</a></span>&#160;<span class="preprocessor">#define DAC1_DAT7L                               DAC_DATL_REG(DAC1_BASE_PTR,7)</span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga85498ec2d4b90434e0cb88db6f8569fc"> 3150</a></span>&#160;<span class="preprocessor">#define DAC1_DAT7H                               DAC_DATH_REG(DAC1_BASE_PTR,7)</span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gad0d9d5524e27191b27f6d4017b379405"> 3151</a></span>&#160;<span class="preprocessor">#define DAC1_DAT8L                               DAC_DATL_REG(DAC1_BASE_PTR,8)</span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaf68adf0842677603ae6718ed0cc65fd9"> 3152</a></span>&#160;<span class="preprocessor">#define DAC1_DAT8H                               DAC_DATH_REG(DAC1_BASE_PTR,8)</span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga8366729d363a0d5d4dca07d8a12c566b"> 3153</a></span>&#160;<span class="preprocessor">#define DAC1_DAT9L                               DAC_DATL_REG(DAC1_BASE_PTR,9)</span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga088210189dbdf89a910b4e7aa0d69678"> 3154</a></span>&#160;<span class="preprocessor">#define DAC1_DAT9H                               DAC_DATH_REG(DAC1_BASE_PTR,9)</span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga388b36a5cc561f0534d2bab601649d31"> 3155</a></span>&#160;<span class="preprocessor">#define DAC1_DAT10L                              DAC_DATL_REG(DAC1_BASE_PTR,10)</span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga35f72dd5dcc8be8c52ed07dcfc0b572b"> 3156</a></span>&#160;<span class="preprocessor">#define DAC1_DAT10H                              DAC_DATH_REG(DAC1_BASE_PTR,10)</span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gac7fc9cd2ccba5140ddff56e48d63177d"> 3157</a></span>&#160;<span class="preprocessor">#define DAC1_DAT11L                              DAC_DATL_REG(DAC1_BASE_PTR,11)</span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga837aabfb07d5fcfffcedfccd7e04050d"> 3158</a></span>&#160;<span class="preprocessor">#define DAC1_DAT11H                              DAC_DATH_REG(DAC1_BASE_PTR,11)</span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga33a646158a4a453b2e953f175983ae82"> 3159</a></span>&#160;<span class="preprocessor">#define DAC1_DAT12L                              DAC_DATL_REG(DAC1_BASE_PTR,12)</span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaaed8a3fefede918b4cff43de93d2ae1d"> 3160</a></span>&#160;<span class="preprocessor">#define DAC1_DAT12H                              DAC_DATH_REG(DAC1_BASE_PTR,12)</span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga27d93f7971971cdbbd9cbfba13edebc5"> 3161</a></span>&#160;<span class="preprocessor">#define DAC1_DAT13L                              DAC_DATL_REG(DAC1_BASE_PTR,13)</span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga8c875aa07c8d6c9259e130329d39cabc"> 3162</a></span>&#160;<span class="preprocessor">#define DAC1_DAT13H                              DAC_DATH_REG(DAC1_BASE_PTR,13)</span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga6f43cb43447f5ca50ef3b44391e03a57"> 3163</a></span>&#160;<span class="preprocessor">#define DAC1_DAT14L                              DAC_DATL_REG(DAC1_BASE_PTR,14)</span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga35c270986620398b9272829eacf93d64"> 3164</a></span>&#160;<span class="preprocessor">#define DAC1_DAT14H                              DAC_DATH_REG(DAC1_BASE_PTR,14)</span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga1e9f63ee56464ec6e0367a70f05090ee"> 3165</a></span>&#160;<span class="preprocessor">#define DAC1_DAT15L                              DAC_DATL_REG(DAC1_BASE_PTR,15)</span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga188ee53bc6c40558f36f1b55d3ee4882"> 3166</a></span>&#160;<span class="preprocessor">#define DAC1_DAT15H                              DAC_DATH_REG(DAC1_BASE_PTR,15)</span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaccf40d566f1187b8e6b11baf0555d4ea"> 3167</a></span>&#160;<span class="preprocessor">#define DAC1_SR                                  DAC_SR_REG(DAC1_BASE_PTR)</span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gaebe0e2f07cb4dff014936fb0ac6ca85f"> 3168</a></span>&#160;<span class="preprocessor">#define DAC1_C0                                  DAC_C0_REG(DAC1_BASE_PTR)</span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gac449846288fa0b4dfe464e587b5b4dc1"> 3169</a></span>&#160;<span class="preprocessor">#define DAC1_C1                                  DAC_C1_REG(DAC1_BASE_PTR)</span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga6d25060cd417d1308e26e29540996d64"> 3170</a></span>&#160;<span class="preprocessor">#define DAC1_C2                                  DAC_C2_REG(DAC1_BASE_PTR)</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="comment">/* DAC - Register array accessors */</span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gad1e226ca5378cccb3032a3e65ee3aabd"> 3173</a></span>&#160;<span class="preprocessor">#define DAC0_DATL(index)                         DAC_DATL_REG(DAC0_BASE_PTR,index)</span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga1f9628b3cb6c5c9111065c256a88f8d5"> 3174</a></span>&#160;<span class="preprocessor">#define DAC1_DATL(index)                         DAC_DATL_REG(DAC1_BASE_PTR,index)</span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#gab4d4a155e15a18015eddcab55644a588"> 3175</a></span>&#160;<span class="preprocessor">#define DAC0_DATH(index)                         DAC_DATH_REG(DAC0_BASE_PTR,index)</span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___d_a_c___register___accessor___macros.html#ga053b7c88283d47e7ce95a9f04b4affe3"> 3176</a></span>&#160;<span class="preprocessor">#define DAC1_DATH(index)                         DAC_DATH_REG(DAC1_BASE_PTR,index)</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160; <span class="comment">/* end of group DAC_Peripheral */</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="comment">   -- DMA</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_m_a___mem_map.html">DMA_MemMap</a> {</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CR;                                     </div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ES;                                     </div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ERQ;                                    </div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[4];</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> EEI;                                    </div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CEEI;                                    </div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SEEI;                                    </div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CERQ;                                    </div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SERQ;                                    </div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CDNE;                                    </div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SSRT;                                    </div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CERR;                                    </div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CINT;                                    </div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[4];</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> INT;                                    </div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[4];</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ERR;                                    </div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[4];</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> HRS;                                    </div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[200];</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI3;                                 </div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI2;                                 </div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI1;                                 </div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI0;                                 </div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI7;                                 </div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI6;                                 </div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI5;                                 </div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI4;                                 </div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI11;                                </div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI10;                                </div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI9;                                 </div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI8;                                 </div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI15;                                </div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI14;                                </div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI13;                                </div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> DCHPRI12;                                </div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_6[3824];</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x1000, array step: 0x20 */</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SADDR;                                  </div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;    <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> SOFF;                                   </div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;    <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> ATTR;                                   </div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1008, array step: 0x20 */</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;      <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> NBYTES_MLNO;                            </div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;      <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> NBYTES_MLOFFNO;                         </div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;      <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> NBYTES_MLOFFYES;                        </div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;    };</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SLAST;                                  </div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> DADDR;                                  </div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;    <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> DOFF;                                   </div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1016, array step: 0x20 */</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;      <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> CITER_ELINKYES;                         </div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;      <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> CITER_ELINKNO;                          </div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;    };</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> DLAST_SGA;                              </div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;    <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> CSR;                                    </div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x101E, array step: 0x20 */</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;      <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> BITER_ELINKNO;                          </div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;      <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> BITER_ELINKYES;                         </div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;    };</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;  } TCD[16];</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_m_a___peripheral.html#ga160c27c95a39a9791079b32fe7e843a1">DMA_MemMapPtr</a>;</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="comment">/* DMA - Register accessors */</span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8264e02e6760922ef72bfa25a96a6cdc"> 3273</a></span>&#160;<span class="preprocessor">#define DMA_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2ee1967a3159d44a94704b4defad6834"> 3274</a></span>&#160;<span class="preprocessor">#define DMA_ES_REG(base)                         ((base)-&gt;ES)</span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga63136a5e3f8332d0ae96071c9e86d021"> 3275</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_REG(base)                        ((base)-&gt;ERQ)</span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5ac25f84896ff11bf829d1480229a8b8"> 3276</a></span>&#160;<span class="preprocessor">#define DMA_EEI_REG(base)                        ((base)-&gt;EEI)</span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8a7c2447c69530cb585544dc5bc70b76"> 3277</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_REG(base)                       ((base)-&gt;CEEI)</span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga613686ae0a1c487176406d90eecde7df"> 3278</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_REG(base)                       ((base)-&gt;SEEI)</span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5ec38335ebfff184e1bf3c7743728a99"> 3279</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_REG(base)                       ((base)-&gt;CERQ)</span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf866d5b7cdbc7cd878b15f2a4b22a467"> 3280</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_REG(base)                       ((base)-&gt;SERQ)</span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf1dc5a40fc62c9a000de00a1ddb9a919"> 3281</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_REG(base)                       ((base)-&gt;CDNE)</span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae81046fe2350b610543dd349aeca203c"> 3282</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_REG(base)                       ((base)-&gt;SSRT)</span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8c407794359bfb9c54e0340756d117be"> 3283</a></span>&#160;<span class="preprocessor">#define DMA_CERR_REG(base)                       ((base)-&gt;CERR)</span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga41f7734c555e126fad87a53c53cf2af2"> 3284</a></span>&#160;<span class="preprocessor">#define DMA_CINT_REG(base)                       ((base)-&gt;CINT)</span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3603d771ce43a9837f57c8520f8a862b"> 3285</a></span>&#160;<span class="preprocessor">#define DMA_INT_REG(base)                        ((base)-&gt;INT)</span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae16b8a657d914e374c6ac2d4cd536903"> 3286</a></span>&#160;<span class="preprocessor">#define DMA_ERR_REG(base)                        ((base)-&gt;ERR)</span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3d3d3aa1a38dc62691ce54cfff91c8d3"> 3287</a></span>&#160;<span class="preprocessor">#define DMA_HRS_REG(base)                        ((base)-&gt;HRS)</span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6b9a7814c5ed1953b86e4be762730248"> 3288</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_REG(base)                    ((base)-&gt;DCHPRI3)</span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga13ec4c443192686eab17415f03da15e1"> 3289</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_REG(base)                    ((base)-&gt;DCHPRI2)</span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac1c648cce4db93a29c0e7c2c8c4f1820"> 3290</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_REG(base)                    ((base)-&gt;DCHPRI1)</span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacffb5b880da4762c6e105539dd318788"> 3291</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_REG(base)                    ((base)-&gt;DCHPRI0)</span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga24f20ae20ad5167a36fc6627aeebc5db"> 3292</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_REG(base)                    ((base)-&gt;DCHPRI7)</span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4d6e81a64279ffaf55d0ad220ca7c7f4"> 3293</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_REG(base)                    ((base)-&gt;DCHPRI6)</span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad080333c594181254f7979eafd7bf771"> 3294</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_REG(base)                    ((base)-&gt;DCHPRI5)</span></div><div class="line"><a name="l03295"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2621ea469ab19c7e82f37dd076555f63"> 3295</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_REG(base)                    ((base)-&gt;DCHPRI4)</span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga86a078890f72c82f960e30cac42f0ea5"> 3296</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_REG(base)                   ((base)-&gt;DCHPRI11)</span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5db12711fc0e11d9515e988df95f0a3d"> 3297</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_REG(base)                   ((base)-&gt;DCHPRI10)</span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga305962f2f5ba18b2a0622cb6218674d3"> 3298</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_REG(base)                    ((base)-&gt;DCHPRI9)</span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga153ed53baebe6cc47de9ed8b570fa000"> 3299</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_REG(base)                    ((base)-&gt;DCHPRI8)</span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaefefd1bb1505b15380efdaf93102ff38"> 3300</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_REG(base)                   ((base)-&gt;DCHPRI15)</span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaef326ee4d58c6b5c1f49b62c331fad6c"> 3301</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_REG(base)                   ((base)-&gt;DCHPRI14)</span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga26e4fc0f7d4c5ef6cf389dc96de04c3f"> 3302</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_REG(base)                   ((base)-&gt;DCHPRI13)</span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga60a8f6e66738cbce04b16280c005f52b"> 3303</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_REG(base)                   ((base)-&gt;DCHPRI12)</span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5593a86722c2a220119832d3525c935e"> 3304</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_REG(base,index)                ((base)-&gt;TCD[index].SADDR)</span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4281cd5537db8d2c2be02f05733e445f"> 3305</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_REG(base,index)                 ((base)-&gt;TCD[index].SOFF)</span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0e66ebdf291a7b58fc0f63d3099b59ea"> 3306</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_REG(base,index)                 ((base)-&gt;TCD[index].ATTR)</span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2936d3609db9424be9adbfe9c9794f3b"> 3307</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_REG(base,index)          ((base)-&gt;TCD[index].NBYTES_MLNO)</span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga640456412b303a0ac970a12ed515cb6f"> 3308</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_REG(base,index)       ((base)-&gt;TCD[index].NBYTES_MLOFFNO)</span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga45c0196d88bde8e59830ffa37a4351fa"> 3309</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_REG(base,index)      ((base)-&gt;TCD[index].NBYTES_MLOFFYES)</span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaae8a7621c8c2d1fd6a8cefb709106bf3"> 3310</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_REG(base,index)                ((base)-&gt;TCD[index].SLAST)</span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8e10a0966a8bfd63350c5ed5842f3602"> 3311</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_REG(base,index)                ((base)-&gt;TCD[index].DADDR)</span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa25d270e7da8eb31bb39b2e9b3898966"> 3312</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_REG(base,index)                 ((base)-&gt;TCD[index].DOFF)</span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2b6ebca3cfe6042df1d2da056d6314eb"> 3313</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_REG(base,index)       ((base)-&gt;TCD[index].CITER_ELINKYES)</span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga82c3646d7dc1682c403538b2b7d2a4f8"> 3314</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_REG(base,index)        ((base)-&gt;TCD[index].CITER_ELINKNO)</span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga63bcd63e7f74154aeea9dbd747ddeb5a"> 3315</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_REG(base,index)            ((base)-&gt;TCD[index].DLAST_SGA)</span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaeae560383449240027988bb9a841a4d6"> 3316</a></span>&#160;<span class="preprocessor">#define DMA_CSR_REG(base,index)                  ((base)-&gt;TCD[index].CSR)</span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6ea550dcc97491ba870ee3c9ceadc626"> 3317</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_REG(base,index)        ((base)-&gt;TCD[index].BITER_ELINKNO)</span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabd9cdae95c739d0108313528a176d89e"> 3318</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_REG(base,index)       ((base)-&gt;TCD[index].BITER_ELINKYES)</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="comment">   -- DMA Register Masks</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2605f7da2bd6fae13e3e38830bafb1d"> 3335</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_MASK                         0x2u</span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a25fbfa3435be2df140701c300f6cc5"> 3336</a></span>&#160;<span class="preprocessor">#define DMA_CR_EDBG_SHIFT                        1</span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga52ad0bfd27aa8dbb1e157eb2c8099c53"> 3337</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_MASK                         0x4u</span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab3e613091d693c1c110bfbb902d58392"> 3338</a></span>&#160;<span class="preprocessor">#define DMA_CR_ERCA_SHIFT                        2</span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6324cec54d0032bcc142e28f4e1b5978"> 3339</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_MASK                          0x10u</span></div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaddcd684abfce8db15928255dc243dbcb"> 3340</a></span>&#160;<span class="preprocessor">#define DMA_CR_HOE_SHIFT                         4</span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga03242701b29af462fbfd276ea315dd54"> 3341</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_MASK                         0x20u</span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga268b8561e52e0582a789cd08fc36f7aa"> 3342</a></span>&#160;<span class="preprocessor">#define DMA_CR_HALT_SHIFT                        5</span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e8cdd9f77e5dcda3154192addafa22b"> 3343</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_MASK                          0x40u</span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac55b6a95d5882bac595a95e5af39cf1c"> 3344</a></span>&#160;<span class="preprocessor">#define DMA_CR_CLM_SHIFT                         6</span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6625e2c683e5f6d20e91d968dab61920"> 3345</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_MASK                         0x80u</span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c925604097c85b391b925d0d8ef6ae0"> 3346</a></span>&#160;<span class="preprocessor">#define DMA_CR_EMLM_SHIFT                        7</span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8cd29e6014e34b164ffa8ebd3287291b"> 3347</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_MASK                          0x10000u</span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga652ead499d504b771d8c4d036ff020a8"> 3348</a></span>&#160;<span class="preprocessor">#define DMA_CR_ECX_SHIFT                         16</span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8ea20ed0397a7d48d51fd96b717534d1"> 3349</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_MASK                           0x20000u</span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga270e606ced175537eadb3762f1de1b9e"> 3350</a></span>&#160;<span class="preprocessor">#define DMA_CR_CX_SHIFT                          17</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="comment">/* ES Bit Fields */</span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f9f3b164205ff0e8837dac47f0d79c2"> 3352</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_MASK                          0x1u</span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a9dcb905c2d9eb68285fe0fdebf7f64"> 3353</a></span>&#160;<span class="preprocessor">#define DMA_ES_DBE_SHIFT                         0</span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73f04cd2c448f23f1157c7803d57973b"> 3354</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_MASK                          0x2u</span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad47f4bb417685a2e098d2c1c6cf80c81"> 3355</a></span>&#160;<span class="preprocessor">#define DMA_ES_SBE_SHIFT                         1</span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga715f52ab979f3de95d541dc3e58d08aa"> 3356</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_MASK                          0x4u</span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac41f0a3ee7fad8b4f88466de93947c98"> 3357</a></span>&#160;<span class="preprocessor">#define DMA_ES_SGE_SHIFT                         2</span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae85bc044553b192e68c04bf81ef1e9d6"> 3358</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_MASK                          0x8u</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca249adf3fbfdbb88d906e4b89bd79"> 3359</a></span>&#160;<span class="preprocessor">#define DMA_ES_NCE_SHIFT                         3</span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a38a57d5f7381fe6e65cad9564311a3"> 3360</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_MASK                          0x10u</span></div><div class="line"><a name="l03361"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa9853f8e3fc7f440fcfc0b1f098ffecc"> 3361</a></span>&#160;<span class="preprocessor">#define DMA_ES_DOE_SHIFT                         4</span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62debcb73cec6b330300520172723ff6"> 3362</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_MASK                          0x20u</span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga13c3980b6560b52840cd338f4970966f"> 3363</a></span>&#160;<span class="preprocessor">#define DMA_ES_DAE_SHIFT                         5</span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2b80aca760f9cbb20c913eac38db2c7"> 3364</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_MASK                          0x40u</span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3298918e14680c42e624d78d13dac2ba"> 3365</a></span>&#160;<span class="preprocessor">#define DMA_ES_SOE_SHIFT                         6</span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5a0c75aa964d00ff152c804b9100701"> 3366</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_MASK                          0x80u</span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab8fcc55b025406188612ca7ea6fd4eb7"> 3367</a></span>&#160;<span class="preprocessor">#define DMA_ES_SAE_SHIFT                         7</span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1706839a3ec91f2cd194526d1d5fc60e"> 3368</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_MASK                       0xF00u</span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67f75f97e4bc971fa4044115d2831ede"> 3369</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN_SHIFT                      8</span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga25ba21430fbd8d0737dcf574bfd6e4d4"> 3370</a></span>&#160;<span class="preprocessor">#define DMA_ES_ERRCHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_ES_ERRCHN_SHIFT))&amp;DMA_ES_ERRCHN_MASK)</span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49f6b77458101e61786c204ff60998cb"> 3371</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_MASK                          0x4000u</span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58313d5021ff6e2f0c8a55652c10316b"> 3372</a></span>&#160;<span class="preprocessor">#define DMA_ES_CPE_SHIFT                         14</span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0781c93c4ce1aa7e73719e9679b6de77"> 3373</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_MASK                          0x10000u</span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008fd21305ccc358efafd3c27e03c809"> 3374</a></span>&#160;<span class="preprocessor">#define DMA_ES_ECX_SHIFT                         16</span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01506c3abe9cad680a827d4157d09c75"> 3375</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_MASK                          0x80000000u</span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa1e0a184778d19c1c48cc52f941b0d2c"> 3376</a></span>&#160;<span class="preprocessor">#define DMA_ES_VLD_SHIFT                         31</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="comment">/* ERQ Bit Fields */</span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0be17ff8fd5c65b049c533d5606d2231"> 3378</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_MASK                        0x1u</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2a8539f558af723e44dd20693d6f6df"> 3379</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ0_SHIFT                       0</span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76c16a768a3f551712db28e2452be75d"> 3380</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_MASK                        0x2u</span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8bb73e9ba811c7c597b7f407a0e964de"> 3381</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ1_SHIFT                       1</span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa851ac71085a14b3d7db10f642f3254c"> 3382</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_MASK                        0x4u</span></div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac02628eae8fb2e01bd5703bb1ae5f7d5"> 3383</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ2_SHIFT                       2</span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661adec66eab3b8f80f58a698dd96d34"> 3384</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_MASK                        0x8u</span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadccb4f8d8991e9749b00991df83efafd"> 3385</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ3_SHIFT                       3</span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3549bcb3fe0b2c916b5ea6353b89b386"> 3386</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_MASK                        0x10u</span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb5940584a239a8931e7b3ff4a2d0539"> 3387</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ4_SHIFT                       4</span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga008e7d23e4eb7d513ba3ca1ae8754a92"> 3388</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_MASK                        0x20u</span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe66338dbf32060ec8560ea9af6e839d"> 3389</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ5_SHIFT                       5</span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafe13a7dbc660f535445894284b99f42a"> 3390</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_MASK                        0x40u</span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2f41562ffa72f603d756431ff0444108"> 3391</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ6_SHIFT                       6</span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab5adc1a56c44c04a035dd9fa4ef7cc1a"> 3392</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_MASK                        0x80u</span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae5ca0339284ef742ef7f52d04284c25d"> 3393</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ7_SHIFT                       7</span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe80002471e36dbd6e1a27090d624f6b"> 3394</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_MASK                        0x100u</span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48a71e6a1093b78a98f717f3276cf92c"> 3395</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ8_SHIFT                       8</span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad0923ec11fdccd44e96f940f5c106ff7"> 3396</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_MASK                        0x200u</span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3d34d5c9d689bbb439ddcf01938823d1"> 3397</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ9_SHIFT                       9</span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf424f1dea25ca2ed40884f2b9db178de"> 3398</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_MASK                       0x400u</span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga793d626130cfe448e0fcfa1379575bbc"> 3399</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ10_SHIFT                      10</span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga436df8136dd63b3043e2835a3c5e476d"> 3400</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_MASK                       0x800u</span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga549fd70b40eaeff781adf782edbb3cc5"> 3401</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ11_SHIFT                      11</span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga136b8f9bbb77d594b4596419c575fc21"> 3402</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_MASK                       0x1000u</span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f2f4d160beb5c60a36f548f395e7287"> 3403</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ12_SHIFT                      12</span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a3eafb337e2bbf64f8982e40949e61f"> 3404</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_MASK                       0x2000u</span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6f9c1d06b1178678800d9a14df8b79ba"> 3405</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ13_SHIFT                      13</span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41e772c4e32bb0c2546bd32b9207aece"> 3406</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_MASK                       0x4000u</span></div><div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa8b288df3c11c83516e460ec8f1c06b6"> 3407</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ14_SHIFT                      14</span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6152f3575742083b05d6df10bd9d09e5"> 3408</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_MASK                       0x8000u</span></div><div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga49ce30d8d6925a45dfc85fdf08b71bfd"> 3409</a></span>&#160;<span class="preprocessor">#define DMA_ERQ_ERQ15_SHIFT                      15</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment">/* EEI Bit Fields */</span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaacd526dbbb455151535c6e8d7e371477"> 3411</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_MASK                        0x1u</span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4abb698bc75b24811557b2037d828c6"> 3412</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI0_SHIFT                       0</span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb59616391e640e07162d0d33c0382d9"> 3413</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_MASK                        0x2u</span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c162765569a8cc74e648841337f09e2"> 3414</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI1_SHIFT                       1</span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24c1e04e6f4916148ed252a53df2055f"> 3415</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_MASK                        0x4u</span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1455b4521842d7f51307bd79c2524b4e"> 3416</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI2_SHIFT                       2</span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac4a71957c4a8f61de07af20b2ec2026b"> 3417</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_MASK                        0x8u</span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf042de0f122739453b8685fd3ccdef61"> 3418</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI3_SHIFT                       3</span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga82cc585c2bd012b4339e34f3c5197b2d"> 3419</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_MASK                        0x10u</span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab5ae9bdb1a215ec5c884b880e746542"> 3420</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI4_SHIFT                       4</span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa4b78d7eb6113d5715dd1b005370254b"> 3421</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_MASK                        0x20u</span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga05224f0d80cf83809302d90b1c87bbeb"> 3422</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI5_SHIFT                       5</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44a7a6fb709ddfc16bc99a5c4d1d0a73"> 3423</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_MASK                        0x40u</span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga09392a3357d8a1111d4dabc722615ab5"> 3424</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI6_SHIFT                       6</span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1b6d952ae65d11c23013e1b94b69fa1"> 3425</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_MASK                        0x80u</span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac6505aae9a5c2abefb03fbfca69cf68b"> 3426</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI7_SHIFT                       7</span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d338f7e6761f1d0d3847dbc6e83ac0b"> 3427</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_MASK                        0x100u</span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab1611067f20ab64994e2373e0c7099ce"> 3428</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI8_SHIFT                       8</span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3789c428724cae433322eb15fe30ffe0"> 3429</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_MASK                        0x200u</span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec3bcfcdfc500657a0d160409ec97c3b"> 3430</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI9_SHIFT                       9</span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1c481b0acfde2edc2b0b72b8e8639cfb"> 3431</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_MASK                       0x400u</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga63dc550e1314188b965fd93adea213b8"> 3432</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI10_SHIFT                      10</span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9ab0a09ff735e2d48055b786b303603c"> 3433</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_MASK                       0x800u</span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70a9244df3a4fa300ec572855a18e169"> 3434</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI11_SHIFT                      11</span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacb0ae3eb5d1082c1558e872a8f5ab909"> 3435</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_MASK                       0x1000u</span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aa4edb749dea3add10f943d4988d175"> 3436</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI12_SHIFT                      12</span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3c028af693caa3462e0ddb0a39c878e1"> 3437</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_MASK                       0x2000u</span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga916879e99c79c962f3b7d63794b2da15"> 3438</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI13_SHIFT                      13</span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17910b22c3157c4563e8542cb7b6474b"> 3439</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_MASK                       0x4000u</span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafd0dee555d66de9f6d01b314dac35d36"> 3440</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI14_SHIFT                      14</span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga20dcfe45845f35970fa27f06f10c52a3"> 3441</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_MASK                       0x8000u</span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga442bb0da667094767c2f8acc8fc5f4e7"> 3442</a></span>&#160;<span class="preprocessor">#define DMA_EEI_EEI15_SHIFT                      15</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="comment">/* CEEI Bit Fields */</span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac1e3fb6ff551f58fe6c43c5b10a6186"> 3444</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_MASK                       0xFu</span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66ffe3efeb446f55654d3ac90abf1cb6"> 3445</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI_SHIFT                      0</span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d8d4e4120dfe61fdc0822333db37599"> 3446</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CEEI_CEEI_SHIFT))&amp;DMA_CEEI_CEEI_MASK)</span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga386c3018389f0adce8b163c90bc171b7"> 3447</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_MASK                       0x40u</span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga389695175eaab975f78ed66669e467df"> 3448</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_CAEE_SHIFT                      6</span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5b85e28933ce4120f8a8542972b92115"> 3449</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_MASK                        0x80u</span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6681149d6d175500734c3ae71842eba"> 3450</a></span>&#160;<span class="preprocessor">#define DMA_CEEI_NOP_SHIFT                       7</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="comment">/* SEEI Bit Fields */</span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga67059eac1eff574cd4934a35a0476015"> 3452</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_MASK                       0xFu</span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d58d06faafb79d99b17b5694f3d18e5"> 3453</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI_SHIFT                      0</span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8314bbf831906b324b2146cbe7b1bc02"> 3454</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SEEI(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SEEI_SEEI_SHIFT))&amp;DMA_SEEI_SEEI_MASK)</span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2d0a03f5b7e54876cc8a0af2251b1809"> 3455</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_MASK                       0x40u</span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga313d9b0f41aebf4cc2f6a5f1f730665b"> 3456</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_SAEE_SHIFT                      6</span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4561a1738dbf8013bd619fad65b0e216"> 3457</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_MASK                        0x80u</span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga190051f9e53699e081f1b6f96f6890c8"> 3458</a></span>&#160;<span class="preprocessor">#define DMA_SEEI_NOP_SHIFT                       7</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="comment">/* CERQ Bit Fields */</span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6c4e980f82778e0191670788d29dcb9e"> 3460</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_MASK                       0xFu</span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaca402b011bea1924acca0e1e708c6db6"> 3461</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ_SHIFT                      0</span></div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadeca3781851e47cdfc6ee31093595e3b"> 3462</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERQ_CERQ_SHIFT))&amp;DMA_CERQ_CERQ_MASK)</span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga17f24999dd91f4ddc8f10ec2927da85b"> 3463</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_MASK                       0x40u</span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8a6482d87d17b4fec19e2fd984323f54"> 3464</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_CAER_SHIFT                      6</span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae8c0c81a0c9cfc2e2bd4aaa42ee5b204"> 3465</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_MASK                        0x80u</span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68bc3b3f8e1fe22186c0e92e73a93c64"> 3466</a></span>&#160;<span class="preprocessor">#define DMA_CERQ_NOP_SHIFT                       7</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment">/* SERQ Bit Fields */</span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42b17276b88c86b34cabdbf64e4686c2"> 3468</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_MASK                       0xFu</span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41f7ac5f6e15267810208ea0146bdcad"> 3469</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ_SHIFT                      0</span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad26753d68bb64c5584fdbe1c11d276db"> 3470</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SERQ(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SERQ_SERQ_SHIFT))&amp;DMA_SERQ_SERQ_MASK)</span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad102371be9a2c3a971988f98297f85eb"> 3471</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_MASK                       0x40u</span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga47c6cd05ecac5d87cdd944a6a3630571"> 3472</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_SAER_SHIFT                      6</span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga149895dd87ae0297478305fb26cc426e"> 3473</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_MASK                        0x80u</span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2aef1400cca514fe504a0f23b53bea33"> 3474</a></span>&#160;<span class="preprocessor">#define DMA_SERQ_NOP_SHIFT                       7</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="comment">/* CDNE Bit Fields */</span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42965bab0b0f5b27c28045c06f43d43d"> 3476</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_MASK                       0xFu</span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4993325bdeae286074e4e8eace0e19ef"> 3477</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE_SHIFT                      0</span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga66de4b4b88a6776774cec4ede7c91a1f"> 3478</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CDNE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CDNE_CDNE_SHIFT))&amp;DMA_CDNE_CDNE_MASK)</span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1c134ccb3874e42a53d9294e1b1366c"> 3479</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_MASK                       0x40u</span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga45fa14dce342a18cb1ea15705a772671"> 3480</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_CADN_SHIFT                      6</span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f22bcbf69b1598d53d60b7667079655"> 3481</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_MASK                        0x80u</span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6e57536846087bab95bfb2f8895f626"> 3482</a></span>&#160;<span class="preprocessor">#define DMA_CDNE_NOP_SHIFT                       7</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="comment">/* SSRT Bit Fields */</span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad3b3959cb4d1e1db5bbb4cc6291a0390"> 3484</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_MASK                       0xFu</span></div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacdadd55124a59d83a6b26976e85fb0ff"> 3485</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT_SHIFT                      0</span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2512da5542cb63c495b52ad917e917a8"> 3486</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SSRT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_SSRT_SSRT_SHIFT))&amp;DMA_SSRT_SSRT_MASK)</span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcecaad6474bd238180952527a63130b"> 3487</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_MASK                       0x40u</span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f4ffa288a04ba1361b240caf7188d7"> 3488</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_SAST_SHIFT                      6</span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad515a6cb794fc947138fac918dedd068"> 3489</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_MASK                        0x80u</span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0c698d2dc363fc0487cccc5dfbd4fed5"> 3490</a></span>&#160;<span class="preprocessor">#define DMA_SSRT_NOP_SHIFT                       7</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="comment">/* CERR Bit Fields */</span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga291fce290f4fce77f31d4f210781a5cc"> 3492</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_MASK                       0xFu</span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3aed793831e2681ef8989bbe67ffaa17"> 3493</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR_SHIFT                      0</span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e085a0f5207f30cff9282443122c2b0"> 3494</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CERR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CERR_CERR_SHIFT))&amp;DMA_CERR_CERR_MASK)</span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7998031f3e0e7906d352da54eb92a1a8"> 3495</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_MASK                       0x40u</span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04db9fa5c262642ad17f27d1cad24fba"> 3496</a></span>&#160;<span class="preprocessor">#define DMA_CERR_CAEI_SHIFT                      6</span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac284972d1fac094dd241e268d7a0ee17"> 3497</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_MASK                        0x80u</span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga06ff2ec2da47380a89fcd01777bbe400"> 3498</a></span>&#160;<span class="preprocessor">#define DMA_CERR_NOP_SHIFT                       7</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="comment">/* CINT Bit Fields */</span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1edbbba2f0260e0467e0a43e04eaaa1d"> 3500</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_MASK                       0xFu</span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5fd76123ada3ca8b762c83b344994a78"> 3501</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT_SHIFT                      0</span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga01c80d09fd8825bb2f3bbd68073928b2"> 3502</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CINT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_CINT_CINT_SHIFT))&amp;DMA_CINT_CINT_MASK)</span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad5b3c0206e0a7af209d0e9e5e68d2526"> 3503</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_MASK                       0x40u</span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf7dd4a94c052317c29e7bd1bcb82532d"> 3504</a></span>&#160;<span class="preprocessor">#define DMA_CINT_CAIR_SHIFT                      6</span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46266d0d4343c952af65db101c5c9a61"> 3505</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_MASK                        0x80u</span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga96d721360be562b2a0cf04acf72ebcf9"> 3506</a></span>&#160;<span class="preprocessor">#define DMA_CINT_NOP_SHIFT                       7</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="comment">/* INT Bit Fields */</span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae312b72bdf9e9e1921e2ecca14baf3a3"> 3508</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_MASK                        0x1u</span></div><div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9a077d1184fbdd123ab2044dd012b179"> 3509</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT0_SHIFT                       0</span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f1f39a6b66719e6534899bff632438b"> 3510</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_MASK                        0x2u</span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74ab9b94250b76e40285f610153c55b9"> 3511</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT1_SHIFT                       1</span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebc5eed7d9da43d58a7107731c4766dc"> 3512</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_MASK                        0x4u</span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad06728afa85b6e94aa8756fb96f40e11"> 3513</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT2_SHIFT                       2</span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabe809f1f2975a4851af4c671e6f2a3a5"> 3514</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_MASK                        0x8u</span></div><div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba8676e549d454d85e9ea4ed84a7d143"> 3515</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT3_SHIFT                       3</span></div><div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaabae890b96a56c9aeae3cfc52370802e"> 3516</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_MASK                        0x10u</span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9a9fad542ba546abdd79542b30a5cb7"> 3517</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT4_SHIFT                       4</span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa64e6e390afc73afa32ca2326ecdd5a6"> 3518</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_MASK                        0x20u</span></div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf609a91cc07c3b09ed95cada69dbc6a6"> 3519</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT5_SHIFT                       5</span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9c7aa72a4fdb36fb1cd021681fd614dc"> 3520</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_MASK                        0x40u</span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga36389bc0fbd8e2a1cd4f9d0206fb4864"> 3521</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT6_SHIFT                       6</span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab383fceb5ca03f3c063a4fad4d45f1bf"> 3522</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_MASK                        0x80u</span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae1ddeb567f85007b787437b710a37037"> 3523</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT7_SHIFT                       7</span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5a45f6f8e317c84b71b2b84e08e75590"> 3524</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_MASK                        0x100u</span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga86e6832eae10d9f3466e5ebeb58faaaa"> 3525</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT8_SHIFT                       8</span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga04419b2d9cec9aa7487a9454d9fe828a"> 3526</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_MASK                        0x200u</span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa00bba5d7e4d97f01920216f87d2a788"> 3527</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT9_SHIFT                       9</span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabce1884c422b6ac489666e9cf6ae23ed"> 3528</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_MASK                       0x400u</span></div><div class="line"><a name="l03529"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga434a37191c71ceb216fb9a641dbbba15"> 3529</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT10_SHIFT                      10</span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac0d89928d1b827242f4f2a5587a6c653"> 3530</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_MASK                       0x800u</span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ad7339d6934beb8036637a85f4729d0"> 3531</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT11_SHIFT                      11</span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4ab11b8910c789cfeac9b5cb668b73bf"> 3532</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_MASK                       0x1000u</span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8880dc5f0d90459e8b43868287dc583e"> 3533</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT12_SHIFT                      12</span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2ade2a922a785acd92913ff36744257e"> 3534</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_MASK                       0x2000u</span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga34e5b0ba2f67c3276ac6292833292ebf"> 3535</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT13_SHIFT                      13</span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba1fe3369c67b0c78b3d367dec815c35"> 3536</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_MASK                       0x4000u</span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga248026e756c5719ee01b1c3e52728f07"> 3537</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT14_SHIFT                      14</span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga592c02e91817cad070da87935df7834d"> 3538</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_MASK                       0x8000u</span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaed1bff29b12027726c7d736adda1ce88"> 3539</a></span>&#160;<span class="preprocessor">#define DMA_INT_INT15_SHIFT                      15</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="comment">/* ERR Bit Fields */</span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9101f17d9361d3e54fd4efdc051f9ec7"> 3541</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_MASK                        0x1u</span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b40ac186b1c6a1be5bf5497a901448a"> 3542</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR0_SHIFT                       0</span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7499ec372d112f712c709c1a2e2abf86"> 3543</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_MASK                        0x2u</span></div><div class="line"><a name="l03544"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f34d449d0ef98d8e06bcc52d8aef151"> 3544</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR1_SHIFT                       1</span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1951c1dbf65b90113283494a7f751606"> 3545</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_MASK                        0x4u</span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0b5f35f4d12bff35a729fae491b7c50e"> 3546</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR2_SHIFT                       2</span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacd75b06f746d41c3e5753356fe88c7d5"> 3547</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_MASK                        0x8u</span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ce969b44f6794b1514fca19857cefd2"> 3548</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR3_SHIFT                       3</span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9d5b6f1d6608d9949c68a1eeea555d2"> 3549</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_MASK                        0x10u</span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac359bd7cc76f62c11333ff4c10de4a34"> 3550</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR4_SHIFT                       4</span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d45ac13a2699e26fbe38ffab8cce416"> 3551</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_MASK                        0x20u</span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6438acccecf5224c424255a79d43ff3f"> 3552</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR5_SHIFT                       5</span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga91c5a3a1f23688b499e815010332a8b6"> 3553</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_MASK                        0x40u</span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef44087bd9a7d5fa08f5143885f24426"> 3554</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR6_SHIFT                       6</span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacf88c20213557f9b14d0461186c8ad9c"> 3555</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_MASK                        0x80u</span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaba843bc164640b0bee694d06aec3ff5d"> 3556</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR7_SHIFT                       7</span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga26b3300af4c6056fde15d7ee464fe27b"> 3557</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_MASK                        0x100u</span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b65d94f8709efa99e181d39498bf7f8"> 3558</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR8_SHIFT                       8</span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadbe1957b7eb3286c59843176e53f8db5"> 3559</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_MASK                        0x200u</span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga23013d455c522ab79cea06ec7cb24f54"> 3560</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR9_SHIFT                       9</span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf262602fbf5a06efce5d26c049d799e6"> 3561</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_MASK                       0x400u</span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga121c9024d0acc3936d38c00f707e94d9"> 3562</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR10_SHIFT                      10</span></div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98e4393a5293b8777ae38028fee1ec5a"> 3563</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_MASK                       0x800u</span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65fb2e0a33965f35b7475dcaf2168242"> 3564</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR11_SHIFT                      11</span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1a1d9073ce637ecb9af7ee182818a808"> 3565</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_MASK                       0x1000u</span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac964942fa1bfa36d4d85ceb8d7659091"> 3566</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR12_SHIFT                      12</span></div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaea7b3a588a4980e7c46c95a4a3796d2b"> 3567</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_MASK                       0x2000u</span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gace70e2ada6826e2ed8ac61868a3c9ace"> 3568</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR13_SHIFT                      13</span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga75221d150ac8723e86b606a11d0afa4b"> 3569</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_MASK                       0x4000u</span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga007cfb975ad771415fc6ff30ec5e0ff8"> 3570</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR14_SHIFT                      14</span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa3b260afe4db53c9e602f1f6a5201fff"> 3571</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_MASK                       0x8000u</span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2045ddbd1bc78466e6fa9b2ac4202ef1"> 3572</a></span>&#160;<span class="preprocessor">#define DMA_ERR_ERR15_SHIFT                      15</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="comment">/* HRS Bit Fields */</span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga39ace553ace4ea0f1da0f2e418ea1cc7"> 3574</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_MASK                        0x1u</span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga68978d004a9c81063869d7d59553f3e9"> 3575</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS0_SHIFT                       0</span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga260c7de3089f87d08b58f8c2874dcb2a"> 3576</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_MASK                        0x2u</span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga33181a585c24a5532e4756d6f7080a74"> 3577</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS1_SHIFT                       1</span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaab172f0aec10459f57a424abf8218201"> 3578</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_MASK                        0x4u</span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5ce6312c610677e9fd618e58cf5db4be"> 3579</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS2_SHIFT                       2</span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab38eb6178d982a70880d2540c8d21533"> 3580</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_MASK                        0x8u</span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga354d385e3e760a2808ba5320f58a17e9"> 3581</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS3_SHIFT                       3</span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79a7d99729d1515c973892e2ba70e448"> 3582</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_MASK                        0x10u</span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4268fab708cc31dc6f6cd138785be5f3"> 3583</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS4_SHIFT                       4</span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacfc3b3c3d28ca9bfefaa6709e9909508"> 3584</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_MASK                        0x20u</span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga90ea769ef1cbc54afc275c1e991d1d78"> 3585</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS5_SHIFT                       5</span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44d55de50c7c80d678981951826f0081"> 3586</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_MASK                        0x40u</span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae3682df9c3a8e95125a6b8c535354f30"> 3587</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS6_SHIFT                       6</span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga18c91c3c8141da6f187a33b29a88e824"> 3588</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_MASK                        0x80u</span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga974308a1a9c35933b15c56569b09fff1"> 3589</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS7_SHIFT                       7</span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ac1e668583047830217733a86cb5282"> 3590</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_MASK                        0x100u</span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac2ad334ca6ffd1da266db7274904744b"> 3591</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS8_SHIFT                       8</span></div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74fabb7978d0300a9a53ce9623cd4ec0"> 3592</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_MASK                        0x200u</span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0bf0fb7b7d09669eb6d9494cbd820283"> 3593</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS9_SHIFT                       9</span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3f6a957f6d04efec97e3b3a3e69cb393"> 3594</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_MASK                       0x400u</span></div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga778c5e6d66d2e4f37e16b2ec8f27ec60"> 3595</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS10_SHIFT                      10</span></div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9772ae843b9700e32fe8080273138259"> 3596</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_MASK                       0x800u</span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2ec495a4cf3b439ad0ff924cba41218"> 3597</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS11_SHIFT                      11</span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1378581b5a4f4ea1dc0756d813cb5fd8"> 3598</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_MASK                       0x1000u</span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d9f2a43a4fe7a7ad7f1a74547ba895d"> 3599</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS12_SHIFT                      12</span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga918fc7b0985cbe11be58212390f1c816"> 3600</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_MASK                       0x2000u</span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadffc24f95572e6aab3e33fefe1c1806c"> 3601</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS13_SHIFT                      13</span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70ee6df2c5cce431c6b9d3e3f958bd69"> 3602</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_MASK                       0x4000u</span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga183e6503c7ed5e4b07f9df2bf47d46a9"> 3603</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS14_SHIFT                      14</span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga95ddced80fcb33b665fa1b6aad38210b"> 3604</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_MASK                       0x8000u</span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac91c063a84c76a6cf385cd3bda8f244a"> 3605</a></span>&#160;<span class="preprocessor">#define DMA_HRS_HRS15_SHIFT                      15</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="comment">/* DCHPRI3 Bit Fields */</span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4d1165f5fe24dfa63c7496f07b15e5e2"> 3607</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacae7dcb7b9055f80ce91ce52e36d57b6"> 3608</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcbc2e3c61b70feb2217bf1a08726fe3"> 3609</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI3_CHPRI_SHIFT))&amp;DMA_DCHPRI3_CHPRI_MASK)</span></div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaef70570689d5f3d820526668a189e615"> 3610</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA_MASK                     0x40u</span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3efa0a806b45176edb7f736daf5ee774"> 3611</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_DPA_SHIFT                    6</span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb8c04abc8cce4060af92862f34ed168"> 3612</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP_MASK                     0x80u</span></div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga35828808080f8f51927f8731cf8be7bd"> 3613</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3_ECP_SHIFT                    7</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="comment">/* DCHPRI2 Bit Fields */</span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa13f7f19a25ff7ec4c566803d9ab48b8"> 3615</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf8e134ae4fb5fe5af8e99f78b9e7d958"> 3616</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9946d8f05a59d8682f789db072e34adb"> 3617</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI2_CHPRI_SHIFT))&amp;DMA_DCHPRI2_CHPRI_MASK)</span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabb7c0ad697d56ee419d906f85515f222"> 3618</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA_MASK                     0x40u</span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1bb0bb4e70fc28664327a789d7b3f174"> 3619</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_DPA_SHIFT                    6</span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d73d5f6aae29465206f72cda9bccde6"> 3620</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP_MASK                     0x80u</span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga139a8b64a74b8009c858a68687a388aa"> 3621</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2_ECP_SHIFT                    7</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="comment">/* DCHPRI1 Bit Fields */</span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5a655b5899c5da64b36029329ff25fb8"> 3623</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3270315532805b61a878d4ab0e96045f"> 3624</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga476ba151713a8f278b54d3a1707089b8"> 3625</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI1_CHPRI_SHIFT))&amp;DMA_DCHPRI1_CHPRI_MASK)</span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a463897cc661b31a11d35fa0f31671a"> 3626</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA_MASK                     0x40u</span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga88db9a46c344a07de9dc96e527e97e4f"> 3627</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_DPA_SHIFT                    6</span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga14d7f4364a392f0b23a4effdf3f04f4a"> 3628</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP_MASK                     0x80u</span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga404b79e3e633ecb770dbf283d8b5fccd"> 3629</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1_ECP_SHIFT                    7</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="comment">/* DCHPRI0 Bit Fields */</span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5d1b7f82e1bbdb7b8e2f15cb88712022"> 3631</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae28baaa3d91720906d6880186c20f7c0"> 3632</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga50e072eb63354ece080f7b0ad0f0bd91"> 3633</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI0_CHPRI_SHIFT))&amp;DMA_DCHPRI0_CHPRI_MASK)</span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad746dcaccbad5591a4c76f397bced727"> 3634</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA_MASK                     0x40u</span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58cc686267da58f32d00143ba6aa5044"> 3635</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_DPA_SHIFT                    6</span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga691357e0e7e7aea1147f26d3e7b39ad7"> 3636</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP_MASK                     0x80u</span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga77a342f1130e8d8aaccfd88774100b38"> 3637</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0_ECP_SHIFT                    7</span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="comment">/* DCHPRI7 Bit Fields */</span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga105d024654066128f4e62f32f8ca830d"> 3639</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0ae4f29819a1dfb16bbffee2db4d558e"> 3640</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8b9889db7c01e7fdac495643e1faace9"> 3641</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI7_CHPRI_SHIFT))&amp;DMA_DCHPRI7_CHPRI_MASK)</span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab10ff916f8dfc06df312689bd2dd36f5"> 3642</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_DPA_MASK                     0x40u</span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga531216c2edb80108b8c4cd13883aef06"> 3643</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_DPA_SHIFT                    6</span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga544768122b9d6cea0945411c14c5f79f"> 3644</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_ECP_MASK                     0x80u</span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad2c636360eb68d654d17b99db5d849d6"> 3645</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7_ECP_SHIFT                    7</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="comment">/* DCHPRI6 Bit Fields */</span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30dc9b09d09c54838004e9c23a16c6b7"> 3647</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac12a93574812e9019f2e7dc31e844205"> 3648</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae084236b29d8141f37d4b6aa28575d5f"> 3649</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI6_CHPRI_SHIFT))&amp;DMA_DCHPRI6_CHPRI_MASK)</span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf4b1d9494691bb0d118593c119789378"> 3650</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_DPA_MASK                     0x40u</span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb900ebd7efd790f06ce39a68735defa"> 3651</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_DPA_SHIFT                    6</span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa5c231f95cecf67801dc43ea987a5caf"> 3652</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_ECP_MASK                     0x80u</span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga467da6c912746a19226a13ba1d2ff1c1"> 3653</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6_ECP_SHIFT                    7</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="comment">/* DCHPRI5 Bit Fields */</span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4f7ea16f3982b598833ea289b6af08e1"> 3655</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad92d72515f8f70aeaa7035139b95021e"> 3656</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa6fdb8c169e85fbc69754f93cc4428d9"> 3657</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI5_CHPRI_SHIFT))&amp;DMA_DCHPRI5_CHPRI_MASK)</span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7b37f0484175d7e23fd9827d59487a9b"> 3658</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_DPA_MASK                     0x40u</span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7b735d044c9d0e93aeed7f848065dabd"> 3659</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_DPA_SHIFT                    6</span></div><div class="line"><a name="l03660"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d8a7a23ba67b0dd3830251a3ce561d3"> 3660</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_ECP_MASK                     0x80u</span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3872194e99a98cdae0e7378a3570774c"> 3661</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5_ECP_SHIFT                    7</span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="comment">/* DCHPRI4 Bit Fields */</span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga87796e0046313ec4aaf1b839a5e60dcf"> 3663</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad164e5f8091a94ef38abd6570d97b761"> 3664</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f9b45ef0d33fe11404d63f859329d3c"> 3665</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI4_CHPRI_SHIFT))&amp;DMA_DCHPRI4_CHPRI_MASK)</span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf4a7bab4a376e47cbcc44e02cff09748"> 3666</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_DPA_MASK                     0x40u</span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga62b07715af664512e04bc2b02ca12993"> 3667</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_DPA_SHIFT                    6</span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1d848e32bb5131ea22811b9165d83d44"> 3668</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_ECP_MASK                     0x80u</span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac5f10de0dfe7e5561053741e9e38e371"> 3669</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4_ECP_SHIFT                    7</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="comment">/* DCHPRI11 Bit Fields */</span></div><div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga4b7b6d2e60a016af53e079b20cad7b99"> 3671</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga832f65fc63433161ecd5d5ffdfbd125d"> 3672</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeed95c80a8e3796a11cb29416343f38f"> 3673</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI11_CHPRI_SHIFT))&amp;DMA_DCHPRI11_CHPRI_MASK)</span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd5fcd0b0589ce541af05db3c94cf62e"> 3674</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_DPA_MASK                    0x40u</span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9d922595ae26b09e86e4c7a86a0a476f"> 3675</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_DPA_SHIFT                   6</span></div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0fa3fd877caf7576aa86d45cd74c2f14"> 3676</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_ECP_MASK                    0x80u</span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadd7793c7e5fb49aed57108e5fef14683"> 3677</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11_ECP_SHIFT                   7</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment">/* DCHPRI10 Bit Fields */</span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3b501306e4d14b013245e0cc3b4758dc"> 3679</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5932de8a8d3c8b2b657f415258c430d9"> 3680</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga652a904518c325644737c73499034f52"> 3681</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI10_CHPRI_SHIFT))&amp;DMA_DCHPRI10_CHPRI_MASK)</span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf20edd13f4d37134819d152681b34b4e"> 3682</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_DPA_MASK                    0x40u</span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga81809b2ae57f16cec20cb50f1a4a8b1e"> 3683</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_DPA_SHIFT                   6</span></div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7a9d675356e6d5951279c4781bb5a1c7"> 3684</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_ECP_MASK                    0x80u</span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9d6bb10c4809a0eb5120c5e7cdf6adfc"> 3685</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10_ECP_SHIFT                   7</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="comment">/* DCHPRI9 Bit Fields */</span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac782f5e68a3eef4653396b11311fc41b"> 3687</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga673fcc8804637150719453e55168fc66"> 3688</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa9bd417a9c6625ab14410aa782030dc4"> 3689</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI9_CHPRI_SHIFT))&amp;DMA_DCHPRI9_CHPRI_MASK)</span></div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf6b71f66ce2e3113012b094e339c2c97"> 3690</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_DPA_MASK                     0x40u</span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga369577ef8e1c3d9eb3756e1a37abe070"> 3691</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_DPA_SHIFT                    6</span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadc613e99a97309c8ca4526630226676a"> 3692</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_ECP_MASK                     0x80u</span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafabc45696d405cdb5aa873607867d490"> 3693</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9_ECP_SHIFT                    7</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="comment">/* DCHPRI8 Bit Fields */</span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga44efc2d24b92142a4be64cae219e4313"> 3695</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI_MASK                   0xFu</span></div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae9ee24ab908f6a1a3551e5ae4bf0bcad"> 3696</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI_SHIFT                  0</span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7ce1a655af27c40634238577889da91c"> 3697</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_CHPRI(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI8_CHPRI_SHIFT))&amp;DMA_DCHPRI8_CHPRI_MASK)</span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65d73b58fdc371391eba07e59bec1292"> 3698</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_DPA_MASK                     0x40u</span></div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafb506e73fabed6916d50868ca9189bf4"> 3699</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_DPA_SHIFT                    6</span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga853ddcde9ef1ca6dcdb2a5742bb4c081"> 3700</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_ECP_MASK                     0x80u</span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0717f20f481144abf2d14c7d9c67e289"> 3701</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8_ECP_SHIFT                    7</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="comment">/* DCHPRI15 Bit Fields */</span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9dff6549497c3518454e82bb9f5c88a9"> 3703</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5e81f55c9806dcfa91352c763197b4cd"> 3704</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf1f4788ca862e23155598c29381bcba6"> 3705</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI15_CHPRI_SHIFT))&amp;DMA_DCHPRI15_CHPRI_MASK)</span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3b39c6e0610362d59e6ff055e29f0192"> 3706</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_DPA_MASK                    0x40u</span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad352f5ccc0fe19ea638ea2430ccc3afb"> 3707</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_DPA_SHIFT                   6</span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga61fa9d2c60ec0993ecf63e1a3ed62e79"> 3708</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_ECP_MASK                    0x80u</span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga54aaf25e501504bf8a36a571670118c2"> 3709</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15_ECP_SHIFT                   7</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="comment">/* DCHPRI14 Bit Fields */</span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga908ef8df8e7d76968f5aec7100551634"> 3711</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga160b69c2c8a275120fefd8970b4731f5"> 3712</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga42a00acd3f16389cf46de1a8e9bcbae0"> 3713</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI14_CHPRI_SHIFT))&amp;DMA_DCHPRI14_CHPRI_MASK)</span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73cb4f5a8c28574c6d7b9548811bde25"> 3714</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_DPA_MASK                    0x40u</span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1dd167f78a3ed39d0858085f54286371"> 3715</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_DPA_SHIFT                   6</span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gadcb3065c2c242e3728282cb36d891952"> 3716</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_ECP_MASK                    0x80u</span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa7495718e9a8dc1cf79def8e6053472f"> 3717</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14_ECP_SHIFT                   7</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="comment">/* DCHPRI13 Bit Fields */</span></div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gad9e91383771ebbcea15c43585eada037"> 3719</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga71e8be2fe53b3e57287a73d382467140"> 3720</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga41a85426787d6f2b754938f6dd3cb894"> 3721</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI13_CHPRI_SHIFT))&amp;DMA_DCHPRI13_CHPRI_MASK)</span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7d0dba9a621669e28a8c6c557d962502"> 3722</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_DPA_MASK                    0x40u</span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga94fae69ff7774aa7d1f24fd8b2387a40"> 3723</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_DPA_SHIFT                   6</span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74ad97c0ca8dfdd5152b2db375389908"> 3724</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_ECP_MASK                    0x80u</span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga462e7c666fbe9d355893654f7fe52cd9"> 3725</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13_ECP_SHIFT                   7</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment">/* DCHPRI12 Bit Fields */</span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae4a41c199e83720c8912622f921f3993"> 3727</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI_MASK                  0xFu</span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga463e67297f7a0d3b1c7c6799ac90fb15"> 3728</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI_SHIFT                 0</span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacaab01dba8700b7c4401c50e29b34a2f"> 3729</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_CHPRI(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;DMA_DCHPRI12_CHPRI_SHIFT))&amp;DMA_DCHPRI12_CHPRI_MASK)</span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73ff6289479b47b9e3fd209fb447ef3a"> 3730</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_DPA_MASK                    0x40u</span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2542343fffad88b0445eaa1d2db1e56f"> 3731</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_DPA_SHIFT                   6</span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6670cd9c6c3dba8c53f330f44c6ca328"> 3732</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_ECP_MASK                    0x80u</span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5331565714ddd597bad4518d1c5317e4"> 3733</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12_ECP_SHIFT                   7</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="comment">/* SADDR Bit Fields */</span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3dbf7c2ee61861c859e0cb3a420a77f8"> 3735</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga02af13fd09f7b39e0fbbbb8e28ddcf4d"> 3736</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR_SHIFT                    0</span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae9cfea018805ff942e9636dce598961b"> 3737</a></span>&#160;<span class="preprocessor">#define DMA_SADDR_SADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SADDR_SADDR_SHIFT))&amp;DMA_SADDR_SADDR_MASK)</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="comment">/* SOFF Bit Fields */</span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2bca88a49fda82f9a61bb3d832a9c156"> 3739</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_MASK                       0xFFFFu</span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga79f435a1aaf18a307644638b20599a9e"> 3740</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF_SHIFT                      0</span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga734a93187e456f81a6e7ad9d5e02dbe7"> 3741</a></span>&#160;<span class="preprocessor">#define DMA_SOFF_SOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_SOFF_SOFF_SHIFT))&amp;DMA_SOFF_SOFF_MASK)</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="comment">/* ATTR Bit Fields */</span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2093ce5434ffef34988c7e74999edbee"> 3743</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_MASK                      0x7u</span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga24d7778d89bba4e048649cfa85bbc2d3"> 3744</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE_SHIFT                     0</span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga194838e6c930b528ed1309d70a69ed8b"> 3745</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DSIZE_SHIFT))&amp;DMA_ATTR_DSIZE_MASK)</span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaaa09f9ea822cc0cfe20270611cf522cc"> 3746</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_MASK                       0xF8u</span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab9f08d507f579493d605780d854404d6"> 3747</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD_SHIFT                      3</span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8dbf246216f082cd9cdce28d9d7c29c1"> 3748</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_DMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_DMOD_SHIFT))&amp;DMA_ATTR_DMOD_MASK)</span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30f2f09fb581b8c9619414125cf3045b"> 3749</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_MASK                      0x700u</span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga815c285ac74667a99f2a7ce5e686641b"> 3750</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE_SHIFT                     8</span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9f7c3acfc5d849e3cce871f28e870c95"> 3751</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SSIZE(x)                        (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SSIZE_SHIFT))&amp;DMA_ATTR_SSIZE_MASK)</span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga288d7e465abd4be34477ae308a9b0982"> 3752</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_MASK                       0xF800u</span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaebf723df7b7cad164714583c0876a378"> 3753</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD_SHIFT                      11</span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa2c8a1d26c1ee7f166555f0d5f506781"> 3754</a></span>&#160;<span class="preprocessor">#define DMA_ATTR_SMOD(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_ATTR_SMOD_SHIFT))&amp;DMA_ATTR_SMOD_MASK)</span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="comment">/* NBYTES_MLNO Bit Fields */</span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5898074fa37efdc15af6621cd8daa450"> 3756</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga98cb66e15329c07a5b38d3d10c0d3dbe"> 3757</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES_SHIFT             0</span></div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga790afcefec85c1c0f65569c22d907381"> 3758</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO_NBYTES(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLNO_NBYTES_MASK)</span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="comment">/* NBYTES_MLOFFNO Bit Fields */</span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7c3faf561a42d91448404d94823535ff"> 3760</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_MASK           0x3FFFFFFFu</span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga0ce6afd8f00fcbe8d7dee4fcefa8ffdf"> 3761</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT          0</span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga299065802814c44b706528b3e525f044"> 3762</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_NBYTES(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFNO_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFNO_NBYTES_MASK)</span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3059dc9418c2806216aa96ef75adb3fe"> 3763</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_MASK            0x40000000u</span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga761f3f81137087b195be0750f33d7c5a"> 3764</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT           30</span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gafda1d79fea3353361f7ae8b49c44e20f"> 3765</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_MASK            0x80000000u</span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga7fe83f71aff1752703f2ec145d70571a"> 3766</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT           31</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="comment">/* NBYTES_MLOFFYES Bit Fields */</span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga83bbf68562a7ac3e45fb940a1a7f18f8"> 3768</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_MASK          0x3FFu</span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga30c39f4b863f96ab4563e05480f0c63e"> 3769</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT         0</span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5acdf59d6e2907449a082bdc3ef9d9d1"> 3770</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_NBYTES(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_NBYTES_SHIFT))&amp;DMA_NBYTES_MLOFFYES_NBYTES_MASK)</span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac07412f8b58bca6703cf427a9ce2bbcb"> 3771</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_MASK           0x3FFFFC00u</span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeebd8fdf6a54f6511b5bc65a6b139545"> 3772</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT          10</span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab72ec1c376e33d876146208acd4ff1d0"> 3773</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_MLOFF(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_NBYTES_MLOFFYES_MLOFF_SHIFT))&amp;DMA_NBYTES_MLOFFYES_MLOFF_MASK)</span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga76a7714303966593beffe85120eb3620"> 3774</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_MASK           0x40000000u</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6a2d840f400f7f2e0bff92c1696d933b"> 3775</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT          30</span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3fc0c1eff32a41d0111c33ae3ba4c130"> 3776</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_MASK           0x80000000u</span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga35f2f83a6af667046813440107156960"> 3777</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT          31</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="comment">/* SLAST Bit Fields */</span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5bf83d5a89fb81000526efccd2390490"> 3779</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3cfd6e1dd2ee3e538fe847f51c51e9e9"> 3780</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST_SHIFT                    0</span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga392b85b8be87f75edafed5617871e351"> 3781</a></span>&#160;<span class="preprocessor">#define DMA_SLAST_SLAST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SLAST_SLAST_SHIFT))&amp;DMA_SLAST_SLAST_MASK)</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="comment">/* DADDR Bit Fields */</span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga48e5c0ccc5f7c71ee28906182a7ff94c"> 3783</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga807c49b547c5b45c106ddc9f99a791c3"> 3784</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR_SHIFT                    0</span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaec2d1700f192f55ff3666364b08e7be6"> 3785</a></span>&#160;<span class="preprocessor">#define DMA_DADDR_DADDR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DADDR_DADDR_SHIFT))&amp;DMA_DADDR_DADDR_MASK)</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="comment">/* DOFF Bit Fields */</span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac1132370cf369d1591e78a45fca94abc"> 3787</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_MASK                       0xFFFFu</span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeef657c3fd58c5d70e0d4934da146eb2"> 3788</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF_SHIFT                      0</span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga86bf69c38e3558817576793776e58038"> 3789</a></span>&#160;<span class="preprocessor">#define DMA_DOFF_DOFF(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_DOFF_DOFF_SHIFT))&amp;DMA_DOFF_DOFF_MASK)</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="comment">/* CITER_ELINKYES Bit Fields */</span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6d3dc490db41703ee3444ab83abd49fc"> 3791</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_MASK            0x1FFu</span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga73c42915d2235324c9b45698eabb87b4"> 3792</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER_SHIFT           0</span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaff72808b5af7e6622b5fca2256612dc6"> 3793</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_CITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_CITER_SHIFT))&amp;DMA_CITER_ELINKYES_CITER_MASK)</span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2cd979a0efa9045304d49655f57747ef"> 3794</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_MASK           0x1E00u</span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2c85ee95c023b3a2705bc1b393d8261e"> 3795</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH_SHIFT          9</span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabf061b1466318ec5f284c26cf143aece"> 3796</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_CITER_ELINKYES_LINKCH_MASK)</span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1f0a2f5fd8eaf8a52fcea91e57e48c11"> 3797</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_MASK            0x8000u</span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8934a876cf4971db85286742f46b1ddb"> 3798</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES_ELINK_SHIFT           15</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="comment">/* CITER_ELINKNO Bit Fields */</span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga2e735a50b1a3e8dd35e863ccb9932dc2"> 3800</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_MASK             0x7FFFu</span></div><div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8f8d80baa5e4e362665d8eb9781b09da"> 3801</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER_SHIFT            0</span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab12f46a19ea1c4bb5531a36cf6fa7c8d"> 3802</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_CITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CITER_ELINKNO_CITER_SHIFT))&amp;DMA_CITER_ELINKNO_CITER_MASK)</span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga97ca9c4d99839ee12bc10c712101038a"> 3803</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_MASK             0x8000u</span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga70c898d132a15d1d18b5a2d5863188a3"> 3804</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO_ELINK_SHIFT            15</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="comment">/* DLAST_SGA Bit Fields */</span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf1fd5a37254e4699b6c8a52601ae30d9"> 3806</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac7f56cf638102a09cb466aaa5b477a3d"> 3807</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA_SHIFT             0</span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga9de76e0c6332b3cff5d05653ffadb172"> 3808</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA_DLASTSGA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DLAST_SGA_DLASTSGA_SHIFT))&amp;DMA_DLAST_SGA_DLASTSGA_MASK)</span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac9356cdce4f3a2f7986ce84cbb0cd31f"> 3810</a></span>&#160;<span class="preprocessor">#define DMA_CSR_START_MASK                       0x1u</span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga195c81979f073c246c7cfd65eb5beeba"> 3811</a></span>&#160;<span class="preprocessor">#define DMA_CSR_START_SHIFT                      0</span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8d41b8ec510ae91e64c21d13721a272d"> 3812</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_MASK                    0x2u</span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3e62ac93fd0c7b4f8a78612dc83d67a4"> 3813</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTMAJOR_SHIFT                   1</span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga65d795eca7173289b56fc862abbf6703"> 3814</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_MASK                     0x4u</span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga72ab8889d41c8ab88cea74dcb81d0f00"> 3815</a></span>&#160;<span class="preprocessor">#define DMA_CSR_INTHALF_SHIFT                    2</span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5c490f9434d06e1bf11f5d5701dd546e"> 3816</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_MASK                        0x8u</span></div><div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga5932e5b14fcfbde57315d875dc3288fd"> 3817</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DREQ_SHIFT                       3</span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga58c5b388126424c012533eec1020e15d"> 3818</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_MASK                         0x10u</span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaac36360d5090fc436e557ad8859046c4"> 3819</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ESG_SHIFT                        4</span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaeb6466fd98e1ae2a8f7a682124192b97"> 3820</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_MASK                  0x20u</span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga661ffd80f2647e1b9494de637a8a89bf"> 3821</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORELINK_SHIFT                 5</span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1e57ad208a3340d3f00b4470e5d039ff"> 3822</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_MASK                      0x40u</span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga74b734e2edf221545bb66ade093a8875"> 3823</a></span>&#160;<span class="preprocessor">#define DMA_CSR_ACTIVE_SHIFT                     6</span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga63a7af3b93217908bd0f7e6aa569b0b5"> 3824</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_MASK                        0x80u</span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gacb03d2516c82508167b19a28d81055a3"> 3825</a></span>&#160;<span class="preprocessor">#define DMA_CSR_DONE_SHIFT                       7</span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga46d684508f50948c307efc8c3411345f"> 3826</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_MASK                 0xF00u</span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab34f787f2b2a3a927614699cfe50051d"> 3827</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH_SHIFT                8</span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga10afd0fe3ccb8d3f0bab6bcebe4488bf"> 3828</a></span>&#160;<span class="preprocessor">#define DMA_CSR_MAJORLINKCH(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_MAJORLINKCH_SHIFT))&amp;DMA_CSR_MAJORLINKCH_MASK)</span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga1ff3a4e1294d6ea9b00b675241d79a60"> 3829</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_MASK                         0xC000u</span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaf5c958b45ed9544b9877d50b330f2115"> 3830</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC_SHIFT                        14</span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gab6be46113dee61b101768aca83099cec"> 3831</a></span>&#160;<span class="preprocessor">#define DMA_CSR_BWC(x)                           (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_CSR_BWC_SHIFT))&amp;DMA_CSR_BWC_MASK)</span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="comment">/* BITER_ELINKNO Bit Fields */</span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gae018437bb5b22efe7ef42c909c0ddc3e"> 3833</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_MASK             0x7FFFu</span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac759c623fdfd96b0bb47471802d9dba8"> 3834</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER_SHIFT            0</span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga8b352d3adbc43b600c510e9e05623c2d"> 3835</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_BITER(x)               (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKNO_BITER_SHIFT))&amp;DMA_BITER_ELINKNO_BITER_MASK)</span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga3ae8b9da1a0c899d39608bc0b92ddd43"> 3836</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_MASK             0x8000u</span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gabd481ef160447f9125c779d6483649f0"> 3837</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO_ELINK_SHIFT            15</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="comment">/* BITER_ELINKYES Bit Fields */</span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6e5cea6df954df3bc7501c0074e7c52b"> 3839</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_MASK            0x1FFu</span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga6528aadc37f35d20d63354f8b755d11e"> 3840</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER_SHIFT           0</span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga039a1177a4af249a8e6cc43bab4ad37f"> 3841</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_BITER(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_BITER_SHIFT))&amp;DMA_BITER_ELINKYES_BITER_MASK)</span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaae29d9573a40f548fb59ef26557d43df"> 3842</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_MASK           0x1E00u</span></div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gac10d4afb5b6f8caa42e7ef897b700cd6"> 3843</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH_SHIFT          9</span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#gaa5ab7b37f993178350376841f3bf25a7"> 3844</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_LINKCH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;DMA_BITER_ELINKYES_LINKCH_SHIFT))&amp;DMA_BITER_ELINKYES_LINKCH_MASK)</span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga778135a3df3e1f1696c74d53062dbe27"> 3845</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_MASK            0x8000u</span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___d_m_a___register___masks.html#ga140716200d5f09b3f8819f8794444008"> 3846</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES_ELINK_SHIFT           15</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral.html#ga6997fbc1b1973e9f27170217a3bd6f22"> 3855</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTR                             ((DMA_MemMapPtr)0x40008000u)</span></div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;</div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="comment">/* DMA - Register instance definitions */</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="comment">/* DMA */</span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacfc38bcb982272f5eaf2b00932f9a68e"> 3869</a></span>&#160;<span class="preprocessor">#define DMA_CR                                   DMA_CR_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga20c45f5cf45e7046a88e8d2d8d495bd1"> 3870</a></span>&#160;<span class="preprocessor">#define DMA_ES                                   DMA_ES_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabcd6dd657e5b4c8454d1b5caa49a99d6"> 3871</a></span>&#160;<span class="preprocessor">#define DMA_ERQ                                  DMA_ERQ_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac3adc57a31ceb8782a86a5cc60176411"> 3872</a></span>&#160;<span class="preprocessor">#define DMA_EEI                                  DMA_EEI_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gadde1a16e8169bd2f794f09b35eda35ce"> 3873</a></span>&#160;<span class="preprocessor">#define DMA_CEEI                                 DMA_CEEI_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaee2f2f14616794b02c4790d48584ff8f"> 3874</a></span>&#160;<span class="preprocessor">#define DMA_SEEI                                 DMA_SEEI_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga607c90ad4fb4b0b66d1be715779cb203"> 3875</a></span>&#160;<span class="preprocessor">#define DMA_CERQ                                 DMA_CERQ_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1e7e6d6e1af2f8812b0dcea5515f17c2"> 3876</a></span>&#160;<span class="preprocessor">#define DMA_SERQ                                 DMA_SERQ_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga10cb3741abe78ef798505349e81506ae"> 3877</a></span>&#160;<span class="preprocessor">#define DMA_CDNE                                 DMA_CDNE_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga85bd6e16118c7da94ca9ef15ee4ab8a6"> 3878</a></span>&#160;<span class="preprocessor">#define DMA_SSRT                                 DMA_SSRT_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga36a112bffb4149f62fb89c8c347489eb"> 3879</a></span>&#160;<span class="preprocessor">#define DMA_CERR                                 DMA_CERR_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1a3f99f6321eb4a15d39f86d4b769f25"> 3880</a></span>&#160;<span class="preprocessor">#define DMA_CINT                                 DMA_CINT_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2b70381292eb5e6c81ed94f35740d50e"> 3881</a></span>&#160;<span class="preprocessor">#define DMA_INT                                  DMA_INT_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15f8a584f53a2dd1e20b96c901e3713c"> 3882</a></span>&#160;<span class="preprocessor">#define DMA_ERR                                  DMA_ERR_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9fa4785c7d286d1dd6323668a2ea0a71"> 3883</a></span>&#160;<span class="preprocessor">#define DMA_HRS                                  DMA_HRS_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga67249d64c9ef3a81228f2ec44d7ca36d"> 3884</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI0                              DMA_DCHPRI0_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga76e7c295d5ca56bc399faf19a37ef42c"> 3885</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI1                              DMA_DCHPRI1_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1df073f07070e567ee787d00c16301be"> 3886</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI2                              DMA_DCHPRI2_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaaaeec02168539d318e5fb4712c7e67ce"> 3887</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI3                              DMA_DCHPRI3_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae9fdd276e7c0e2b8443e4400285f5005"> 3888</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI4                              DMA_DCHPRI4_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga885f69c4e9d8b54baf8f61ff7f23160c"> 3889</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI5                              DMA_DCHPRI5_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf1f7ee25334f66d5cea20016aa7e0821"> 3890</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI6                              DMA_DCHPRI6_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5b5a895cad6d6fb6ca5c0a7206d4a5c0"> 3891</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI7                              DMA_DCHPRI7_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9e838b2979d030aeeb199c6c7a524ef6"> 3892</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI8                              DMA_DCHPRI8_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab1c067a6f739866ed74edc186a33bacd"> 3893</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI9                              DMA_DCHPRI9_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga92129b5f079accaa56edcb1d3c8a2e54"> 3894</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI10                             DMA_DCHPRI10_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gace8f37ab777e5f4420b8b51d41ed3e7e"> 3895</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI11                             DMA_DCHPRI11_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga30a98fb6668d60e5876c27ed2073e114"> 3896</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI12                             DMA_DCHPRI12_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7e4d800d93634c0a81ab21774ee91c2c"> 3897</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI13                             DMA_DCHPRI13_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1faac5078cb919161bb17ef0c43fdf43"> 3898</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI14                             DMA_DCHPRI14_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad2d303eee0513e2aad25dbc591e122aa"> 3899</a></span>&#160;<span class="preprocessor">#define DMA_DCHPRI15                             DMA_DCHPRI15_REG(DMA_BASE_PTR)</span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga84c95bf7de504481d8a778c6210c2dff"> 3900</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6cd045ae026df1eef839ebe090004da8"> 3901</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacd0b2fdf139a36d75c53d4865c9110ab"> 3902</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6df3a3da857eb88f77c73070f6724e5b"> 3903</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga442f8530b6e3de8a52be316ad67f398a"> 3904</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac8d4550b098b51609522217ce553a037"> 3905</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5e23f24daf65d1eb0e6839272544261a"> 3906</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaaa3f8d47687e097095364c5ecccf58c9"> 3907</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga660879131747c3bd7f21daa0a826b016"> 3908</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9402d88f1a2681a38ed38bfdb2a94969"> 3909</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf189723f0b4d98fffdf6860fcb74177d"> 3910</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaca4ffe01080735f9e83554fde2f73148"> 3911</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac6c6031712fe92a2e0866b5cdaedbc09"> 3912</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_CSR                             DMA_CSR_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga96730875a7b5ef4cc612fca19996a011"> 3913</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2521a084ea42e98eeceb804e5f7ecb76"> 3914</a></span>&#160;<span class="preprocessor">#define DMA_TCD0_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,0)</span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga94212bd95654bfd40e69abc92d60ba81"> 3915</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2ef23070556cc663eb4b1189fb07e121"> 3916</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga39a0c29d2a82a8e6bd8f88bb52ab5210"> 3917</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad6f0e77e436a6181f1de8a5c76f852e4"> 3918</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga815c5f40d67ad04ac54fdb097ba16f7f"> 3919</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabca874a7a0dda11149a7ffbc59fd4f67"> 3920</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac992fd61ac9973b0084946fe63e7ace5"> 3921</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9de728ad39398928b18756cb20c98d18"> 3922</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5357bc3c3f4f2ed192af2623a8599918"> 3923</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9e0483f14cbe1f3dbacf9b8047cf810d"> 3924</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga93fe722e1649c6b4bc4c6bccecdda99f"> 3925</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8e7ae95d1847471177772eff5d38b78b"> 3926</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacad240efa4ab3711d61d1b82c5eedae2"> 3927</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_CSR                             DMA_CSR_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0484b8606e5656a358ba3a3a1e7f7623"> 3928</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga898031f3c7ec06acd31e0daee2d983d3"> 3929</a></span>&#160;<span class="preprocessor">#define DMA_TCD1_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,1)</span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad1ffbc1cb0292663f36900d4e1c25580"> 3930</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga778e50197a65e123a80815d1870b42b0"> 3931</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga18a70afba86453e8b5e9c89f22a11412"> 3932</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9a66b7923ef33c03d078edaf888dbe50"> 3933</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa7eefc1531e30e8f88f39e91f8468244"> 3934</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae2118daf31ada0b80777846e3a4392d4"> 3935</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa05cc6cdf9d615cc8fdcaae8878e71c2"> 3936</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2c9b29c3d17e214a72000e9c5920978f"> 3937</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga591bcfc8b6f9965d6ca5ff3ebcb1af5e"> 3938</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga63cb3dda75d3169276a55872ec2ac0a3"> 3939</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa7002957f90bec11cfb5acbdafd3c3b2"> 3940</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga03556e18fbd384f9629fc80815c370ac"> 3941</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga868475048617575cf190c20189c586ee"> 3942</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_CSR                             DMA_CSR_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa27b02c8585b159ffc7b78f32c3d7b2d"> 3943</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7105375c432e810701dc580bbe2c97f7"> 3944</a></span>&#160;<span class="preprocessor">#define DMA_TCD2_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,2)</span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae015b1c8ea3e04489c82a43512f27ab1"> 3945</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15058eb1943489c3a2f36308d61fd628"> 3946</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2782d5194fea9642ce17125a8c1b8e67"> 3947</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab3dd0db34f893d8115cc7bf6f0bd5a07"> 3948</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15bc0c9aad4d4aad6febd15eb31cc834"> 3949</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga19846e750847e4f60b1e73fed4224075"> 3950</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae3a5b45233b7f24c770759413cbbb8bd"> 3951</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga00d0aa21f0dc3f9be0643931ee4af148"> 3952</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga20dd71cc6246dba8d54263a5244d8462"> 3953</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4a8907e1cd9237bc52b3f58c16389781"> 3954</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac7f6258ced19b6d5b2589bb46ab8014d"> 3955</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5a4b16e69f639dffe7081c7e8b083cbe"> 3956</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4cd4b37d23c6c4cd59c8e75abc49a620"> 3957</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_CSR                             DMA_CSR_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3b8e5cd5463badcff9d9de63e01ba131"> 3958</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga78fb2452c2df35600818d0dc072bb308"> 3959</a></span>&#160;<span class="preprocessor">#define DMA_TCD3_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,3)</span></div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6cc7248c1aac9b222666d2527404eb72"> 3960</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac5daecfc1646478ddba0208c44bd95de"> 3961</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafd8951a9fcbce81a5a61e455663f75b6"> 3962</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf819508a4a70a0d564efc5f86e92ce3e"> 3963</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6366797b418a1074278f15243b4ef66c"> 3964</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15f1f1198c82e029336d290baffd758a"> 3965</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac9552b10b44987816c32f2122c2f6dc7"> 3966</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad344471a51f038a6669dbb0d31f8406c"> 3967</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gace552f45c71998efe2fe0ae26939f548"> 3968</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga11418abcfba691b0c95b6996829e4398"> 3969</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5f9ae40aad0685169fe662966b2093e7"> 3970</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga087e361e7331f84abef82e41a3c6961f"> 3971</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2a4c75adfdd4fccd9a457a92aab5ebb3"> 3972</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_CSR                             DMA_CSR_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga026a693d34bf8ae3c371c5f4ce25e073"> 3973</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac0e84c3dc53946dfd4bcd461b1620963"> 3974</a></span>&#160;<span class="preprocessor">#define DMA_TCD4_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,4)</span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga32c1585febc1f3f13c83d52b7a48d57e"> 3975</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga299ca77e3ea01fa9a38285be053705e0"> 3976</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga731feb22fa7733ad23173ed440d37836"> 3977</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2c2dc1bbc567fb9b81593ca3e926089b"> 3978</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8751f24b9f2e3d213a219e5b42f9e642"> 3979</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac5b5c66904988988e6cadca4fb8428f2"> 3980</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6300280a7a20a56a96584820c6942421"> 3981</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf9396476f6de4566cf2caef66b2e6b56"> 3982</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaed65b973d5ac8e9dbb0bf825058f6b80"> 3983</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5ba7709b2c12b5d611c4bd4fe9b6a7f9"> 3984</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga893ee9571766a4deef0040cc52f0f353"> 3985</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga48b181f26b13735d9b3d366f746b0995"> 3986</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga21f0f7acf8241ec5707391950832b8bf"> 3987</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_CSR                             DMA_CSR_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga16a45975974259d9c0822a80fc4235b5"> 3988</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga07c9d47975d63acab5c79b21b8fa0631"> 3989</a></span>&#160;<span class="preprocessor">#define DMA_TCD5_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,5)</span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0f41c78fcfe67fb12a25ecf7df8f9127"> 3990</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac85de51a9a8986d8268f7f1f27bfb00f"> 3991</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0bce2367a1fe49658e389384bede7937"> 3992</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga665fe503506ca6d695a7b3520579678f"> 3993</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga18f055c822e10a2c8cfdcddd8bdc61bc"> 3994</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5df3e27b1d307f3799a0518af5e77b5d"> 3995</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga672ec28af0a73ea4d68fd67e1c00c2cf"> 3996</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga48867e3ab689be488624b105f0096275"> 3997</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4e5f76022fb322b6ad46f22afc87d44c"> 3998</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae0ec616b075a507b1d33d7783bd9e5a1"> 3999</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3e433ef28a7aafd62a976c1537b586a1"> 4000</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga462831fecef10ad2b3be07101cc4a0cb"> 4001</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaafd4e9ae86d78c4a625a97dbf5871935"> 4002</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_CSR                             DMA_CSR_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga48649fc22420475f667d80c10c46ed68"> 4003</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6fb4f9b6a33d34236f2d0dbaabbe44b1"> 4004</a></span>&#160;<span class="preprocessor">#define DMA_TCD6_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,6)</span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2c17a6742312a4098c6492219ff8807e"> 4005</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae369bbdf8d7426f5285a701adc541862"> 4006</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga948cb5ad1adb59b3c6b0560f2529efbe"> 4007</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga110b7288144f75de7dc00a04c099653f"> 4008</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga081d406e1d570ce8c4a6c977e00d0201"> 4009</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6dea6a9aae6fc4c980f6f7a3809c93db"> 4010</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5c071968c6d2421889098ea4f55c68e0"> 4011</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1a521a7dfdbf6626ffcaaccaca1eed27"> 4012</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga51be79805d416f10b5705f324a660b5c"> 4013</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga031018c1c2650eee7cf7606861bf9fba"> 4014</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7595d3fc88edbc275e9f21568d55e382"> 4015</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga23e818dc306809fc9a3a2b7e46a69ef0"> 4016</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3e5e4f7009e022d05759c2c0fe27f647"> 4017</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_CSR                             DMA_CSR_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga52ee5bb622bffc9bb99342293afbd4ba"> 4018</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga93ea45ae3f261c96d302fc05caf8c74f"> 4019</a></span>&#160;<span class="preprocessor">#define DMA_TCD7_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,7)</span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga20929e81a1414d68284332fe54c3394e"> 4020</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab1105a5f653de713708697e108fa31fd"> 4021</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga13699886fa956fad85a58d6e9caa8692"> 4022</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf790a6c71e0fbfc98f7c7edea11862e7"> 4023</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae2ff09bfa732b7e37ba88433b2a69e39"> 4024</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga16dfd53221d052e7931b716d37783ecc"> 4025</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3c48604678432613c2255a9ccf1ee23c"> 4026</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6585193ba70d793fa96c368446847218"> 4027</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga87de01c15f745a0d3fb02b2b0b13764c"> 4028</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6da76173da694902dd5e5974ed7f9efd"> 4029</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae6a4aaa8869815edf82c900a92bdfe92"> 4030</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1337c2ad5e7240758afd7abec5e06af4"> 4031</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga803ebab170f7e3a1979cb7e9a58d3f1c"> 4032</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_CSR                             DMA_CSR_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad040442b5582baa8e415dd881c0ad939"> 4033</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4d20f91416d78e491c9f030b53cc7bcf"> 4034</a></span>&#160;<span class="preprocessor">#define DMA_TCD8_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,8)</span></div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabfaa87b6ce7fcca896ef0bea621484b0"> 4035</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_SADDR                           DMA_SADDR_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9fa3ee648910ce0b3f958f9fba8109bd"> 4036</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_SOFF                            DMA_SOFF_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab5bfe174e41a010fa81140945c342ef9"> 4037</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_ATTR                            DMA_ATTR_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab692893ea10469e543391d042aad45e1"> 4038</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLOFFNO                  DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2e2580532266e2bfb8626521ed50bf5d"> 4039</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLNO                     DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1a9eab72523f41a399f2f7201429d28d"> 4040</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_NBYTES_MLOFFYES                 DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabce4d11e5b7029e3466399882977542f"> 4041</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_SLAST                           DMA_SLAST_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9acd2cbb405259e09039ecddb5a0b278"> 4042</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_DADDR                           DMA_DADDR_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1a52f2942d7c84c64a15aaa7d8d989ec"> 4043</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_DOFF                            DMA_DOFF_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0d2e7773109a62951a808fab4a29515f"> 4044</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_CITER_ELINKYES                  DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga058c1b0e7625a041c6fff963a6de5af9"> 4045</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_CITER_ELINKNO                   DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0ec6976994ee346eac1875e848eb5468"> 4046</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_DLASTSGA                        DMA_DLAST_SGA_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga749263dc7d3a0d1a02d6446098555380"> 4047</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_CSR                             DMA_CSR_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad23dc537bb2e195e067b8e949e20f7ed"> 4048</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_BITER_ELINKNO                   DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga256aa9d7f919cfb32f87d4e828ed7771"> 4049</a></span>&#160;<span class="preprocessor">#define DMA_TCD9_BITER_ELINKYES                  DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,9)</span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga43def64208954cf8918f00a5c2e8a5c3"> 4050</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1785c39374b58b8f0fb1fee6557b8c9e"> 4051</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4ce82c87fd6f3680ce6c8deceb6653e7"> 4052</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga90f9361236c52b090f87c26ef140b940"> 4053</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4485cacfcff76d14742c66de54736970"> 4054</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4d9e594844e687369d3029dc568e2892"> 4055</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8cb4717fe169f84271e8975cc5903950"> 4056</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga659dd82f494760eb11d0dcb7abe58624"> 4057</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad4889efa76dd652b839b05370678f1c9"> 4058</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacb96c7d83ed3e4a7d09e164668dbfb40"> 4059</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4a9afa879af2aa3200e1f24dd95c92de"> 4060</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf1953e0548e3e985d1132f7c5751734b"> 4061</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga105f12de22dcf7bd42da746bf250ed09"> 4062</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_CSR                            DMA_CSR_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga79afca17304b865c762c118811ecf7be"> 4063</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga72c8aa9c1103e0a6d92468dcb8cd26f7"> 4064</a></span>&#160;<span class="preprocessor">#define DMA_TCD10_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,10)</span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafdcf60dc4fafbaba4ef0aa8078c16b83"> 4065</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga75ede423859738cb80ae588f482043bb"> 4066</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4350d724768dbdc84d993c564d3e0c4d"> 4067</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga31e90b84c561b0753b53a9c503e41757"> 4068</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5eb040bb89b2c7e0e133670971a228ef"> 4069</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1e7eeff6c1ac1ce7329ce41ed9094618"> 4070</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabcae252b374277bc2405a856023d0393"> 4071</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga85eb84f9db603a9914f8083f55c8091c"> 4072</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac5dd3f7a538782a6fd6c61bd364a60b6"> 4073</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7a1d5152d02587612df16a045070a150"> 4074</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8f6d29f6217fa5d8123a5ee867cd228f"> 4075</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga0232d39a5ab4dc292b79d1980ebdce51"> 4076</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2d9870d440cbc2d16186f84221454768"> 4077</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_CSR                            DMA_CSR_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3663df77de1b0291986ce936d00049e4"> 4078</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga42aed10d8bc9213b5bc04050566cb6dc"> 4079</a></span>&#160;<span class="preprocessor">#define DMA_TCD11_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,11)</span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4dd8efb3586fceb233373ef3d8ed7eed"> 4080</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga011e8c68fffc17fe021a2642a0576241"> 4081</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2a74898e8e99ad24eb0d62aa541d809b"> 4082</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga693b26ec7160da096f6632d935bbeb63"> 4083</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae26b659783dba451d178c3834746ebab"> 4084</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab1a3b0c41ce17352024cb6352bbca988"> 4085</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga37b08111761d48e8fcbd24b77c8bbec9"> 4086</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga90f1085c61194e55a2a6367d7d03ff29"> 4087</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad80b977b0e363070cc25f99053dd7a77"> 4088</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga290c8f3a36c751db0532836878131db6"> 4089</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4fbff5cf590769e3d1046d61c9374be2"> 4090</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1c61d3ecf389551728ac8271b2e53486"> 4091</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga20541e42162680378136b1da043ba15b"> 4092</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_CSR                            DMA_CSR_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga2b17649d2bc48a65938316a07ce7424f"> 4093</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafbb305fbbbe14b18f2425921555a875b"> 4094</a></span>&#160;<span class="preprocessor">#define DMA_TCD12_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,12)</span></div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga5daa84539093d0893fdc44fe66a428b6"> 4095</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga16316fcc7464927e4acc256cc841b340"> 4096</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga28f938b232c24344f2cc299689aeb089"> 4097</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaab87071d26a96462642ee41f335a33b6"> 4098</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga993e012974c139fa90448d13ffab5eb7"> 4099</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1389c6de1ab258aa1fde43bc72b591f0"> 4100</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga441804340780ca409f6bfe9fbf95d79f"> 4101</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga1245031f8c78e442dc8fc199e90fd4ef"> 4102</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga08cd40b8ffba8b31eed59271d92c8411"> 4103</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf9ec26f9d5fe7cd9d8e82e00cc1e753c"> 4104</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6749c180a5157609bfdb279a46ca1a53"> 4105</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga53a2172bba17c20b89978635f9cad33c"> 4106</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga57278ea64ab9f974531a4ee3c57797c6"> 4107</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_CSR                            DMA_CSR_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac91e49de86dc4e5b073510648adce3b3"> 4108</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf8d3d5de90640cb72376b1a659fa622b"> 4109</a></span>&#160;<span class="preprocessor">#define DMA_TCD13_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,13)</span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga3ef5e2430d4e4dab34edc5e8767d0e46"> 4110</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaddb2f2f5de001a3b004aa70b37435628"> 4111</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga28f6a5c3e58f81c56650128d0d384d17"> 4112</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga47cbe5e87621d4d2b323561413ac05b5"> 4113</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6fc9c29bae31d5e07932ea7271bd3d02"> 4114</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad159ef0686c8df4b74a7ec03a33daa2f"> 4115</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacf0b581267dc9a83559b9f89655b6919"> 4116</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad1b405904b78f29167e9ca3ec3f67c05"> 4117</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga65c1a27d4fcad9497503d722426ea346"> 4118</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga15a7687794a55a2cdfbbf2601b9775a5"> 4119</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gabb6dadb79352c6af3a1e860d6a010a15"> 4120</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga7a9291c9148fe72fcaa6daf2a8fdd83e"> 4121</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac1607d5f48957b2d42b1c77f4ffe1ed9"> 4122</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_CSR                            DMA_CSR_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga37d94f14acca967633fbc56dac680274"> 4123</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9798a8bd49bf56c6247968ec1847ba56"> 4124</a></span>&#160;<span class="preprocessor">#define DMA_TCD14_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,14)</span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga6eb79f13370be67b54b5ed1fe461adc6"> 4125</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_SADDR                          DMA_SADDR_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa9109e0dee0d1aa8b467ef00c70f2971"> 4126</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_SOFF                           DMA_SOFF_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga51d5b5ee407c0a940461edc68f69bea3"> 4127</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_ATTR                           DMA_ATTR_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga95fb2cb3eb8f170bf832c7b018a96ec5"> 4128</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLOFFYES                DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga60e6538f7c7033e20c33a8a09b5748fe"> 4129</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLOFFNO                 DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga88b7235ecd3b35d9a897ff174187fc8a"> 4130</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_NBYTES_MLNO                    DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab67f5b3eb4380c25b5017ac231f273b8"> 4131</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_SLAST                          DMA_SLAST_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga96883b08084e57c2324a7a945fcc7107"> 4132</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_DADDR                          DMA_DADDR_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab3f5f71e56f4d63ef32d03ec031b3b45"> 4133</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_DOFF                           DMA_DOFF_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9b6c6be7d544c5d50b83c331307017f4"> 4134</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_CITER_ELINKYES                 DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaa8ed6e0682627b986b2ed3b7a7ccd157"> 4135</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_CITER_ELINKNO                  DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga490c3331e921f78f70ba0faba15987f1"> 4136</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_DLASTSGA                       DMA_DLAST_SGA_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab094c103d137f49a7195ff869b5cade1"> 4137</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_CSR                            DMA_CSR_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac55c6f49386c76dc2d5705da3b7efb7e"> 4138</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_BITER_ELINKYES                 DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gaf8dff77e7ddaad31d2a84ccd50a0714b"> 4139</a></span>&#160;<span class="preprocessor">#define DMA_TCD15_BITER_ELINKNO                  DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,15)</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="comment">/* DMA - Register array accessors */</span></div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacfcb1ae8a0d8213caa2e118a357e9308"> 4142</a></span>&#160;<span class="preprocessor">#define DMA_SADDR(index)                         DMA_SADDR_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga4226c36621eb0b78bada4b3baf6d4217"> 4143</a></span>&#160;<span class="preprocessor">#define DMA_SOFF(index)                          DMA_SOFF_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga8fe48f23e45251e54a47c2d46b8497d0"> 4144</a></span>&#160;<span class="preprocessor">#define DMA_ATTR(index)                          DMA_ATTR_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gae50c68597fcb92147df281af64d0f414"> 4145</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLNO(index)                   DMA_NBYTES_MLNO_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga584c5afb277cb16704f604b8fb7bfaa6"> 4146</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFNO(index)                DMA_NBYTES_MLOFFNO_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga9ac529dfba824f38b984a8d4ffab793e"> 4147</a></span>&#160;<span class="preprocessor">#define DMA_NBYTES_MLOFFYES(index)               DMA_NBYTES_MLOFFYES_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gad1eed6259dace38627dd0748cfa7737b"> 4148</a></span>&#160;<span class="preprocessor">#define DMA_SLAST(index)                         DMA_SLAST_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga800d00007406a53879d003ab8916d261"> 4149</a></span>&#160;<span class="preprocessor">#define DMA_DADDR(index)                         DMA_DADDR_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gac2bcaf5073abb3c81279d62bb06a2e57"> 4150</a></span>&#160;<span class="preprocessor">#define DMA_DOFF(index)                          DMA_DOFF_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gab45e9f626a605ef2064a13e2ca620163"> 4151</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKYES(index)                DMA_CITER_ELINKYES_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga29d14a0c7f3135e8aa771aa6dad9a71f"> 4152</a></span>&#160;<span class="preprocessor">#define DMA_CITER_ELINKNO(index)                 DMA_CITER_ELINKNO_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga30a5fc629c2643db8e3748c2832d7b4d"> 4153</a></span>&#160;<span class="preprocessor">#define DMA_DLAST_SGA(index)                     DMA_DLAST_SGA_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#ga393d0ab30885aa78471aeb5eafc9cfc9"> 4154</a></span>&#160;<span class="preprocessor">#define DMA_CSR(index)                           DMA_CSR_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04155"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gafd92014dcd689b05f10de07148f59a45"> 4155</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKNO(index)                 DMA_BITER_ELINKNO_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___d_m_a___register___accessor___macros.html#gacaa6fdc8477b7277d24e90a2a3df0de8"> 4156</a></span>&#160;<span class="preprocessor">#define DMA_BITER_ELINKYES(index)                DMA_BITER_ELINKYES_REG(DMA_BASE_PTR,index)</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;</div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160; <span class="comment">/* end of group DMA_Peripheral */</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;</div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="comment">   -- DMAMUX</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_m_a_m_u_x___mem_map.html">DMAMUX_MemMap</a> {</div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CHCFG[16];                               </div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_m_a_m_u_x___peripheral.html#ga736ab5b1ed284b3b4fdb63010a576777">DMAMUX_MemMapPtr</a>;</div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;</div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;</div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="comment">/* DMAMUX - Register accessors */</span></div><div class="line"><a name="l04193"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga10cf09fe06ed04dc004b7b41da7cbf0d"> 4193</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_REG(base,index)             ((base)-&gt;CHCFG[index])</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;</div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;</div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;</div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga35b279ba0b1c9e817901494cdac305c5"> 4210</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gac2b7553c4599d8e919750598dd03f8a3"> 4211</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0</span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga7e6dbf37a88078ee1e84987e92d737db"> 4212</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#gafd2b6158f86bedffb640e73c40cdd0f5"> 4213</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga714a6b142fde49d701e3f624bb2417e1"> 4214</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6</span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga311ccb0a9a00f29da44f8c41b33ba79f"> 4215</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___masks.html#ga23d6f41370761b5c68e4d49f419aaee9"> 4216</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;</div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;</div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral.html#gad38c261e5de04658dbad762d40e8904e"> 4225</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTR                          ((DMAMUX_MemMapPtr)0x40021000u)</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;</div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;</div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="comment">/* DMAMUX - Register instance definitions */</span></div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="comment">/* DMAMUX */</span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaf1b9c5ddea4b98f2bbe2679878579c15"> 4239</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG0                            DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,0)</span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gade1efccfbb28dfd338600665129d4b99"> 4240</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG1                            DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,1)</span></div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga1998089c67f104540eb435c07aced432"> 4241</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG2                            DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,2)</span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaf6786fc146f407e226ca14ccd1574be6"> 4242</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG3                            DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,3)</span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga53ff670480726d3532078167c90eacb9"> 4243</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG4                            DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,4)</span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga22d9e009fc1f5358e9c705e3a645c5fb"> 4244</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG5                            DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,5)</span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gad0e1b84f409957938aa005484ec9f454"> 4245</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG6                            DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,6)</span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaca9b7f4e8c1eff908f602d0f03dbdced"> 4246</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG7                            DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,7)</span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga6175e989543915c1f2fe0d3e1b03b7d7"> 4247</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG8                            DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,8)</span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga9f40b539d1a70d5c0608bf8032032ba9"> 4248</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG9                            DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,9)</span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga8cd0b61f68d8a523c35ebf55cdf1450c"> 4249</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG10                           DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,10)</span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaa486d430500d0203481685f0485228ca"> 4250</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG11                           DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,11)</span></div><div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gad85d6c943c6d1ed2d7f39925fed5b550"> 4251</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG12                           DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,12)</span></div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaf5faf449e854cb5b9a64613f784ff082"> 4252</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG13                           DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,13)</span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#ga1e88648507c6b0683b2a904f3dc274e1"> 4253</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG14                           DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,14)</span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaa445f96fc79c66e60c1a1431561075dd"> 4254</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG15                           DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,15)</span></div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;</div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="comment">/* DMAMUX - Register array accessors */</span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___register___accessor___macros.html#gaa8e0f6a3c125f7d5f98107dc0a3a4af1"> 4257</a></span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG(index)                      DMAMUX_CHCFG_REG(DMAMUX_BASE_PTR,index)</span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;</div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral */</span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;</div><div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;</div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="comment">   -- DWT</span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;</div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_d_w_t___mem_map.html">DWT_MemMap</a> {</div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CTRL;                                   </div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CYCCNT;                                 </div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CPICNT;                                 </div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> EXCCNT;                                 </div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SLEEPCNT;                               </div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> LSUCNT;                                 </div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FOLDCNT;                                </div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PCSR;                                   </div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> COMP;                                   </div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MASK;                                   </div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FUNCTION;                               </div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;    <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;  } COMPARATOR[4];</div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[3952];</div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID4;                                   </div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID5;                                   </div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID6;                                   </div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID7;                                   </div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID0;                                   </div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID1;                                   </div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID2;                                   </div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID3;                                   </div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID0;                                   </div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID1;                                   </div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID2;                                   </div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID3;                                   </div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___d_w_t___peripheral.html#ga8a09a1b28d871c18ae8c69f67af6d573">DWT_MemMapPtr</a>;</div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;</div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="comment">   -- DWT - Register accessor macros</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;</div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="comment">/* DWT - Register accessors */</span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga805e8330d1aa986d534abe1eed2614df"> 4320</a></span>&#160;<span class="preprocessor">#define DWT_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga745c3ae737eb0e94dde4b3e1178920af"> 4321</a></span>&#160;<span class="preprocessor">#define DWT_CYCCNT_REG(base)                     ((base)-&gt;CYCCNT)</span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga57a7caeb5e0d4038c88b5adb8a31ac4e"> 4322</a></span>&#160;<span class="preprocessor">#define DWT_CPICNT_REG(base)                     ((base)-&gt;CPICNT)</span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gacfd254c94211e8165496d8c22a02b996"> 4323</a></span>&#160;<span class="preprocessor">#define DWT_EXCCNT_REG(base)                     ((base)-&gt;EXCCNT)</span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gad4f054164e8c0594edcc3672d3122903"> 4324</a></span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT_REG(base)                   ((base)-&gt;SLEEPCNT)</span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga1b22a818a9d093362624b64053cd8b6d"> 4325</a></span>&#160;<span class="preprocessor">#define DWT_LSUCNT_REG(base)                     ((base)-&gt;LSUCNT)</span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gaeb8e407cb620f678d367fae5467d486a"> 4326</a></span>&#160;<span class="preprocessor">#define DWT_FOLDCNT_REG(base)                    ((base)-&gt;FOLDCNT)</span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga19fcf102babeb34ec17bc96dd4d08e52"> 4327</a></span>&#160;<span class="preprocessor">#define DWT_PCSR_REG(base)                       ((base)-&gt;PCSR)</span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gad03eebac5bf5c3c3e461e156ba6e37ae"> 4328</a></span>&#160;<span class="preprocessor">#define DWT_COMP_REG(base,index)                 ((base)-&gt;COMPARATOR[index].COMP)</span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga16461875f56f3b91ee27a53a9f4dbc78"> 4329</a></span>&#160;<span class="preprocessor">#define DWT_MASK_REG(base,index)                 ((base)-&gt;COMPARATOR[index].MASK)</span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gaedc0f311fdf85789a988b58375481265"> 4330</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION_REG(base,index)             ((base)-&gt;COMPARATOR[index].FUNCTION)</span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gafdad2b8a5caa1715b1d7fbe6850c324d"> 4331</a></span>&#160;<span class="preprocessor">#define DWT_PID4_REG(base)                       ((base)-&gt;PID4)</span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gad638e97562bc8fa280d32b7869c712d1"> 4332</a></span>&#160;<span class="preprocessor">#define DWT_PID5_REG(base)                       ((base)-&gt;PID5)</span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gaa7f5da9ec68998f6952de46154855328"> 4333</a></span>&#160;<span class="preprocessor">#define DWT_PID6_REG(base)                       ((base)-&gt;PID6)</span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga5dac20d58b3ff153ca8aa07e73990545"> 4334</a></span>&#160;<span class="preprocessor">#define DWT_PID7_REG(base)                       ((base)-&gt;PID7)</span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga0f86233b0c83a9d6f4f1045787a2d2e1"> 4335</a></span>&#160;<span class="preprocessor">#define DWT_PID0_REG(base)                       ((base)-&gt;PID0)</span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga3402a8a818794eaf102e1d7bfcaf3167"> 4336</a></span>&#160;<span class="preprocessor">#define DWT_PID1_REG(base)                       ((base)-&gt;PID1)</span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga9e1b1b5093546468be7371b773b051bd"> 4337</a></span>&#160;<span class="preprocessor">#define DWT_PID2_REG(base)                       ((base)-&gt;PID2)</span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga0cbc2af1666ca376f4593b2ee568ea1a"> 4338</a></span>&#160;<span class="preprocessor">#define DWT_PID3_REG(base)                       ((base)-&gt;PID3)</span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gab77163d0264bc009ac5622e766e24a93"> 4339</a></span>&#160;<span class="preprocessor">#define DWT_CID0_REG(base)                       ((base)-&gt;CID0)</span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga029e546d2d8949b27c55a4785da019eb"> 4340</a></span>&#160;<span class="preprocessor">#define DWT_CID1_REG(base)                       ((base)-&gt;CID1)</span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gab6a7a7788e8fdbbe47ac13383064a1e8"> 4341</a></span>&#160;<span class="preprocessor">#define DWT_CID2_REG(base)                       ((base)-&gt;CID2)</span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga7a29c7e2d907c373f1ffa34877e83852"> 4342</a></span>&#160;<span class="preprocessor">#define DWT_CID3_REG(base)                       ((base)-&gt;CID3)</span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160; <span class="comment">/* end of group DWT_Register_Accessor_Macros */</span></div><div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;</div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;</div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="comment">   -- DWT Register Masks</span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160; <span class="comment">/* end of group DWT_Register_Masks */</span></div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;</div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;</div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="comment">/* DWT - Peripheral instance base addresses */</span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___d_w_t___peripheral.html#ga3b46dfb2ea7946c6938028d879c82cb1"> 4366</a></span>&#160;<span class="preprocessor">#define DWT_BASE_PTR                             ((DWT_MemMapPtr)0xE0001000u)</span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;</div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="comment">   -- DWT - Register accessor macros</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;</div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="comment">/* DWT - Register instance definitions */</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="comment">/* DWT */</span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga90b9ebedff8635727698afd2fa84b90a"> 4380</a></span>&#160;<span class="preprocessor">#define DWT_CTRL                                 DWT_CTRL_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga01aca3c6bc0f9d7b0f524442ded3f37c"> 4381</a></span>&#160;<span class="preprocessor">#define DWT_CYCCNT                               DWT_CYCCNT_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga9e017822b9666f9bed09efcb9a5542a5"> 4382</a></span>&#160;<span class="preprocessor">#define DWT_CPICNT                               DWT_CPICNT_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga3809efa12492d5b2b350483c2ec5cd85"> 4383</a></span>&#160;<span class="preprocessor">#define DWT_EXCCNT                               DWT_EXCCNT_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga1c4f724ecf53fcc9a7379a8c5f9b40e7"> 4384</a></span>&#160;<span class="preprocessor">#define DWT_SLEEPCNT                             DWT_SLEEPCNT_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gab8821330985e4dcf73fd69aab6eb76e4"> 4385</a></span>&#160;<span class="preprocessor">#define DWT_LSUCNT                               DWT_LSUCNT_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga2b741f598ca1e9c01acd2f063143e465"> 4386</a></span>&#160;<span class="preprocessor">#define DWT_FOLDCNT                              DWT_FOLDCNT_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga0c50769b8e0069fe1c5e06d1d356fad3"> 4387</a></span>&#160;<span class="preprocessor">#define DWT_PCSR                                 DWT_PCSR_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga9db318dc9c17c0becfe355975b97af1d"> 4388</a></span>&#160;<span class="preprocessor">#define DWT_COMP0                                DWT_COMP_REG(DWT_BASE_PTR,0)</span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga6eb360c4a4139093831957c762570597"> 4389</a></span>&#160;<span class="preprocessor">#define DWT_MASK0                                DWT_MASK_REG(DWT_BASE_PTR,0)</span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga30eda8435a349787bc0ce7364059c42a"> 4390</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION0                            DWT_FUNCTION_REG(DWT_BASE_PTR,0)</span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga8e44e4906dfeed39288b3b71d78ab015"> 4391</a></span>&#160;<span class="preprocessor">#define DWT_COMP1                                DWT_COMP_REG(DWT_BASE_PTR,1)</span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gad658f7a25b44d3be3ceeba8ef070b918"> 4392</a></span>&#160;<span class="preprocessor">#define DWT_MASK1                                DWT_MASK_REG(DWT_BASE_PTR,1)</span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga6e512f90919120ad3ecf145caafef873"> 4393</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION1                            DWT_FUNCTION_REG(DWT_BASE_PTR,1)</span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga9dee5b5f93e25b3d201b3974d339b6dc"> 4394</a></span>&#160;<span class="preprocessor">#define DWT_COMP2                                DWT_COMP_REG(DWT_BASE_PTR,2)</span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga7411a6dae412d8f551b32cc26709c3a3"> 4395</a></span>&#160;<span class="preprocessor">#define DWT_MASK2                                DWT_MASK_REG(DWT_BASE_PTR,2)</span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga3c79f0df76f81b08704f131d5ffa821d"> 4396</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION2                            DWT_FUNCTION_REG(DWT_BASE_PTR,2)</span></div><div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gac9201f6f14e7cb06ad7a8b2b320a3cd9"> 4397</a></span>&#160;<span class="preprocessor">#define DWT_COMP3                                DWT_COMP_REG(DWT_BASE_PTR,3)</span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gac347fb5cc7e7e7a24f6a630d0396c63e"> 4398</a></span>&#160;<span class="preprocessor">#define DWT_MASK3                                DWT_MASK_REG(DWT_BASE_PTR,3)</span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gaaf86de8c82fa50d48260e53c59fc96b0"> 4399</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION3                            DWT_FUNCTION_REG(DWT_BASE_PTR,3)</span></div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga3d59a0b22d76d7d1f2123f38d9f427b2"> 4400</a></span>&#160;<span class="preprocessor">#define DWT_PID4                                 DWT_PID4_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gac6b56ab275bec586454804f35414d6e8"> 4401</a></span>&#160;<span class="preprocessor">#define DWT_PID5                                 DWT_PID5_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga0ad4d7166304078123f66f93f5466fb9"> 4402</a></span>&#160;<span class="preprocessor">#define DWT_PID6                                 DWT_PID6_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gac7408bbc41b7458f0cf633550dd6fa3d"> 4403</a></span>&#160;<span class="preprocessor">#define DWT_PID7                                 DWT_PID7_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gafa71064d4be13a58e27a931f40c63854"> 4404</a></span>&#160;<span class="preprocessor">#define DWT_PID0                                 DWT_PID0_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gaa0174660b3dee9fe6744b19e63e77a94"> 4405</a></span>&#160;<span class="preprocessor">#define DWT_PID1                                 DWT_PID1_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga7bceea030798f18a64c753339bc8d158"> 4406</a></span>&#160;<span class="preprocessor">#define DWT_PID2                                 DWT_PID2_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gaa7739bd4e1b3d0b9f6d6144e80bab00e"> 4407</a></span>&#160;<span class="preprocessor">#define DWT_PID3                                 DWT_PID3_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gaa2c04524a16a021f7329eacf04fee2a3"> 4408</a></span>&#160;<span class="preprocessor">#define DWT_CID0                                 DWT_CID0_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gafbdf560130182c09345ce399450855d9"> 4409</a></span>&#160;<span class="preprocessor">#define DWT_CID1                                 DWT_CID1_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga3ad9ab1e6664d6ff6c2e65597dc0746a"> 4410</a></span>&#160;<span class="preprocessor">#define DWT_CID2                                 DWT_CID2_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#gadd1089d7c9184482d47e6ddaa124c47c"> 4411</a></span>&#160;<span class="preprocessor">#define DWT_CID3                                 DWT_CID3_REG(DWT_BASE_PTR)</span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;</div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="comment">/* DWT - Register array accessors */</span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga8cd13337dbf7cec23c7f8c3621860e9e"> 4414</a></span>&#160;<span class="preprocessor">#define DWT_COMP(index)                          DWT_COMP_REG(DWT_BASE_PTR,index)</span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga293560983db73f0a6acead2a597fe349"> 4415</a></span>&#160;<span class="preprocessor">#define DWT_MASK(index)                          DWT_MASK_REG(DWT_BASE_PTR,index)</span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___d_w_t___register___accessor___macros.html#ga6fc901c7f1391678b4058358fd39b877"> 4416</a></span>&#160;<span class="preprocessor">#define DWT_FUNCTION(index)                      DWT_FUNCTION_REG(DWT_BASE_PTR,index)</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160; <span class="comment">/* end of group DWT_Register_Accessor_Macros */</span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;</div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160; <span class="comment">/* end of group DWT_Peripheral */</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;</div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;</div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="comment">   -- ETB</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;</div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html"> 4438</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_e_t_b___mem_map.html">ETB_MemMap</a> {</div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#af724f31f25bbd8ea68c27823c1dad054"> 4439</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a1c10bbda4ba1bbe562b76e90bcb1bc61"> 4440</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a1c10bbda4ba1bbe562b76e90bcb1bc61">RDP</a>;                                    </div><div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a46ec445024c6bff3ddf1a8c85eea7fdd"> 4441</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[4];</div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a5a471e968aca953fb748c16b10d56939"> 4442</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a5a471e968aca953fb748c16b10d56939">STS</a>;                                    </div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a270d960dd4107f020db1f9bf7ef845df"> 4443</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a270d960dd4107f020db1f9bf7ef845df">RRD</a>;                                    </div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a891b26a3c18779f393b9f699f42c9916"> 4444</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a891b26a3c18779f393b9f699f42c9916">RRP</a>;                                    </div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a32780b4c79a1f22e2616d845f306f264"> 4445</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a32780b4c79a1f22e2616d845f306f264">RWP</a>;                                    </div><div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a96dc184cb9f6ea6ba7b299b05c58d4ed"> 4446</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a96dc184cb9f6ea6ba7b299b05c58d4ed">TRG</a>;                                    </div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a12988dd241cd1b4936f513afcd6fa803"> 4447</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a12988dd241cd1b4936f513afcd6fa803">CTL</a>;                                    </div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a44fa135beae1216f33813266c1cdd08b"> 4448</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a44fa135beae1216f33813266c1cdd08b">RWD</a>;                                    </div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#aaced01756a620671a83f9c2d99741a1c"> 4449</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[728];</div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a329d4e3cc86aa6064657bb9a37096e31"> 4450</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a329d4e3cc86aa6064657bb9a37096e31">FFSR</a>;                                   </div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a80b6d342085b83ee0a5ede7f9651bd59"> 4451</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a80b6d342085b83ee0a5ede7f9651bd59">FFCR</a>;                                   </div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#abffdab89f762147b34364c85891e3798"> 4452</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[3032];</div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#acdc0e8395d63098ffbbaa63cc05ceb7e"> 4453</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#acdc0e8395d63098ffbbaa63cc05ceb7e">ITMISCOP0</a>;                              </div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a136987669379af39a12062922fee39b1"> 4454</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a136987669379af39a12062922fee39b1">ITTRFLINACK</a>;                            </div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a15ffb02eb23af7c4ee5a13922f3f5d37"> 4455</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a15ffb02eb23af7c4ee5a13922f3f5d37">ITTRFLIN</a>;                               </div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a7dfaed9b0dca763ce269813543c7bf83"> 4456</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a7dfaed9b0dca763ce269813543c7bf83">ITATBDATA0</a>;                             </div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a1c0bbc031154c0fb2c335b4cffadb9e5"> 4457</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a1c0bbc031154c0fb2c335b4cffadb9e5">ITATBCTR2</a>;                              </div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#af2f4b9c2591e22c26c35cf21bf023f32"> 4458</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#af2f4b9c2591e22c26c35cf21bf023f32">ITATBCTR1</a>;                              </div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a9da4a06848bfc47161b31c234eaaeb81"> 4459</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a9da4a06848bfc47161b31c234eaaeb81">ITATBCTR0</a>;                              </div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#ad1a44df29bbfeb34b98e897fb3a96727"> 4460</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[4];</div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#acf9a92d3db15cc318551da316524d21b"> 4461</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#acf9a92d3db15cc318551da316524d21b">ITCTRL</a>;                                 </div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a38ee5f6fef6fdbd3d1949aefceabd6f8"> 4462</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[156];</div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a86f547f97e9ad1895c1fb03ae9c25931"> 4463</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a86f547f97e9ad1895c1fb03ae9c25931">CLAIMSET</a>;                               </div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a0cb75f3c7b540c1f7745a67001822749"> 4464</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a0cb75f3c7b540c1f7745a67001822749">CLAIMCLR</a>;                               </div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#aac0012148db41cb0e48e5cbc06a70f7c"> 4465</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_6[8];</div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#ae5221e565fed13a5f544c207c5f18843"> 4466</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#ae5221e565fed13a5f544c207c5f18843">LAR</a>;                                    </div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a92be1954eec6c20cefd3f7a2ea2fc2b7"> 4467</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a92be1954eec6c20cefd3f7a2ea2fc2b7">LSR</a>;                                    </div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a446ff3dd57fdb7ef19dcb892d05455a7"> 4468</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a446ff3dd57fdb7ef19dcb892d05455a7">AUTHSTATUS</a>;                             </div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#af0ff1bd915ef05b63b6dd9853bef0d4b"> 4469</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_7[12];</div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a135d6824f41332aa21abb897832a19a4"> 4470</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a135d6824f41332aa21abb897832a19a4">DEVID</a>;                                  </div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a7c8b85bd88e8e639a4a75216ab918c88"> 4471</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a7c8b85bd88e8e639a4a75216ab918c88">DEVTYPE</a>;                                </div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#aab4e4aba29d9ec426e0f2e218903a4f0"> 4472</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#aab4e4aba29d9ec426e0f2e218903a4f0">PIDR4</a>;                                  </div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a29dbd40dd92aaf2fc1674f9f38ef1a5e"> 4473</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a29dbd40dd92aaf2fc1674f9f38ef1a5e">PIDR5</a>;                                  </div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#aa7b42abfbe48ecbae7727e614304f2e5"> 4474</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#aa7b42abfbe48ecbae7727e614304f2e5">PIDR6</a>;                                  </div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#afe2e7e50c2713a52cce9a89e6dcb0e1c"> 4475</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#afe2e7e50c2713a52cce9a89e6dcb0e1c">PIDR7</a>;                                  </div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a7cca8cc873dc51b739a8f2a26b01cd22"> 4476</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a7cca8cc873dc51b739a8f2a26b01cd22">PIDR0</a>;                                  </div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a608af25e75d3f8e98b484e53c286aaed"> 4477</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a608af25e75d3f8e98b484e53c286aaed">PIDR1</a>;                                  </div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a29cf14afb49d11bc1c1ab4df4b9b23f5"> 4478</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a29cf14afb49d11bc1c1ab4df4b9b23f5">PIDR2</a>;                                  </div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#aca8df6dc059f2ca8eb432f2f74a09149"> 4479</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#aca8df6dc059f2ca8eb432f2f74a09149">PIDR3</a>;                                  </div><div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a084d9f4d6b483f57a07d844cf1bf18d7"> 4480</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a084d9f4d6b483f57a07d844cf1bf18d7">CIDR0</a>;                                  </div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#afc0480cceefc94fc8b2e730bb04cfd4f"> 4481</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#afc0480cceefc94fc8b2e730bb04cfd4f">CIDR1</a>;                                  </div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a21c4d78f89b6495cdcd781c34f483f42"> 4482</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a21c4d78f89b6495cdcd781c34f483f42">CIDR2</a>;                                  </div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="struct_e_t_b___mem_map.html#a54c5d31e149764075338797e0705a826"> 4483</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_b___mem_map.html#a54c5d31e149764075338797e0705a826">CIDR3</a>;                                  </div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___e_t_b___peripheral.html#ga8b44c770780865d622e8799d88981d9e">ETB_MemMapPtr</a>;</div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;</div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="comment">   -- ETB - Register accessor macros</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;</div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="comment">/* ETB - Register accessors */</span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga36817424cf06e4403d00506c273da5c5"> 4497</a></span>&#160;<span class="preprocessor">#define ETB_RDP_REG(base)                        ((base)-&gt;RDP)</span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga36fdad4715d60bf038d1a4ccaab29977"> 4498</a></span>&#160;<span class="preprocessor">#define ETB_STS_REG(base)                        ((base)-&gt;STS)</span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gad98611ab8b9a51e840c08af04d652539"> 4499</a></span>&#160;<span class="preprocessor">#define ETB_RRD_REG(base)                        ((base)-&gt;RRD)</span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga72cdf2426cfe669c82dee1963a612045"> 4500</a></span>&#160;<span class="preprocessor">#define ETB_RRP_REG(base)                        ((base)-&gt;RRP)</span></div><div class="line"><a name="l04501"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gae99824f4296f3c7e023f412fe54b6148"> 4501</a></span>&#160;<span class="preprocessor">#define ETB_RWP_REG(base)                        ((base)-&gt;RWP)</span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga01a52ef18993680d388fbd12372e86ca"> 4502</a></span>&#160;<span class="preprocessor">#define ETB_TRG_REG(base)                        ((base)-&gt;TRG)</span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga7a6e91a5568bfb417a9c335a6e43714f"> 4503</a></span>&#160;<span class="preprocessor">#define ETB_CTL_REG(base)                        ((base)-&gt;CTL)</span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga0623a583f4196324a3f5ee3cac75f6a2"> 4504</a></span>&#160;<span class="preprocessor">#define ETB_RWD_REG(base)                        ((base)-&gt;RWD)</span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gac5eb4851d221fffa9d22249ba4956057"> 4505</a></span>&#160;<span class="preprocessor">#define ETB_FFSR_REG(base)                       ((base)-&gt;FFSR)</span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga5d2408136c4f7c21874acd9f3deaf79e"> 4506</a></span>&#160;<span class="preprocessor">#define ETB_FFCR_REG(base)                       ((base)-&gt;FFCR)</span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gafe482eb50c100470576834276ef1c897"> 4507</a></span>&#160;<span class="preprocessor">#define ETB_ITMISCOP0_REG(base)                  ((base)-&gt;ITMISCOP0)</span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga7014ba8506cf68b2b1a077f769f05182"> 4508</a></span>&#160;<span class="preprocessor">#define ETB_ITTRFLINACK_REG(base)                ((base)-&gt;ITTRFLINACK)</span></div><div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga65cca5b4e5cbb1449c410c34f2a6b385"> 4509</a></span>&#160;<span class="preprocessor">#define ETB_ITTRFLIN_REG(base)                   ((base)-&gt;ITTRFLIN)</span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga7ecb4f39f8ffa2c06f43631e68743e98"> 4510</a></span>&#160;<span class="preprocessor">#define ETB_ITATBDATA0_REG(base)                 ((base)-&gt;ITATBDATA0)</span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gad0d6ffa5e53198bd2fba7005da79f142"> 4511</a></span>&#160;<span class="preprocessor">#define ETB_ITATBCTR2_REG(base)                  ((base)-&gt;ITATBCTR2)</span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga7cd1d5d047d0dac1a92e04f73c945e64"> 4512</a></span>&#160;<span class="preprocessor">#define ETB_ITATBCTR1_REG(base)                  ((base)-&gt;ITATBCTR1)</span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga4e45d90262e36386bdf5f727f2430cb2"> 4513</a></span>&#160;<span class="preprocessor">#define ETB_ITATBCTR0_REG(base)                  ((base)-&gt;ITATBCTR0)</span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga382e78742117de866d4a3cf641ac8ae2"> 4514</a></span>&#160;<span class="preprocessor">#define ETB_ITCTRL_REG(base)                     ((base)-&gt;ITCTRL)</span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga53774f9d5d7a5be087ae544a728f4402"> 4515</a></span>&#160;<span class="preprocessor">#define ETB_CLAIMSET_REG(base)                   ((base)-&gt;CLAIMSET)</span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gab07e0a6927dc1764c98232f6f99b3234"> 4516</a></span>&#160;<span class="preprocessor">#define ETB_CLAIMCLR_REG(base)                   ((base)-&gt;CLAIMCLR)</span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gac75124828507bbcd9df24ab8a4084709"> 4517</a></span>&#160;<span class="preprocessor">#define ETB_LAR_REG(base)                        ((base)-&gt;LAR)</span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gaca7b71b796d591bb249270a2af85ca23"> 4518</a></span>&#160;<span class="preprocessor">#define ETB_LSR_REG(base)                        ((base)-&gt;LSR)</span></div><div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gaa3258c2fe535e526cb4583178e67f1fc"> 4519</a></span>&#160;<span class="preprocessor">#define ETB_AUTHSTATUS_REG(base)                 ((base)-&gt;AUTHSTATUS)</span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gafa2a6c499747c9b7b95b97f0af8eead8"> 4520</a></span>&#160;<span class="preprocessor">#define ETB_DEVID_REG(base)                      ((base)-&gt;DEVID)</span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gac36252d853b0600a7aa961d72babf69c"> 4521</a></span>&#160;<span class="preprocessor">#define ETB_DEVTYPE_REG(base)                    ((base)-&gt;DEVTYPE)</span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gaabd66745bb19a195e8a4f40926b19608"> 4522</a></span>&#160;<span class="preprocessor">#define ETB_PIDR4_REG(base)                      ((base)-&gt;PIDR4)</span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gad0954187e3a433782aab3e6ea98596a2"> 4523</a></span>&#160;<span class="preprocessor">#define ETB_PIDR5_REG(base)                      ((base)-&gt;PIDR5)</span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gae3afa52ff893335bfb09b29f48ea3415"> 4524</a></span>&#160;<span class="preprocessor">#define ETB_PIDR6_REG(base)                      ((base)-&gt;PIDR6)</span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga11ac77efb6a30e20b1ea532f878440d1"> 4525</a></span>&#160;<span class="preprocessor">#define ETB_PIDR7_REG(base)                      ((base)-&gt;PIDR7)</span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gafbe63cb13b29216172a7147ea0d44866"> 4526</a></span>&#160;<span class="preprocessor">#define ETB_PIDR0_REG(base)                      ((base)-&gt;PIDR0)</span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga3cd40cff5017b70471ca2bc51608d6ef"> 4527</a></span>&#160;<span class="preprocessor">#define ETB_PIDR1_REG(base)                      ((base)-&gt;PIDR1)</span></div><div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gaa93b829ecd5ec4dcd8fac4cb0c6836f4"> 4528</a></span>&#160;<span class="preprocessor">#define ETB_PIDR2_REG(base)                      ((base)-&gt;PIDR2)</span></div><div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga65c57e99e594bcbb657d7df4db0a87eb"> 4529</a></span>&#160;<span class="preprocessor">#define ETB_PIDR3_REG(base)                      ((base)-&gt;PIDR3)</span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gaef3bef6ae50cff5320041120f3afe155"> 4530</a></span>&#160;<span class="preprocessor">#define ETB_CIDR0_REG(base)                      ((base)-&gt;CIDR0)</span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga78418b5ed936fc13437ad160c08e1fb4"> 4531</a></span>&#160;<span class="preprocessor">#define ETB_CIDR1_REG(base)                      ((base)-&gt;CIDR1)</span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga5b6b85634c6638877fb7e64d4d36dc64"> 4532</a></span>&#160;<span class="preprocessor">#define ETB_CIDR2_REG(base)                      ((base)-&gt;CIDR2)</span></div><div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gafcbde86bf4b8213b6d778e9d84064757"> 4533</a></span>&#160;<span class="preprocessor">#define ETB_CIDR3_REG(base)                      ((base)-&gt;CIDR3)</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160; <span class="comment">/* end of group ETB_Register_Accessor_Macros */</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;</div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;</div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="comment">   -- ETB Register Masks</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160; <span class="comment">/* end of group ETB_Register_Masks */</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;</div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;</div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="comment">/* ETB - Peripheral instance base addresses */</span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___e_t_b___peripheral.html#gaaefe9b614cb5542a69cb7461307f1267"> 4557</a></span>&#160;<span class="preprocessor">#define ETB_BASE_PTR                             ((ETB_MemMapPtr)0xE0042000u)</span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="comment">   -- ETB - Register accessor macros</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;</div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="comment">/* ETB - Register instance definitions */</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment">/* ETB */</span></div><div class="line"><a name="l04571"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga36227997a6c919a1edd30862c465da95"> 4571</a></span>&#160;<span class="preprocessor">#define ETB_RDP                                  ETB_RDP_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga0975ecffaee52e8143329da4a1482e70"> 4572</a></span>&#160;<span class="preprocessor">#define ETB_STS                                  ETB_STS_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga7b5128912fc379b4ecad541a358c657f"> 4573</a></span>&#160;<span class="preprocessor">#define ETB_RRD                                  ETB_RRD_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga067b0213b40d81484326919071c36902"> 4574</a></span>&#160;<span class="preprocessor">#define ETB_RRP                                  ETB_RRP_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga5e17229f562b7489d46a4454c6555fd4"> 4575</a></span>&#160;<span class="preprocessor">#define ETB_RWP                                  ETB_RWP_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gacc022325f4897f08b075a39bf7a83912"> 4576</a></span>&#160;<span class="preprocessor">#define ETB_TRG                                  ETB_TRG_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gab17587541f6073ad510f61155e696386"> 4577</a></span>&#160;<span class="preprocessor">#define ETB_CTL                                  ETB_CTL_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gaef4c741bc90d9513e7e07ac032298c03"> 4578</a></span>&#160;<span class="preprocessor">#define ETB_RWD                                  ETB_RWD_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga5f6c36e4a5b3df11f13e23d765e4e1fc"> 4579</a></span>&#160;<span class="preprocessor">#define ETB_FFSR                                 ETB_FFSR_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gad5f611c4c8085e792c8fbebf764d8049"> 4580</a></span>&#160;<span class="preprocessor">#define ETB_FFCR                                 ETB_FFCR_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga5f523aea90b84c00084b481e6a7e675a"> 4581</a></span>&#160;<span class="preprocessor">#define ETB_ITMISCOP0                            ETB_ITMISCOP0_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga837ba08d8e56577618bbdb9239a0b958"> 4582</a></span>&#160;<span class="preprocessor">#define ETB_ITTRFLINACK                          ETB_ITTRFLINACK_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gaef65430d59c0096ece515a58d2ca0284"> 4583</a></span>&#160;<span class="preprocessor">#define ETB_ITTRFLIN                             ETB_ITTRFLIN_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga8a3932106db5401cd26d76cf8b481b8c"> 4584</a></span>&#160;<span class="preprocessor">#define ETB_ITATBDATA0                           ETB_ITATBDATA0_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gaebddbedad397a66dc974a2680fc9b1b7"> 4585</a></span>&#160;<span class="preprocessor">#define ETB_ITATBCTR2                            ETB_ITATBCTR2_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga4f7697016893e1d08c21a679280ed673"> 4586</a></span>&#160;<span class="preprocessor">#define ETB_ITATBCTR1                            ETB_ITATBCTR1_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gacec53a9fe5fae941a06c0b63fd0dd193"> 4587</a></span>&#160;<span class="preprocessor">#define ETB_ITATBCTR0                            ETB_ITATBCTR0_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gab2fccec681065d34b3f7975c67c03fd1"> 4588</a></span>&#160;<span class="preprocessor">#define ETB_ITCTRL                               ETB_ITCTRL_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga20b81b712213366f35d2716c134507d2"> 4589</a></span>&#160;<span class="preprocessor">#define ETB_CLAIMSET                             ETB_CLAIMSET_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga2d943652d1a9767dabea918821ca4fd6"> 4590</a></span>&#160;<span class="preprocessor">#define ETB_CLAIMCLR                             ETB_CLAIMCLR_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga9c1d114efc797475f976422513809fc4"> 4591</a></span>&#160;<span class="preprocessor">#define ETB_LAR                                  ETB_LAR_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga7bc3b92b9ce7fe280802966484f794a6"> 4592</a></span>&#160;<span class="preprocessor">#define ETB_LSR                                  ETB_LSR_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04593"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga1ef35a657a08d2729eb5a8c86307ae7a"> 4593</a></span>&#160;<span class="preprocessor">#define ETB_AUTHSTATUS                           ETB_AUTHSTATUS_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga428d397f2975ce829751bd7e0723c519"> 4594</a></span>&#160;<span class="preprocessor">#define ETB_DEVID                                ETB_DEVID_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga8995f4611f3f1a869c9329813a8f3516"> 4595</a></span>&#160;<span class="preprocessor">#define ETB_DEVTYPE                              ETB_DEVTYPE_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gaa010e20bc0e1341b50f9265cc5e9948a"> 4596</a></span>&#160;<span class="preprocessor">#define ETB_PIDR4                                ETB_PIDR4_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gac6950faebd214296465216dfeab2d6d9"> 4597</a></span>&#160;<span class="preprocessor">#define ETB_PIDR5                                ETB_PIDR5_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga9e999854259f8787aec35462df00ee6c"> 4598</a></span>&#160;<span class="preprocessor">#define ETB_PIDR6                                ETB_PIDR6_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gacce01977684a4f5a8e8360f5df0dc367"> 4599</a></span>&#160;<span class="preprocessor">#define ETB_PIDR7                                ETB_PIDR7_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga34840cb2ee62ae68ce23e384eed1d39b"> 4600</a></span>&#160;<span class="preprocessor">#define ETB_PIDR0                                ETB_PIDR0_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gaa4646dba1b31eaf20ce12e52130f4a8b"> 4601</a></span>&#160;<span class="preprocessor">#define ETB_PIDR1                                ETB_PIDR1_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga221a5df715fb253dffcac1ed0583fa4d"> 4602</a></span>&#160;<span class="preprocessor">#define ETB_PIDR2                                ETB_PIDR2_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga214f4b47c2b010f157198d4e60a13368"> 4603</a></span>&#160;<span class="preprocessor">#define ETB_PIDR3                                ETB_PIDR3_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gaab78adf7c1cb1b9c87b0195888994b25"> 4604</a></span>&#160;<span class="preprocessor">#define ETB_CIDR0                                ETB_CIDR0_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gaa2ed5cbc4614acbceaebe3743d8d1342"> 4605</a></span>&#160;<span class="preprocessor">#define ETB_CIDR1                                ETB_CIDR1_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#ga0a1991abf64d588fb262f8e3f349a650"> 4606</a></span>&#160;<span class="preprocessor">#define ETB_CIDR2                                ETB_CIDR2_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___e_t_b___register___accessor___macros.html#gadaa5e743c6083fc4249bd1777313895f"> 4607</a></span>&#160;<span class="preprocessor">#define ETB_CIDR3                                ETB_CIDR3_REG(ETB_BASE_PTR)</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160; <span class="comment">/* end of group ETB_Register_Accessor_Macros */</span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;</div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160; <span class="comment">/* end of group ETB_Peripheral */</span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;</div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="comment">   -- ETF</span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;</div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_e_t_f___mem_map.html">ETF_MemMap</a> {</div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FCR;                                    </div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PCR;                                    </div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[3812];</div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ITATBDATA0;                             </div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ITATBCTR2;                              </div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ITATBCTR1;                              </div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ITATBCTR0;                              </div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[4];</div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ITCTRL;                                 </div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[156];</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CLAIMSET;                               </div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CLAIMCLR;                               </div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[8];</div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> LAR;                                    </div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> LSR;                                    </div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> AUTHSTATUS;                             </div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[12];</div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> DEVID;                                  </div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> DEVTYPE;                                </div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PIDR4;                                  </div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PIDR5;                                  </div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PIDR6;                                  </div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PIDR7;                                  </div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PIDR0;                                  </div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PIDR1;                                  </div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PIDR2;                                  </div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PIDR3;                                  </div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CIDR0;                                  </div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CIDR1;                                  </div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CIDR2;                                  </div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CIDR3;                                  </div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___e_t_f___peripheral.html#ga3b20bc884bec4b23870d47a4e2f9a118">ETF_MemMapPtr</a>;</div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;</div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="comment">   -- ETF - Register accessor macros</span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;</div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="comment">/* ETF - Register accessors */</span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga3a6090c96a97fedec3eecc70692c9281"> 4674</a></span>&#160;<span class="preprocessor">#define ETF_FCR_REG(base)                        ((base)-&gt;FCR)</span></div><div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga7f09a0cf0ce3ad36eaebb2ece85082bb"> 4675</a></span>&#160;<span class="preprocessor">#define ETF_PCR_REG(base)                        ((base)-&gt;PCR)</span></div><div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga86a704f3527d5df411f99ec8f9676d3d"> 4676</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0_REG(base)                 ((base)-&gt;ITATBDATA0)</span></div><div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gaa9b800e446803bbceb31252ffb731292"> 4677</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR2_REG(base)                  ((base)-&gt;ITATBCTR2)</span></div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga44f6405ca9c25db97a240bd1aed17297"> 4678</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR1_REG(base)                  ((base)-&gt;ITATBCTR1)</span></div><div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga6ebd31f02cbd86ae5ef2ed2df8ca432d"> 4679</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR0_REG(base)                  ((base)-&gt;ITATBCTR0)</span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga918b6dc59d132cd28982b2db5a9da5e3"> 4680</a></span>&#160;<span class="preprocessor">#define ETF_ITCTRL_REG(base)                     ((base)-&gt;ITCTRL)</span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gaf42e2c82c7c3f8b0b92c0220651a307b"> 4681</a></span>&#160;<span class="preprocessor">#define ETF_CLAIMSET_REG(base)                   ((base)-&gt;CLAIMSET)</span></div><div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga312f63051726e4353cc7327885a2944c"> 4682</a></span>&#160;<span class="preprocessor">#define ETF_CLAIMCLR_REG(base)                   ((base)-&gt;CLAIMCLR)</span></div><div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gad3ed858ce6cb420afbb17f92ccd66aa1"> 4683</a></span>&#160;<span class="preprocessor">#define ETF_LAR_REG(base)                        ((base)-&gt;LAR)</span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gab11d6e472c1d965bcf67965110dfdc3d"> 4684</a></span>&#160;<span class="preprocessor">#define ETF_LSR_REG(base)                        ((base)-&gt;LSR)</span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga9f4398ed01d6b173c9dcb969e6188d5e"> 4685</a></span>&#160;<span class="preprocessor">#define ETF_AUTHSTATUS_REG(base)                 ((base)-&gt;AUTHSTATUS)</span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga67993c3d2a89be881d7cf6e9376262dd"> 4686</a></span>&#160;<span class="preprocessor">#define ETF_DEVID_REG(base)                      ((base)-&gt;DEVID)</span></div><div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga4a325b20038d673fb3ce3315d92447c8"> 4687</a></span>&#160;<span class="preprocessor">#define ETF_DEVTYPE_REG(base)                    ((base)-&gt;DEVTYPE)</span></div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gaa7e3cd7e6ebe630d04469253ef74edff"> 4688</a></span>&#160;<span class="preprocessor">#define ETF_PIDR4_REG(base)                      ((base)-&gt;PIDR4)</span></div><div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gad07bd35743dda4c65ffc83da3c02c1c8"> 4689</a></span>&#160;<span class="preprocessor">#define ETF_PIDR5_REG(base)                      ((base)-&gt;PIDR5)</span></div><div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gadb758d0aa38d644a432e5dd9978d212f"> 4690</a></span>&#160;<span class="preprocessor">#define ETF_PIDR6_REG(base)                      ((base)-&gt;PIDR6)</span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga6091662320901cb89249b5e681300fd9"> 4691</a></span>&#160;<span class="preprocessor">#define ETF_PIDR7_REG(base)                      ((base)-&gt;PIDR7)</span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga9e41167372f1530189363d41dbbfd95f"> 4692</a></span>&#160;<span class="preprocessor">#define ETF_PIDR0_REG(base)                      ((base)-&gt;PIDR0)</span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga8b5d8e019a3a93b4a7e281b2ac481f3a"> 4693</a></span>&#160;<span class="preprocessor">#define ETF_PIDR1_REG(base)                      ((base)-&gt;PIDR1)</span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga4119e645336b38b14c438854463865ab"> 4694</a></span>&#160;<span class="preprocessor">#define ETF_PIDR2_REG(base)                      ((base)-&gt;PIDR2)</span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga6d9e5ced04cbea1843586e45cc8ea979"> 4695</a></span>&#160;<span class="preprocessor">#define ETF_PIDR3_REG(base)                      ((base)-&gt;PIDR3)</span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gab4e786e2f33bbea0b33fd3250cdb2499"> 4696</a></span>&#160;<span class="preprocessor">#define ETF_CIDR0_REG(base)                      ((base)-&gt;CIDR0)</span></div><div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gaf70f578ef4ae9dc6d0d1e27c3b57d0f2"> 4697</a></span>&#160;<span class="preprocessor">#define ETF_CIDR1_REG(base)                      ((base)-&gt;CIDR1)</span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gacbbd3a362f90d06779e066903034ea6f"> 4698</a></span>&#160;<span class="preprocessor">#define ETF_CIDR2_REG(base)                      ((base)-&gt;CIDR2)</span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga30f319179915e151dc415ba158aea9bf"> 4699</a></span>&#160;<span class="preprocessor">#define ETF_CIDR3_REG(base)                      ((base)-&gt;CIDR3)</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160; <span class="comment">/* end of group ETF_Register_Accessor_Macros */</span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;</div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;</div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment">   -- ETF Register Masks</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160; <span class="comment">/* end of group ETF_Register_Masks */</span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;</div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="comment">/* ETF - Peripheral instance base addresses */</span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___e_t_f___peripheral.html#ga46da3f879a5311a0651d7908021daa5e"> 4723</a></span>&#160;<span class="preprocessor">#define ETF_BASE_PTR                             ((ETF_MemMapPtr)0xE0043000u)</span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="comment">   -- ETF - Register accessor macros</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;</div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="comment">/* ETF - Register instance definitions */</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="comment">/* ETF */</span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga5ddd46da8c2006023383bbb35d1e8729"> 4737</a></span>&#160;<span class="preprocessor">#define ETF_FCR                                  ETF_FCR_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga38f9c7ef7629c226823af6d743946b9d"> 4738</a></span>&#160;<span class="preprocessor">#define ETF_PCR                                  ETF_PCR_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga776e8e2e77df0f3d95797094ae440fba"> 4739</a></span>&#160;<span class="preprocessor">#define ETF_ITATBDATA0                           ETF_ITATBDATA0_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga3725c13fdb2033c92131c8abf3367aa1"> 4740</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR2                            ETF_ITATBCTR2_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga2227aa69a4e0317a25b2d67b10c940a0"> 4741</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR1                            ETF_ITATBCTR1_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gad9fb17ae8ec9910d7115cefd293144ac"> 4742</a></span>&#160;<span class="preprocessor">#define ETF_ITATBCTR0                            ETF_ITATBCTR0_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga8c87c87adbbe2ca319c263db6a18cb7e"> 4743</a></span>&#160;<span class="preprocessor">#define ETF_ITCTRL                               ETF_ITCTRL_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gabc41906f5dd43eae790f50253a84d723"> 4744</a></span>&#160;<span class="preprocessor">#define ETF_CLAIMSET                             ETF_CLAIMSET_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gaa6878376b1743caa780380b1fd3fd26b"> 4745</a></span>&#160;<span class="preprocessor">#define ETF_CLAIMCLR                             ETF_CLAIMCLR_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga1c87dcb9b7cdb9c1795a7fe86d973f80"> 4746</a></span>&#160;<span class="preprocessor">#define ETF_LAR                                  ETF_LAR_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga3f1fa3d965e94171141052ee01722b4d"> 4747</a></span>&#160;<span class="preprocessor">#define ETF_LSR                                  ETF_LSR_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga137567ddf8def6fd6eb756aebf0f97e2"> 4748</a></span>&#160;<span class="preprocessor">#define ETF_AUTHSTATUS                           ETF_AUTHSTATUS_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga22a177b1da19ab118f05956caf11a5da"> 4749</a></span>&#160;<span class="preprocessor">#define ETF_DEVID                                ETF_DEVID_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga6ffba20212dc5b9b690a7ebf354695ff"> 4750</a></span>&#160;<span class="preprocessor">#define ETF_DEVTYPE                              ETF_DEVTYPE_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga1b85f16985623f6d5844215a290cb636"> 4751</a></span>&#160;<span class="preprocessor">#define ETF_PIDR4                                ETF_PIDR4_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gaaaf5d14c92bbebb88933db501e20a1b0"> 4752</a></span>&#160;<span class="preprocessor">#define ETF_PIDR5                                ETF_PIDR5_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gabe634baa6b4ec2d1a3d98bff1177124c"> 4753</a></span>&#160;<span class="preprocessor">#define ETF_PIDR6                                ETF_PIDR6_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga48698c0034c59df4b6ca4514e53a7358"> 4754</a></span>&#160;<span class="preprocessor">#define ETF_PIDR7                                ETF_PIDR7_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga736114222b33cd35515a7bc7457fd113"> 4755</a></span>&#160;<span class="preprocessor">#define ETF_PIDR0                                ETF_PIDR0_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gae6bcd1b3809f034146a5e021e91dba5e"> 4756</a></span>&#160;<span class="preprocessor">#define ETF_PIDR1                                ETF_PIDR1_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga0f092f910c46a57923e2c62fc80e10af"> 4757</a></span>&#160;<span class="preprocessor">#define ETF_PIDR2                                ETF_PIDR2_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga82c1afc452aa4f078f23fd74f40c1b44"> 4758</a></span>&#160;<span class="preprocessor">#define ETF_PIDR3                                ETF_PIDR3_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gae45260d15f85278492d2afcc3141cec1"> 4759</a></span>&#160;<span class="preprocessor">#define ETF_CIDR0                                ETF_CIDR0_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gaf4432d41c2c9ae9498d247bbf6c738d2"> 4760</a></span>&#160;<span class="preprocessor">#define ETF_CIDR1                                ETF_CIDR1_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#ga0e849979e159aabdbb0331c0679e3c0c"> 4761</a></span>&#160;<span class="preprocessor">#define ETF_CIDR2                                ETF_CIDR2_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___e_t_f___register___accessor___macros.html#gafb0168c9dc119257f3f16054b469d53d"> 4762</a></span>&#160;<span class="preprocessor">#define ETF_CIDR3                                ETF_CIDR3_REG(ETF_BASE_PTR)</span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160; <span class="comment">/* end of group ETF_Register_Accessor_Macros */</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;</div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160; <span class="comment">/* end of group ETF_Peripheral */</span></div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;</div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;</div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;<span class="comment">   -- ETM</span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;</div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html"> 4784</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_e_t_m___mem_map.html">ETM_MemMap</a> {</div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a1073427a5d49856222f104cfccad7dc9"> 4785</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a1073427a5d49856222f104cfccad7dc9">CR</a>;                                     </div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ae429b2d6bbe8b448eefc4e9a19ef6435"> 4786</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#ae429b2d6bbe8b448eefc4e9a19ef6435">CCR</a>;                                    </div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a0acebf95863ac9ae5ccbc9a87e48be62"> 4787</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a0acebf95863ac9ae5ccbc9a87e48be62">TRIGGER</a>;                                </div><div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a46cac7e75b35d2789d910585d5b20df3"> 4788</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#af91fa67ecfbfa6eb2d20588bbf32215b"> 4789</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#af91fa67ecfbfa6eb2d20588bbf32215b">SR</a>;                                     </div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a21304c0be7e04790f0c022f40d2ef1aa"> 4790</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a21304c0be7e04790f0c022f40d2ef1aa">SCR</a>;                                    </div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ab49b0b2a953a291cce1b7432cfeeeb67"> 4791</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[8];</div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a8f38f88c8652ae9e793d53c519dd657e"> 4792</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a8f38f88c8652ae9e793d53c519dd657e">EEVR</a>;                                   </div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a190e1e7ffbcf9b1b6c6d543aa4e1fbc4"> 4793</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a190e1e7ffbcf9b1b6c6d543aa4e1fbc4">TECR1</a>;                                  </div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ad9b815d0f98a1553e6ca965a2d0c2264"> 4794</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#ad9b815d0f98a1553e6ca965a2d0c2264">FFLR</a>;                                   </div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#af6a524eec61c4af4c908a4932893ed47"> 4795</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[276];</div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#aa83f53db92961a712ee31a8b810f0fad"> 4796</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#aa83f53db92961a712ee31a8b810f0fad">CNTRLDVR1</a>;                              </div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a38e2061e881d7fab2a46b12b5c20ca02"> 4797</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[156];</div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#af01a13d412cdc4037d95e27ac51c64bd"> 4798</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#af01a13d412cdc4037d95e27ac51c64bd">SYNCFR</a>;                                 </div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a86a9b1a2c070dbd2726e755884425de5"> 4799</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a86a9b1a2c070dbd2726e755884425de5">IDR</a>;                                    </div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a94aeaa48b0535d838c20834618b26f4a"> 4800</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a94aeaa48b0535d838c20834618b26f4a">CCER</a>;                                   </div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ac37173ffe4f59cd3b60eb00bcabd2c1c"> 4801</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[4];</div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a81f0d20c0c8efb46c6c06bcc30c5947e"> 4802</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a81f0d20c0c8efb46c6c06bcc30c5947e">TESSEICR</a>;                               </div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a75c2d69790515fdf92d17b8c3bacd474"> 4803</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[4];</div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ad30bdaff018bc7d3b586ce0ca41dfd9b"> 4804</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#ad30bdaff018bc7d3b586ce0ca41dfd9b">TSEVR</a>;                                  </div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ac0efdcc92aa1da07b05d9b93c69f2b85"> 4805</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_6[4];</div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a9f0f88f9e4c2bbb77d22f216cce40e7a"> 4806</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a9f0f88f9e4c2bbb77d22f216cce40e7a">TRACEIDR</a>;                               </div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ae141a843181454cd155a05c904852c1b"> 4807</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_7[4];</div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a584ac31c6dcec464f98ceece5b76d1f6"> 4808</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a584ac31c6dcec464f98ceece5b76d1f6">IDR2</a>;                                   </div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a62a0e57c2eff8ef60130b8bbe396eaaf"> 4809</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_8[264];</div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a9fa7ceaef6263bb4f389dd0b62517a9e"> 4810</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a9fa7ceaef6263bb4f389dd0b62517a9e">PDSR</a>;                                   </div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a1411976de513b89cd2b9e2bb45ecebd2"> 4811</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_9[3016];</div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ab0288cb0941aa3a494bc261eef1144f7"> 4812</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#ab0288cb0941aa3a494bc261eef1144f7">ITMISCIN</a>;                               </div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a382836efc9acacb20fa6534c5b147491"> 4813</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_10[4];</div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a85a29fa5f53cb199fd980f61593d4c45"> 4814</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a85a29fa5f53cb199fd980f61593d4c45">ITTRIGOUT</a>;                              </div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#adac296dedaa5deed17ec31f16e50c93f"> 4815</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_11[4];</div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ac2904f8a9c14b9bc63b82fddb4595962"> 4816</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#ac2904f8a9c14b9bc63b82fddb4595962">ITATBCTR2</a>;                              </div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a818fe7cf277f26734f5d3cc31acf8d83"> 4817</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_12[4];</div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#aa5fdf34d92821f87bbcde2dbb43a6d3c"> 4818</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#aa5fdf34d92821f87bbcde2dbb43a6d3c">ITATBCTR0</a>;                              </div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#af37d06eb853cc81d04ed06edd9bd6fe5"> 4819</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_13[4];</div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a01935d66d22a870449dfbcae7f735fd8"> 4820</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a01935d66d22a870449dfbcae7f735fd8">ITCTRL</a>;                                 </div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a2c7a3f8cfd949e68ccecc4440f24636e"> 4821</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_14[156];</div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a410e895c96250842d992c62e914062ab"> 4822</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a410e895c96250842d992c62e914062ab">CLAIMSET</a>;                               </div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a7e03dd9e31abcfe824f7b81b3cd4207f"> 4823</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a7e03dd9e31abcfe824f7b81b3cd4207f">CLAIMCLR</a>;                               </div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ab4c70ebd5d32891b7cc3620c90ced72d"> 4824</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_15[8];</div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a3e7f9350f82e25fe0112095043733e96"> 4825</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a3e7f9350f82e25fe0112095043733e96">LAR</a>;                                    </div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a49d085205e5533bde644d064121739f2"> 4826</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a49d085205e5533bde644d064121739f2">LSR</a>;                                    </div><div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a51a11fd9f2d1c734621098efd2b71493"> 4827</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a51a11fd9f2d1c734621098efd2b71493">AUTHSTATUS</a>;                             </div><div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a0313b1038ea8edaeab7145a66296525b"> 4828</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_16[16];</div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a860e1c89b58a257cd4783a2c488360ee"> 4829</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a860e1c89b58a257cd4783a2c488360ee">DEVTYPE</a>;                                </div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a5ee81b650eb5614f457473769ea8fb89"> 4830</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a5ee81b650eb5614f457473769ea8fb89">PIDR4</a>;                                  </div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#abc897f6c82134908fb148e9283399e7c"> 4831</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#abc897f6c82134908fb148e9283399e7c">PIDR5</a>;                                  </div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a2c8b019b70ddbec18c4ee65fa670f6f7"> 4832</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a2c8b019b70ddbec18c4ee65fa670f6f7">PIDR6</a>;                                  </div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ad50208a539be49c2689ceae20ad53af4"> 4833</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#ad50208a539be49c2689ceae20ad53af4">PIDR7</a>;                                  </div><div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a8e28324e300b4ce198839c4365ac2c19"> 4834</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a8e28324e300b4ce198839c4365ac2c19">PIDR0</a>;                                  </div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a2b4d5fe9290dc96888a3c8361ff0b1cb"> 4835</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a2b4d5fe9290dc96888a3c8361ff0b1cb">PIDR1</a>;                                  </div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a60875d0450fd0cc4953bf5551153dc24"> 4836</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a60875d0450fd0cc4953bf5551153dc24">PIDR2</a>;                                  </div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a43bc7f48732725721d1af673497aeb3b"> 4837</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a43bc7f48732725721d1af673497aeb3b">PIDR3</a>;                                  </div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a289eea9e2103e42ed73809a60b78a83c"> 4838</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a289eea9e2103e42ed73809a60b78a83c">CIDR0</a>;                                  </div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#abc79da95babee680c540cbbc4cfa35fe"> 4839</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#abc79da95babee680c540cbbc4cfa35fe">CIDR1</a>;                                  </div><div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#ad374b6ac57c02483f0c5a5ad2db6dd5e"> 4840</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#ad374b6ac57c02483f0c5a5ad2db6dd5e">CIDR2</a>;                                  </div><div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="struct_e_t_m___mem_map.html#a9c6bb1acae3c766482e230468863dcd6"> 4841</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_e_t_m___mem_map.html#a9c6bb1acae3c766482e230468863dcd6">CIDR3</a>;                                  </div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___e_t_m___peripheral.html#ga88a18470aafe4a4922485f18a93c172d">ETM_MemMapPtr</a>;</div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;</div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04845"></a><span class="lineno"> 4845</span>&#160;<span class="comment">   -- ETM - Register accessor macros</span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;</div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="comment">/* ETM - Register accessors */</span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga7066d0e177775ee655bcca10375aef57"> 4855</a></span>&#160;<span class="preprocessor">#define ETM_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gac577bf385fd3f99d9a8188ab9088dfd8"> 4856</a></span>&#160;<span class="preprocessor">#define ETM_CCR_REG(base)                        ((base)-&gt;CCR)</span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gaf1c431dfad05a82a1d959cd58a990a0c"> 4857</a></span>&#160;<span class="preprocessor">#define ETM_TRIGGER_REG(base)                    ((base)-&gt;TRIGGER)</span></div><div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga6a4e9d22d51bd337409f36921e9d285d"> 4858</a></span>&#160;<span class="preprocessor">#define ETM_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga093217f1b3c1f107ad12524096650e20"> 4859</a></span>&#160;<span class="preprocessor">#define ETM_SCR_REG(base)                        ((base)-&gt;SCR)</span></div><div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gaf7909133ed79504519ee7750ae2135f9"> 4860</a></span>&#160;<span class="preprocessor">#define ETM_EEVR_REG(base)                       ((base)-&gt;EEVR)</span></div><div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga3572a8d0b81ce0cfd265b19c612f98f3"> 4861</a></span>&#160;<span class="preprocessor">#define ETM_TECR1_REG(base)                      ((base)-&gt;TECR1)</span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga3d97ceefa1ff8487d539631c08a6e457"> 4862</a></span>&#160;<span class="preprocessor">#define ETM_FFLR_REG(base)                       ((base)-&gt;FFLR)</span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga205ef5ea21e9837e65de15df5cbf6190"> 4863</a></span>&#160;<span class="preprocessor">#define ETM_CNTRLDVR1_REG(base)                  ((base)-&gt;CNTRLDVR1)</span></div><div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga572f5065a3fc191ac6090f5c372e0da5"> 4864</a></span>&#160;<span class="preprocessor">#define ETM_SYNCFR_REG(base)                     ((base)-&gt;SYNCFR)</span></div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga874f4371095207592c98453a9e1e3b03"> 4865</a></span>&#160;<span class="preprocessor">#define ETM_IDR_REG(base)                        ((base)-&gt;IDR)</span></div><div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gadd83b1f854e39e2d7809cf7b145962b6"> 4866</a></span>&#160;<span class="preprocessor">#define ETM_CCER_REG(base)                       ((base)-&gt;CCER)</span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gaf0391c4e8a812e4fa01ef2ca4d8f6df2"> 4867</a></span>&#160;<span class="preprocessor">#define ETM_TESSEICR_REG(base)                   ((base)-&gt;TESSEICR)</span></div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga83a4269c1757f4cdd807bff720fe99cb"> 4868</a></span>&#160;<span class="preprocessor">#define ETM_TSEVR_REG(base)                      ((base)-&gt;TSEVR)</span></div><div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga328815399e3e1632d7ac26f69449b681"> 4869</a></span>&#160;<span class="preprocessor">#define ETM_TRACEIDR_REG(base)                   ((base)-&gt;TRACEIDR)</span></div><div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga6dd8daad98207af1210c9638b561bebc"> 4870</a></span>&#160;<span class="preprocessor">#define ETM_IDR2_REG(base)                       ((base)-&gt;IDR2)</span></div><div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga58270e8c10a8ff4b9970b4536b16c1a0"> 4871</a></span>&#160;<span class="preprocessor">#define ETM_PDSR_REG(base)                       ((base)-&gt;PDSR)</span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga089d46eaa67ab4dad77c96c0c396f009"> 4872</a></span>&#160;<span class="preprocessor">#define ETM_ITMISCIN_REG(base)                   ((base)-&gt;ITMISCIN)</span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga36065849905919cb02e4ff0a695478e6"> 4873</a></span>&#160;<span class="preprocessor">#define ETM_ITTRIGOUT_REG(base)                  ((base)-&gt;ITTRIGOUT)</span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gabaaff853349c573dc5d808c1832ae593"> 4874</a></span>&#160;<span class="preprocessor">#define ETM_ITATBCTR2_REG(base)                  ((base)-&gt;ITATBCTR2)</span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga044ab1ed1903b83ec8bf8644fe891ff9"> 4875</a></span>&#160;<span class="preprocessor">#define ETM_ITATBCTR0_REG(base)                  ((base)-&gt;ITATBCTR0)</span></div><div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga869eff0ff03afcb538e3ec9f339a94b8"> 4876</a></span>&#160;<span class="preprocessor">#define ETM_ITCTRL_REG(base)                     ((base)-&gt;ITCTRL)</span></div><div class="line"><a name="l04877"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga993d9a7923455e581d4b946e72f5ee53"> 4877</a></span>&#160;<span class="preprocessor">#define ETM_CLAIMSET_REG(base)                   ((base)-&gt;CLAIMSET)</span></div><div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga7b9dde88cad5db5f12a6d8c4f4c365e1"> 4878</a></span>&#160;<span class="preprocessor">#define ETM_CLAIMCLR_REG(base)                   ((base)-&gt;CLAIMCLR)</span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gaae6bc29168049fdfd6475f2f0b0d02c2"> 4879</a></span>&#160;<span class="preprocessor">#define ETM_LAR_REG(base)                        ((base)-&gt;LAR)</span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga9a048c56377ea08f363a29624cc701fd"> 4880</a></span>&#160;<span class="preprocessor">#define ETM_LSR_REG(base)                        ((base)-&gt;LSR)</span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga3deff2d9aabe01be17e515265c5b505c"> 4881</a></span>&#160;<span class="preprocessor">#define ETM_AUTHSTATUS_REG(base)                 ((base)-&gt;AUTHSTATUS)</span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga1383add0aed277ca21e88b6daaafaa76"> 4882</a></span>&#160;<span class="preprocessor">#define ETM_DEVTYPE_REG(base)                    ((base)-&gt;DEVTYPE)</span></div><div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga86198fa9aafceb1fd3d95b14408f6298"> 4883</a></span>&#160;<span class="preprocessor">#define ETM_PIDR4_REG(base)                      ((base)-&gt;PIDR4)</span></div><div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gaca68752a8366e050c469fb3bc3c0b15a"> 4884</a></span>&#160;<span class="preprocessor">#define ETM_PIDR5_REG(base)                      ((base)-&gt;PIDR5)</span></div><div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga768d4ba5229d92d1b94e04290f08c7f6"> 4885</a></span>&#160;<span class="preprocessor">#define ETM_PIDR6_REG(base)                      ((base)-&gt;PIDR6)</span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gaf4b55e52716baaf77e46dd60033b7cfd"> 4886</a></span>&#160;<span class="preprocessor">#define ETM_PIDR7_REG(base)                      ((base)-&gt;PIDR7)</span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gaad937146f4e70f50062ad9a50997edba"> 4887</a></span>&#160;<span class="preprocessor">#define ETM_PIDR0_REG(base)                      ((base)-&gt;PIDR0)</span></div><div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gaa9c0c353c3294439b7793c01a40c5c72"> 4888</a></span>&#160;<span class="preprocessor">#define ETM_PIDR1_REG(base)                      ((base)-&gt;PIDR1)</span></div><div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gac6dd1196705d5b97a30bf2df98cfb280"> 4889</a></span>&#160;<span class="preprocessor">#define ETM_PIDR2_REG(base)                      ((base)-&gt;PIDR2)</span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga76b03999855ad9007b2a748b01d74568"> 4890</a></span>&#160;<span class="preprocessor">#define ETM_PIDR3_REG(base)                      ((base)-&gt;PIDR3)</span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gaebeee8969ec0f3a1748df8d2ba4c498a"> 4891</a></span>&#160;<span class="preprocessor">#define ETM_CIDR0_REG(base)                      ((base)-&gt;CIDR0)</span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gaa4e4046ee33f0325c3a62ea713aa8c3b"> 4892</a></span>&#160;<span class="preprocessor">#define ETM_CIDR1_REG(base)                      ((base)-&gt;CIDR1)</span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gae7a2fd221fe7ac5b6819b2502c415e5a"> 4893</a></span>&#160;<span class="preprocessor">#define ETM_CIDR2_REG(base)                      ((base)-&gt;CIDR2)</span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga4a3ddd5f2bbd41dcd9b8b5cada551f0a"> 4894</a></span>&#160;<span class="preprocessor">#define ETM_CIDR3_REG(base)                      ((base)-&gt;CIDR3)</span></div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160; <span class="comment">/* end of group ETM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;</div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;</div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="comment">   -- ETM Register Masks</span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160; <span class="comment">/* end of group ETM_Register_Masks */</span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;</div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;</div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="comment">/* ETM - Peripheral instance base addresses */</span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___e_t_m___peripheral.html#ga5f573e73b1defe379e4a2e666d2e47c7"> 4918</a></span>&#160;<span class="preprocessor">#define ETM_BASE_PTR                             ((ETM_MemMapPtr)0xE0041000u)</span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;</div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="comment">   -- ETM - Register accessor macros</span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;</div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="comment">/* ETM - Register instance definitions */</span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="comment">/* ETM */</span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga1a5f52be7c6b362dff119d6a785035ba"> 4932</a></span>&#160;<span class="preprocessor">#define ETMCR                                    ETM_CR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gab02f525097935c0a43de5416b592e375"> 4933</a></span>&#160;<span class="preprocessor">#define ETMCCR                                   ETM_CCR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga3a5e3e16780224cc28fb0867d9dfd93f"> 4934</a></span>&#160;<span class="preprocessor">#define ETMTRIGGER                               ETM_TRIGGER_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gacd765d3e050b4d26f061f12c5a522130"> 4935</a></span>&#160;<span class="preprocessor">#define ETMSR                                    ETM_SR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga35dc6d35cfc0a556d6f851664551abd3"> 4936</a></span>&#160;<span class="preprocessor">#define ETMSCR                                   ETM_SCR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga64d9cc96b876842c88f6bae6fda48c23"> 4937</a></span>&#160;<span class="preprocessor">#define ETMEEVR                                  ETM_EEVR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga4019ecd242cf12aa19414624f3c36595"> 4938</a></span>&#160;<span class="preprocessor">#define ETMTECR1                                 ETM_TECR1_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga3ab47edd598d25ae37b5b2ad7ef42d91"> 4939</a></span>&#160;<span class="preprocessor">#define ETMFFLR                                  ETM_FFLR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga5f63860864e795941faef8903a3346b4"> 4940</a></span>&#160;<span class="preprocessor">#define ETMCNTRLDVR1                             ETM_CNTRLDVR1_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga799980862109ec912369fe94d821d64b"> 4941</a></span>&#160;<span class="preprocessor">#define ETMSYNCFR                                ETM_SYNCFR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga2dccd294d771770c33d18724439fa52b"> 4942</a></span>&#160;<span class="preprocessor">#define ETMIDR                                   ETM_IDR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga7d7a3fd40e1699123f5af28b4445948d"> 4943</a></span>&#160;<span class="preprocessor">#define ETMCCER                                  ETM_CCER_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gab347d6ef3e8df153edea7a57248a8730"> 4944</a></span>&#160;<span class="preprocessor">#define ETMTESSEICR                              ETM_TESSEICR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gac723b56b3c26acc0313977b32665b6a8"> 4945</a></span>&#160;<span class="preprocessor">#define ETMTSEVR                                 ETM_TSEVR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga1ad397693fbb9124958b7bf2fd92d79b"> 4946</a></span>&#160;<span class="preprocessor">#define ETMTRACEIDR                              ETM_TRACEIDR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga9c9532d81c5e74500dea54ff97f5d799"> 4947</a></span>&#160;<span class="preprocessor">#define ETMIDR2                                  ETM_IDR2_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga3b50b30633c8266415d1ef1f12c01059"> 4948</a></span>&#160;<span class="preprocessor">#define ETMPDSR                                  ETM_PDSR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga23e2b275547c00da01f0849c6d5710e9"> 4949</a></span>&#160;<span class="preprocessor">#define ETM_ITMISCIN                             ETM_ITMISCIN_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga14c9878c9b529c8143625c88d29b37da"> 4950</a></span>&#160;<span class="preprocessor">#define ETM_ITTRIGOUT                            ETM_ITTRIGOUT_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga722aa09184d56a1792333b9dcc36c20a"> 4951</a></span>&#160;<span class="preprocessor">#define ETM_ITATBCTR2                            ETM_ITATBCTR2_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga787778df7c4e43d368a50c42cdabc435"> 4952</a></span>&#160;<span class="preprocessor">#define ETM_ITATBCTR0                            ETM_ITATBCTR0_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga1889ed16790019f91a9a1521addf636e"> 4953</a></span>&#160;<span class="preprocessor">#define ETMITCTRL                                ETM_ITCTRL_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga6e780fc9fb5366cb2ca15d9a0ab99cb6"> 4954</a></span>&#160;<span class="preprocessor">#define ETMCLAIMSET                              ETM_CLAIMSET_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gac07539e10ee17b8ee4a24b4c8e931e4a"> 4955</a></span>&#160;<span class="preprocessor">#define ETMCLAIMCLR                              ETM_CLAIMCLR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga24bcc1ace6ac9b15797ba3cd43144eaf"> 4956</a></span>&#160;<span class="preprocessor">#define ETMLAR                                   ETM_LAR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gabf5e9dc2c3db54e417cb720d127f8b1d"> 4957</a></span>&#160;<span class="preprocessor">#define ETMLSR                                   ETM_LSR_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gab4f83fa0e09e057b0a3c3f63ba6c98ad"> 4958</a></span>&#160;<span class="preprocessor">#define ETMAUTHSTATUS                            ETM_AUTHSTATUS_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gad5dab7ab11926024918072362c43556d"> 4959</a></span>&#160;<span class="preprocessor">#define ETMDEVTYPE                               ETM_DEVTYPE_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga5b57f3576bd37158c3c4baaeaf84e6e7"> 4960</a></span>&#160;<span class="preprocessor">#define ETMPIDR4                                 ETM_PIDR4_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga71c1eb4106e4301306333e0baadc3c50"> 4961</a></span>&#160;<span class="preprocessor">#define ETMPIDR5                                 ETM_PIDR5_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gac184785d5de4b2fac8854d05c8f04474"> 4962</a></span>&#160;<span class="preprocessor">#define ETMPIDR6                                 ETM_PIDR6_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga965be8e308c2d8056e8d7a594f37c64c"> 4963</a></span>&#160;<span class="preprocessor">#define ETMPIDR7                                 ETM_PIDR7_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga8b7c55cb9ed32cc27e82ef332717f80d"> 4964</a></span>&#160;<span class="preprocessor">#define ETMPIDR0                                 ETM_PIDR0_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga71ac5d10d1034e429bf908babfa9ae54"> 4965</a></span>&#160;<span class="preprocessor">#define ETMPIDR1                                 ETM_PIDR1_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gaba6ace87f20b8efd45a7eb7fef547673"> 4966</a></span>&#160;<span class="preprocessor">#define ETMPIDR2                                 ETM_PIDR2_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gae9907a316418f803c7b705d546359c7f"> 4967</a></span>&#160;<span class="preprocessor">#define ETMPIDR3                                 ETM_PIDR3_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga2caeb00445e2635d6d9ff0efbdcf3672"> 4968</a></span>&#160;<span class="preprocessor">#define ETMCIDR0                                 ETM_CIDR0_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga1efa6f91e4a18f6a03601fcf32115724"> 4969</a></span>&#160;<span class="preprocessor">#define ETMCIDR1                                 ETM_CIDR1_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#gafcfc7ea4ce6ec9fed12bf13d190aadd9"> 4970</a></span>&#160;<span class="preprocessor">#define ETMCIDR2                                 ETM_CIDR2_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group___e_t_m___register___accessor___macros.html#ga3dff405b56248afbe5582136e8e7a841"> 4971</a></span>&#160;<span class="preprocessor">#define ETMCIDR3                                 ETM_CIDR3_REG(ETM_BASE_PTR)</span></div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160; <span class="comment">/* end of group ETM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;</div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160; <span class="comment">/* end of group ETM_Peripheral */</span></div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;</div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;</div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="comment">   -- EWM</span></div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;</div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_e_w_m___mem_map.html">EWM_MemMap</a> {</div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CTRL;                                    </div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SERV;                                    </div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CMPL;                                    </div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CMPH;                                    </div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___e_w_m___peripheral.html#ga1de35bc04fc7fa4929507210147339a6">EWM_MemMapPtr</a>;</div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;</div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="comment">   -- EWM - Register accessor macros</span></div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;</div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="comment">/* EWM - Register accessors */</span></div><div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga70c97c2b09cf89e94b72c64c3f988fb5"> 5011</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga5a4ece1040c414bead7538079a9f4382"> 5012</a></span>&#160;<span class="preprocessor">#define EWM_SERV_REG(base)                       ((base)-&gt;SERV)</span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga69212f48d4040eed832bd069e884bd47"> 5013</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_REG(base)                       ((base)-&gt;CMPL)</span></div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#gaec5eda9deb27ee641ebf5250bb0e1912"> 5014</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_REG(base)                       ((base)-&gt;CMPH)</span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160; <span class="comment">/* end of group EWM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;</div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;</div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="comment">   -- EWM Register Masks</span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;</div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l05031"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga7426f0a484ad28b92efb90ef0e3f01fd"> 5031</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_MASK                      0x1u</span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gafac96f184ce423d5872e0ca6e258d004"> 5032</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_EWMEN_SHIFT                     0</span></div><div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga24fe6289cbd9e813f99fb721d28b7bb5"> 5033</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_MASK                      0x2u</span></div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gac397960fb320e62f5c89e057e9f5ce13"> 5034</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_ASSIN_SHIFT                     1</span></div><div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4366a1e4b346e8a61898588faa0ca7df"> 5035</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_MASK                       0x4u</span></div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga64cbcf45aac428b81d2ed6aab3cd0fe2"> 5036</a></span>&#160;<span class="preprocessor">#define EWM_CTRL_INEN_SHIFT                      2</span></div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="comment">/* SERV Bit Fields */</span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga45e5d6d64deeb807800e044bb82f318f"> 5038</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_MASK                    0xFFu</span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga4aacdb92f0d1a2edcdf651328e741c6a"> 5039</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE_SHIFT                   0</span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gaf5f891da276df3d0ec104c6aa126540e"> 5040</a></span>&#160;<span class="preprocessor">#define EWM_SERV_SERVICE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_SERV_SERVICE_SHIFT))&amp;EWM_SERV_SERVICE_MASK)</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="comment">/* CMPL Bit Fields */</span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#gaed4764277fd6da7338abe074b6ca509e"> 5042</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_MASK                   0xFFu</span></div><div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga34ba2acd3dfb6ac825d6ca812b4461fd"> 5043</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL_SHIFT                  0</span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga227fbc36660dcf0e564dd4496832155c"> 5044</a></span>&#160;<span class="preprocessor">#define EWM_CMPL_COMPAREL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPL_COMPAREL_SHIFT))&amp;EWM_CMPL_COMPAREL_MASK)</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="comment">/* CMPH Bit Fields */</span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga2bba159a8c0eaace911da192c1747c73"> 5046</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_MASK                   0xFFu</span></div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga02d5e37ee2e38be4d3654c4eb0854cb5"> 5047</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH_SHIFT                  0</span></div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group___e_w_m___register___masks.html#ga2aac9dac08a753ede317faba6cd38c39"> 5048</a></span>&#160;<span class="preprocessor">#define EWM_CMPH_COMPAREH(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;EWM_CMPH_COMPAREH_SHIFT))&amp;EWM_CMPH_COMPAREH_MASK)</span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160; <span class="comment">/* end of group EWM_Register_Masks */</span></div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;</div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;</div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="comment">/* EWM - Peripheral instance base addresses */</span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group___e_w_m___peripheral.html#gae3454b5b37183b746362498d1fafc40c"> 5057</a></span>&#160;<span class="preprocessor">#define EWM_BASE_PTR                             ((EWM_MemMapPtr)0x40061000u)</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;</div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="comment">   -- EWM - Register accessor macros</span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;</div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="comment">/* EWM - Register instance definitions */</span></div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="comment">/* EWM */</span></div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga643f3468793754e6d82c2fd8cefb5df7"> 5071</a></span>&#160;<span class="preprocessor">#define EWM_CTRL                                 EWM_CTRL_REG(EWM_BASE_PTR)</span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#gad5ba7e470596823de41e4970dd7b8dee"> 5072</a></span>&#160;<span class="preprocessor">#define EWM_SERV                                 EWM_SERV_REG(EWM_BASE_PTR)</span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#ga80939a724dbc1614712bd9a4e148e95e"> 5073</a></span>&#160;<span class="preprocessor">#define EWM_CMPL                                 EWM_CMPL_REG(EWM_BASE_PTR)</span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___e_w_m___register___accessor___macros.html#gaca7d16fcda675937b2e9df523618b7f9"> 5074</a></span>&#160;<span class="preprocessor">#define EWM_CMPH                                 EWM_CMPH_REG(EWM_BASE_PTR)</span></div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160; <span class="comment">/* end of group EWM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;</div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160; <span class="comment">/* end of group EWM_Peripheral */</span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;</div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;</div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="comment">   -- FB</span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;</div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_f_b___mem_map.html">FB_MemMap</a> {</div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0xC */</span></div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CSAR;                                   </div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CSMR;                                   </div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CSCR;                                   </div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;  } CS[6];</div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[24];</div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CSPMCR;                                 </div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___f_b___peripheral.html#gaebb09d71e958c6590cf946799cb4aa11">FB_MemMapPtr</a>;</div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;</div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="comment">   -- FB - Register accessor macros</span></div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;</div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="comment">/* FB - Register accessors */</span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gab4eabed8c463260d1811c99bf92b8aaa"> 5117</a></span>&#160;<span class="preprocessor">#define FB_CSAR_REG(base,index)                  ((base)-&gt;CS[index].CSAR)</span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gab85f399c0321b8598ed28acbb356e966"> 5118</a></span>&#160;<span class="preprocessor">#define FB_CSMR_REG(base,index)                  ((base)-&gt;CS[index].CSMR)</span></div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga103c332d2bf6b4de271753e3599d60de"> 5119</a></span>&#160;<span class="preprocessor">#define FB_CSCR_REG(base,index)                  ((base)-&gt;CS[index].CSCR)</span></div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga6fe638cb9de1da832ed97ec78038e98f"> 5120</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_REG(base)                      ((base)-&gt;CSPMCR)</span></div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160; <span class="comment">/* end of group FB_Register_Accessor_Macros */</span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;</div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;</div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="comment">   -- FB Register Masks</span></div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;</div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="comment">/* CSAR Bit Fields */</span></div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga917335c957f6472faf91ae0b244db487"> 5137</a></span>&#160;<span class="preprocessor">#define FB_CSAR_BA_MASK                          0xFFFF0000u</span></div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga098f6109a1dcc8cc007bca53c312810f"> 5138</a></span>&#160;<span class="preprocessor">#define FB_CSAR_BA_SHIFT                         16</span></div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga4241bb44a894dd2be2480feaf7eb2e21"> 5139</a></span>&#160;<span class="preprocessor">#define FB_CSAR_BA(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSAR_BA_SHIFT))&amp;FB_CSAR_BA_MASK)</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="comment">/* CSMR Bit Fields */</span></div><div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga746554e800a78e64f18c333f8b3dbd2c"> 5141</a></span>&#160;<span class="preprocessor">#define FB_CSMR_V_MASK                           0x1u</span></div><div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga62bde86e3e74e677b6cb555c806d1dc3"> 5142</a></span>&#160;<span class="preprocessor">#define FB_CSMR_V_SHIFT                          0</span></div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga40725292274706aa0a0c013201498f4b"> 5143</a></span>&#160;<span class="preprocessor">#define FB_CSMR_WP_MASK                          0x100u</span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga6d49da1d3aabbb8619673ac0fba95dd1"> 5144</a></span>&#160;<span class="preprocessor">#define FB_CSMR_WP_SHIFT                         8</span></div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga9f7361c70716e7a39579b6418ae2c20c"> 5145</a></span>&#160;<span class="preprocessor">#define FB_CSMR_BAM_MASK                         0xFFFF0000u</span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga6a99aa1f2614f6287dfa8a83a2ceead4"> 5146</a></span>&#160;<span class="preprocessor">#define FB_CSMR_BAM_SHIFT                        16</span></div><div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gab94aedc10ef3b8b17b129f69eda436c4"> 5147</a></span>&#160;<span class="preprocessor">#define FB_CSMR_BAM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSMR_BAM_SHIFT))&amp;FB_CSMR_BAM_MASK)</span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="comment">/* CSCR Bit Fields */</span></div><div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaee04052f66392a6242d45c0598b8606a"> 5149</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BSTW_MASK                        0x8u</span></div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga34341b855043b3fbffcad2811084fec8"> 5150</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BSTW_SHIFT                       3</span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac577e626a579979985c559866c940018"> 5151</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BSTR_MASK                        0x10u</span></div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga161827d21e9f36d9dc4a42a3fc287dd7"> 5152</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BSTR_SHIFT                       4</span></div><div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaef7f70f7c6d39c8e1de2a16ccb4b3ccb"> 5153</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BEM_MASK                         0x20u</span></div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2dd3f47a9401af7ae8838b7dc7c379f8"> 5154</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BEM_SHIFT                        5</span></div><div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga07623c4ea4b4dfdc64c7dc0431719350"> 5155</a></span>&#160;<span class="preprocessor">#define FB_CSCR_PS_MASK                          0xC0u</span></div><div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2cd33266c104fc645dcadaea7e659aa8"> 5156</a></span>&#160;<span class="preprocessor">#define FB_CSCR_PS_SHIFT                         6</span></div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga6056baabcdce2969870d89284a4e043f"> 5157</a></span>&#160;<span class="preprocessor">#define FB_CSCR_PS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_PS_SHIFT))&amp;FB_CSCR_PS_MASK)</span></div><div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gae26d2b6451432c0000d30a23e541020f"> 5158</a></span>&#160;<span class="preprocessor">#define FB_CSCR_AA_MASK                          0x100u</span></div><div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaf3d9d750b7dddf0d1df65c98d7ecc7e1"> 5159</a></span>&#160;<span class="preprocessor">#define FB_CSCR_AA_SHIFT                         8</span></div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac8f4e3d4dba2c5e902c51e82cd870d9f"> 5160</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BLS_MASK                         0x200u</span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gabbdaea319c238ce8fc0ba6d79e29b411"> 5161</a></span>&#160;<span class="preprocessor">#define FB_CSCR_BLS_SHIFT                        9</span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaf6ddd3e9e267951e4af3886b8bf0c54e"> 5162</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WS_MASK                          0xFC00u</span></div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga32c1c45a903fe04d1a3ffc5c2f95254f"> 5163</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WS_SHIFT                         10</span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga39872c273176e57b09afc1ed884262fa"> 5164</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_WS_SHIFT))&amp;FB_CSCR_WS_MASK)</span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2843fc1784996e04d8a936a38da538af"> 5165</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH_MASK                        0x30000u</span></div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac68c032af50701cb3bbc1f1448b5ba2c"> 5166</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH_SHIFT                       16</span></div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga0dfa9873f54b8766307423f0c5b31687"> 5167</a></span>&#160;<span class="preprocessor">#define FB_CSCR_WRAH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_WRAH_SHIFT))&amp;FB_CSCR_WRAH_MASK)</span></div><div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga31adeea4793143604b28e1ca000b19df"> 5168</a></span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH_MASK                        0xC0000u</span></div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaade1cbb82ddd98295330c376eabcca7e"> 5169</a></span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH_SHIFT                       18</span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaaf84ac11233be76a448b3d17a6f844c8"> 5170</a></span>&#160;<span class="preprocessor">#define FB_CSCR_RDAH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_RDAH_SHIFT))&amp;FB_CSCR_RDAH_MASK)</span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaef9bac6317316a7b6d4e2df3526b206f"> 5171</a></span>&#160;<span class="preprocessor">#define FB_CSCR_ASET_MASK                        0x300000u</span></div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga287d608bea3c47b85bdd3d707460da64"> 5172</a></span>&#160;<span class="preprocessor">#define FB_CSCR_ASET_SHIFT                       20</span></div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gae8f1fb8db1ad4008018e37bb78c9338a"> 5173</a></span>&#160;<span class="preprocessor">#define FB_CSCR_ASET(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_ASET_SHIFT))&amp;FB_CSCR_ASET_MASK)</span></div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1bc7960fd554faa076ba6e34fddaf081"> 5174</a></span>&#160;<span class="preprocessor">#define FB_CSCR_EXTS_MASK                        0x400000u</span></div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga095a10ba51cbcdf10aca9bf9d5692613"> 5175</a></span>&#160;<span class="preprocessor">#define FB_CSCR_EXTS_SHIFT                       22</span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga38d5806081b68b58dff2b73abcab4d1a"> 5176</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWSEN_MASK                       0x800000u</span></div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gad89987be24118d73c55bf5e97ab5e8d7"> 5177</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWSEN_SHIFT                      23</span></div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1036d22baaa692a66480d3ef93bc9729"> 5178</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWS_MASK                         0xFC000000u</span></div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga1ba720e1700a6ddc15457b55d8fbb376"> 5179</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWS_SHIFT                        26</span></div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga88bb14898062706f58a15f988c6aad47"> 5180</a></span>&#160;<span class="preprocessor">#define FB_CSCR_SWS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSCR_SWS_SHIFT))&amp;FB_CSCR_SWS_MASK)</span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="comment">/* CSPMCR Bit Fields */</span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga2c198cc055fa5fd82f9f9441613af96d"> 5182</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5_MASK                    0xF000u</span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa406022bcdd78d1d96d379efcf539ca7"> 5183</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5_SHIFT                   12</span></div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga63e0efd92a457661052bdbbc62f800af"> 5184</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP5(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP5_SHIFT))&amp;FB_CSPMCR_GROUP5_MASK)</span></div><div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gaa24d34ff345a0131f93f71c38e20b7a5"> 5185</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4_MASK                    0xF0000u</span></div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga53fde1abc71ae9149418ea7fb6e53fba"> 5186</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4_SHIFT                   16</span></div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gab06572d35c1e04d27ba4eaebe576ac07"> 5187</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP4(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP4_SHIFT))&amp;FB_CSPMCR_GROUP4_MASK)</span></div><div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gac53d0fcbc3464725ceda1d20147fe98c"> 5188</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3_MASK                    0xF00000u</span></div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga9f0b849b6cb1a2f629dcd23a0a0a4306"> 5189</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3_SHIFT                   20</span></div><div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#gadf0a03bd6ac07968aaa35ad4f6fecfeb"> 5190</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP3(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP3_SHIFT))&amp;FB_CSPMCR_GROUP3_MASK)</span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga594596b281baba23e03cb37fbf0a05db"> 5191</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2_MASK                    0xF000000u</span></div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga332a2c4e7103b2f21af54da036518928"> 5192</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2_SHIFT                   24</span></div><div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga28e850f531a9d3b6c9415983a5f5727f"> 5193</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP2(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP2_SHIFT))&amp;FB_CSPMCR_GROUP2_MASK)</span></div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga735fd2a0040e9ad1122a3c3fc8e28193"> 5194</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1_MASK                    0xF0000000u</span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga9c83850dcb3efe92a0404101e5afbdca"> 5195</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1_SHIFT                   28</span></div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___f_b___register___masks.html#ga9a5a66bff196c0cdfac5a0b293e5ca6a"> 5196</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR_GROUP1(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FB_CSPMCR_GROUP1_SHIFT))&amp;FB_CSPMCR_GROUP1_MASK)</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160; <span class="comment">/* end of group FB_Register_Masks */</span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;</div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;</div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="comment">/* FB - Peripheral instance base addresses */</span></div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="group___f_b___peripheral.html#gace69013248279ed94480b3d6f6aa9fa6"> 5205</a></span>&#160;<span class="preprocessor">#define FB_BASE_PTR                              ((FB_MemMapPtr)0x4000C000u)</span></div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;</div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="comment">   -- FB - Register accessor macros</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;</div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="comment">/* FB - Register instance definitions */</span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="comment">/* FB */</span></div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga444494eb7e637dcea435c4dc66ed7cd4"> 5219</a></span>&#160;<span class="preprocessor">#define FB_CSAR0                                 FB_CSAR_REG(FB_BASE_PTR,0)</span></div><div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gae35baa34099e965e4d9da6d74c723412"> 5220</a></span>&#160;<span class="preprocessor">#define FB_CSMR0                                 FB_CSMR_REG(FB_BASE_PTR,0)</span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga4dc6cf9d294cbc4edba6420b9f38a776"> 5221</a></span>&#160;<span class="preprocessor">#define FB_CSCR0                                 FB_CSCR_REG(FB_BASE_PTR,0)</span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gaebd16f39ec44a2a444f72aa80567d84c"> 5222</a></span>&#160;<span class="preprocessor">#define FB_CSAR1                                 FB_CSAR_REG(FB_BASE_PTR,1)</span></div><div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gaf4ae8350ff50e05617a0c20a888f7d98"> 5223</a></span>&#160;<span class="preprocessor">#define FB_CSMR1                                 FB_CSMR_REG(FB_BASE_PTR,1)</span></div><div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga779a99ad40919a1fcb72119db239a8d3"> 5224</a></span>&#160;<span class="preprocessor">#define FB_CSCR1                                 FB_CSCR_REG(FB_BASE_PTR,1)</span></div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga8d6a95439b3eb0674253cb08a44a6a52"> 5225</a></span>&#160;<span class="preprocessor">#define FB_CSAR2                                 FB_CSAR_REG(FB_BASE_PTR,2)</span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga714542115e32871df2f596d34f9778f2"> 5226</a></span>&#160;<span class="preprocessor">#define FB_CSMR2                                 FB_CSMR_REG(FB_BASE_PTR,2)</span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga83a40f5cce744e6d9010a2d44a1bdbe0"> 5227</a></span>&#160;<span class="preprocessor">#define FB_CSCR2                                 FB_CSCR_REG(FB_BASE_PTR,2)</span></div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gaeb2eeb947ae48a18e68351757decde18"> 5228</a></span>&#160;<span class="preprocessor">#define FB_CSAR3                                 FB_CSAR_REG(FB_BASE_PTR,3)</span></div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gae1a4303b901ac766293493b58fe2e501"> 5229</a></span>&#160;<span class="preprocessor">#define FB_CSMR3                                 FB_CSMR_REG(FB_BASE_PTR,3)</span></div><div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gab8dddf42dec6c5d0c457ea947b335e78"> 5230</a></span>&#160;<span class="preprocessor">#define FB_CSCR3                                 FB_CSCR_REG(FB_BASE_PTR,3)</span></div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga85235e470f6702746f44c992fe5a4490"> 5231</a></span>&#160;<span class="preprocessor">#define FB_CSAR4                                 FB_CSAR_REG(FB_BASE_PTR,4)</span></div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga33bb04f006bbb7cbcd2e2f72a999949c"> 5232</a></span>&#160;<span class="preprocessor">#define FB_CSMR4                                 FB_CSMR_REG(FB_BASE_PTR,4)</span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gab771a3e18c902983f93e07239d58e2fc"> 5233</a></span>&#160;<span class="preprocessor">#define FB_CSCR4                                 FB_CSCR_REG(FB_BASE_PTR,4)</span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga7544de60ace9753e7f900e2ad700c007"> 5234</a></span>&#160;<span class="preprocessor">#define FB_CSAR5                                 FB_CSAR_REG(FB_BASE_PTR,5)</span></div><div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga30af2b4c4790c87f28b2761b0961a1a3"> 5235</a></span>&#160;<span class="preprocessor">#define FB_CSMR5                                 FB_CSMR_REG(FB_BASE_PTR,5)</span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gad2feac4ee9e7a92e473f726b0cecfd1a"> 5236</a></span>&#160;<span class="preprocessor">#define FB_CSCR5                                 FB_CSCR_REG(FB_BASE_PTR,5)</span></div><div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gacdb4ae53131e76a6096a02f481365ab7"> 5237</a></span>&#160;<span class="preprocessor">#define FB_CSPMCR                                FB_CSPMCR_REG(FB_BASE_PTR)</span></div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;</div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="comment">/* FB - Register array accessors */</span></div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gad14bade8cd71144a1ab53db91b835881"> 5240</a></span>&#160;<span class="preprocessor">#define FB_CSAR(index)                           FB_CSAR_REG(FB_BASE_PTR,index)</span></div><div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#gac0956d3859461d739b757ff31f57ae5c"> 5241</a></span>&#160;<span class="preprocessor">#define FB_CSMR(index)                           FB_CSMR_REG(FB_BASE_PTR,index)</span></div><div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="group___f_b___register___accessor___macros.html#ga60f6318bba071640865153af2fe7fb33"> 5242</a></span>&#160;<span class="preprocessor">#define FB_CSCR(index)                           FB_CSCR_REG(FB_BASE_PTR,index)</span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160; <span class="comment">/* end of group FB_Register_Accessor_Macros */</span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;</div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160; <span class="comment">/* end of group FB_Peripheral */</span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;</div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;</div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="comment">   -- FMC</span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;</div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_f_m_c___mem_map.html">FMC_MemMap</a> {</div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PFAPR;                                  </div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PFB0CR;                                 </div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PFB1CR;                                 </div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[244];</div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TAGVD[4][8];                            </div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[128];</div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x200, array step: index*0x40, index2*0x8 */</span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> DATA_U;                                 </div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> DATA_L;                                 </div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;  } <a class="code" href="group___l_p_c___types___public___types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>[4][8];</div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___f_m_c___peripheral.html#ga0552c12b8b29667270d15450ed977a6e">FMC_MemMapPtr</a>;</div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;</div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="comment">   -- FMC - Register accessor macros</span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;</div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="comment">/* FMC - Register accessors */</span></div><div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gad43fcfd90789921daaef07d85d5da199"> 5288</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_REG(base)                      ((base)-&gt;PFAPR)</span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gabab99bf1038b07a5ffe56d7075184b65"> 5289</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_REG(base)                     ((base)-&gt;PFB0CR)</span></div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaf6b5ee99ce57d8870974b8bc5928a19f"> 5290</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_REG(base)                     ((base)-&gt;PFB1CR)</span></div><div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga69adb2f34bbe33d04c2075cee0e7d5f4"> 5291</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_REG(base,index,index2)         ((base)-&gt;TAGVD[index][index2])</span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga77e953c0a13be535a400b4fce86c0601"> 5292</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_REG(base,index,index2)        ((base)-&gt;SET[index][index2].DATA_U)</span></div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga4a86395060ba1ded814dbe8cc6eb0e8c"> 5293</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_REG(base,index,index2)        ((base)-&gt;SET[index][index2].DATA_L)</span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160; <span class="comment">/* end of group FMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;</div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;</div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="comment">   -- FMC Register Masks</span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;</div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="comment">/* PFAPR Bit Fields */</span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac1ee4a2aca52fe6f68d05ce0b43dd6b8"> 5310</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_MASK                      0x3u</span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaff9b97ca7b6e58fe7aa92c088e2f2fe1"> 5311</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP_SHIFT                     0</span></div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga1c6e41857222a850ea33adcc2d81fa2d"> 5312</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M0AP_SHIFT))&amp;FMC_PFAPR_M0AP_MASK)</span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8b0888db1811509a1b7581445a8a1573"> 5313</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP_MASK                      0xCu</span></div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac50a9d09140ddfce2457e804b44d2ce5"> 5314</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP_SHIFT                     2</span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gafe8518f8050c11ae0bfd9b4740c342cf"> 5315</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M1AP_SHIFT))&amp;FMC_PFAPR_M1AP_MASK)</span></div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab3e23f648e34da06b351ac745476f30c"> 5316</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP_MASK                      0x30u</span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga05f65455021f093de56e9e086f7185ee"> 5317</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP_SHIFT                     4</span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga601ae7a66d0d789ff410c2ad8993a9e6"> 5318</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M2AP_SHIFT))&amp;FMC_PFAPR_M2AP_MASK)</span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae2347dc5794bb1de5793cd2a1c31854f"> 5319</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP_MASK                      0xC0u</span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gacb37659011a95dffc2216ccedfafb212"> 5320</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP_SHIFT                     6</span></div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7f6be124f97a870ea97c73ff56f1ffbf"> 5321</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M3AP_SHIFT))&amp;FMC_PFAPR_M3AP_MASK)</span></div><div class="line"><a name="l05322"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7a4045976082b3e527eddd6a51204aaa"> 5322</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP_MASK                      0x300u</span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab5d59455fa080c08cf37d632a2b698cc"> 5323</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP_SHIFT                     8</span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5d7440c8374ee7363cc86c2f43199b21"> 5324</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M4AP_SHIFT))&amp;FMC_PFAPR_M4AP_MASK)</span></div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga85d2b86b0ca3d8a66162fbf7b5394ad7"> 5325</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP_MASK                      0xC00u</span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf26c0e236405436e3ceb23fa596ce8a5"> 5326</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP_SHIFT                     10</span></div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaac6da5fdc65fa1a8eacdd84223d4ea12"> 5327</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M5AP_SHIFT))&amp;FMC_PFAPR_M5AP_MASK)</span></div><div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa369bff90649d5651eec5c6a306b3502"> 5328</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP_MASK                      0x3000u</span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga20c7a1c28737c267b2210e13f7483628"> 5329</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP_SHIFT                     12</span></div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga406209e8b290dac802df4f5eafd631fc"> 5330</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M6AP_SHIFT))&amp;FMC_PFAPR_M6AP_MASK)</span></div><div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga87c7451b98f752717c6122892b4fc9a9"> 5331</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP_MASK                      0xC000u</span></div><div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8117d628a5889cb4983db0cc892e669c"> 5332</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP_SHIFT                     14</span></div><div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3033882e65d59a8fe9a900148b76bc59"> 5333</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7AP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFAPR_M7AP_SHIFT))&amp;FMC_PFAPR_M7AP_MASK)</span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5f6efa8c02f2a2f04d5b62f8de35e9a9"> 5334</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD_MASK                     0x10000u</span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5d7609bb54910d8b7be4dc3b868c040c"> 5335</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M0PFD_SHIFT                    16</span></div><div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3288aee0551874c34ce18211489a5f74"> 5336</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD_MASK                     0x20000u</span></div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf51c3aa2255cc9c8efe5c2a705593f8f"> 5337</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M1PFD_SHIFT                    17</span></div><div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga25320b4377f5b7137bece86c278122a4"> 5338</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD_MASK                     0x40000u</span></div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga52792f2b60fa3fef0d38b172867adfe9"> 5339</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M2PFD_SHIFT                    18</span></div><div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7ec6298e08ea7c43a5233d895ebb3c06"> 5340</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD_MASK                     0x80000u</span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga0de5ac6c72c9bc67057f028f4a946539"> 5341</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M3PFD_SHIFT                    19</span></div><div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa1b82d16461f952ac2b92896f79059a3"> 5342</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD_MASK                     0x100000u</span></div><div class="line"><a name="l05343"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf06886cc4a8e2d455cef47f111ac8a4b"> 5343</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M4PFD_SHIFT                    20</span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4ac647b6c05fcd080c70febe293bd169"> 5344</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD_MASK                     0x200000u</span></div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga1efe3150392c8b3b9e4f42ec43bfef39"> 5345</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M5PFD_SHIFT                    21</span></div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6d5a68ef8363082c0c7077c380e7aad6"> 5346</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD_MASK                     0x400000u</span></div><div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga5ff1d949214bab253e7b426ca8fb6884"> 5347</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M6PFD_SHIFT                    22</span></div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac0652379651a8388e65f2e96358b72f1"> 5348</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD_MASK                     0x800000u</span></div><div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4589e8d60db033a3ab174e976a5d3dcf"> 5349</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR_M7PFD_SHIFT                    23</span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="comment">/* PFB0CR Bit Fields */</span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9eede1bc45bf3cbaf00b4e9960f5e7eb"> 5351</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0SEBE_MASK                   0x1u</span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac7bd1c5a4c5f35eb2d02351977e6a274"> 5352</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0SEBE_SHIFT                  0</span></div><div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab46173be15cdda210e83a041f8eeb809"> 5353</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0IPE_MASK                    0x2u</span></div><div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9fccb996200782cf4a1ec8d2418da2e5"> 5354</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0IPE_SHIFT                   1</span></div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaff35af9c8bc3c5cf2f6bf9dd76253a02"> 5355</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DPE_MASK                    0x4u</span></div><div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gabe5b35383e6d2198f45bc66429b0ce61"> 5356</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DPE_SHIFT                   2</span></div><div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga093ec774220ef7557784c2cea999502e"> 5357</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0ICE_MASK                    0x8u</span></div><div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga7595313d5ea6aa0ddb4fa755bad06110"> 5358</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0ICE_SHIFT                   3</span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2ef77cab94225466d9301d03fc02b432"> 5359</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DCE_MASK                    0x10u</span></div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaf25cde827cdccda0268d84a381fb8ab2"> 5360</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0DCE_SHIFT                   4</span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2ba15c609c4ff7e43ed4d6119b704ddd"> 5361</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC_MASK                      0xE0u</span></div><div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga45e4e9c3fff1241f2d1fffa05825efc8"> 5362</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC_SHIFT                     5</span></div><div class="line"><a name="l05363"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8afa628555e68cad80bdb5cec8f46a27"> 5363</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CRC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CRC_SHIFT))&amp;FMC_PFB0CR_CRC_MASK)</span></div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gac03a4c507c37a0a18312d87c64e1ec5d"> 5364</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW_MASK                     0x60000u</span></div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gacfb3dd701c01e307d578e1fd0d048149"> 5365</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW_SHIFT                    17</span></div><div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga155841881308b676667566bc8d9be324"> 5366</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0MW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0MW_SHIFT))&amp;FMC_PFB0CR_B0MW_MASK)</span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga74a064f6c3eaf054162fde2404485904"> 5367</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_S_B_INV_MASK                  0x80000u</span></div><div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa086ecdb24a1217c39116b73aca5ac4f"> 5368</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_S_B_INV_SHIFT                 19</span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad64b080bc4174e9af7d04246befca017"> 5369</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_MASK                 0xF00000u</span></div><div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga987dfe8d13ee805246f048943fcb9ee5"> 5370</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY_SHIFT                20</span></div><div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad0d08df586dbedc2204ee34d32bb5f34"> 5371</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CINV_WAY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CINV_WAY_SHIFT))&amp;FMC_PFB0CR_CINV_WAY_MASK)</span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga84cd7c7d92e93b07f7c0f8d7cf003b98"> 5372</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_MASK                 0xF000000u</span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3629d923b58bcbe6202254d72c69fab9"> 5373</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY_SHIFT                24</span></div><div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa5779276807bbdfb825a532c85ba55d3"> 5374</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_CLCK_WAY(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_CLCK_WAY_SHIFT))&amp;FMC_PFB0CR_CLCK_WAY_MASK)</span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6231856131c9747d8bf0b2bebcf4f172"> 5375</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC_MASK                   0xF0000000u</span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gafc34ff86025a1657d05d3f6a2de1ec7f"> 5376</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC_SHIFT                  28</span></div><div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4ddd6d13f0feab2f52a6ab8e3417d738"> 5377</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR_B0RWSC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB0CR_B0RWSC_SHIFT))&amp;FMC_PFB0CR_B0RWSC_MASK)</span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="comment">/* PFB1CR Bit Fields */</span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga420c5676807fc85197707ac092c58221"> 5379</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1SEBE_MASK                   0x1u</span></div><div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga8666915cae16d07904756da796935f3c"> 5380</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1SEBE_SHIFT                  0</span></div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga282ed00b64bb32336610c04d1404e86d"> 5381</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1IPE_MASK                    0x2u</span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga6685876e76f4ea584622a68f6bea6b56"> 5382</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1IPE_SHIFT                   1</span></div><div class="line"><a name="l05383"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad8ceabcc8b8c9f94ac2216c3bf87f3af"> 5383</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DPE_MASK                    0x4u</span></div><div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga9a6d2f7bfce24b100a34731744602db7"> 5384</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DPE_SHIFT                   2</span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga54e7a000de93d88f2b6287e197890347"> 5385</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1ICE_MASK                    0x8u</span></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gab0d831cd340d45b11c048d8a51bb9e15"> 5386</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1ICE_SHIFT                   3</span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa101cb7bed362dfe0e710d0215b4b150"> 5387</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DCE_MASK                    0x10u</span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga47fc3edc8a93d72c87293c77167eb953"> 5388</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1DCE_SHIFT                   4</span></div><div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga06524893e4c90b6159ef3dbd4ad4c876"> 5389</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW_MASK                     0x60000u</span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga2a6575dba057107bf40bb006ff912294"> 5390</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW_SHIFT                    17</span></div><div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gabc04e007bc7b07e4a04dbdeba3ad0d52"> 5391</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1MW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1MW_SHIFT))&amp;FMC_PFB1CR_B1MW_MASK)</span></div><div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga3ab917a9071f70118eaabd80f2ec08e4"> 5392</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC_MASK                   0xF0000000u</span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga72daab1c5e2db3b1e521590edc2a153a"> 5393</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC_SHIFT                  28</span></div><div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga62a71a9c738bba11004689f982f84450"> 5394</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR_B1RWSC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_PFB1CR_B1RWSC_SHIFT))&amp;FMC_PFB1CR_B1RWSC_MASK)</span></div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="comment">/* TAGVD Bit Fields */</span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga4cb93c0b6eac8e4c1d39d248ad8bf143"> 5396</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_valid_MASK                     0x1u</span></div><div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gad6afeb0885f0d5b21e78f96470e8843a"> 5397</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_valid_SHIFT                    0</span></div><div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga84d9df5059d93e9d8c206114912e728f"> 5398</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_tag_MASK                       0x7FFC0u</span></div><div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae47539ff4ee56bb429932a28a2a4551b"> 5399</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_tag_SHIFT                      6</span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gabbc7c41cb4e1ae572c110788068f157a"> 5400</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD_tag(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_TAGVD_tag_SHIFT))&amp;FMC_TAGVD_tag_MASK)</span></div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="comment">/* DATA_U Bit Fields */</span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gae43292c4f0149b2bc25d115b7f5a6ee9"> 5402</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_data_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaa7a3b8bfa7aac03f2eef0b5e58dfbb44"> 5403</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_data_SHIFT                    0</span></div><div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaaff6334ea97d75b928e57b18784450ba"> 5404</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U_data(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_U_data_SHIFT))&amp;FMC_DATA_U_data_MASK)</span></div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="comment">/* DATA_L Bit Fields */</span></div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gaefcb45152ed3dc9c4ac7b353f4eab44b"> 5406</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_data_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#gabef8366f6d036877a0600a2594f08bfb"> 5407</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_data_SHIFT                    0</span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group___f_m_c___register___masks.html#ga42e9ba3dd387406fe69e41f80a1ad70f"> 5408</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L_data(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FMC_DATA_L_data_SHIFT))&amp;FMC_DATA_L_data_MASK)</span></div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160; <span class="comment">/* end of group FMC_Register_Masks */</span></div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;</div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;</div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="comment">/* FMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group___f_m_c___peripheral.html#ga0a740437b573e32e6b932bf729485fd9"> 5417</a></span>&#160;<span class="preprocessor">#define FMC_BASE_PTR                             ((FMC_MemMapPtr)0x4001F000u)</span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;</div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="comment">   -- FMC - Register accessor macros</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;</div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="comment">/* FMC - Register instance definitions */</span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="comment">/* FMC */</span></div><div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gafb8a8e5f889afe248ded426a27574f2e"> 5431</a></span>&#160;<span class="preprocessor">#define FMC_PFAPR                                FMC_PFAPR_REG(FMC_BASE_PTR)</span></div><div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga6db90dbda9bc68851c6e87c489f18d73"> 5432</a></span>&#160;<span class="preprocessor">#define FMC_PFB0CR                               FMC_PFB0CR_REG(FMC_BASE_PTR)</span></div><div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaaa779f6efa9e2ffa004f9820c0dd2566"> 5433</a></span>&#160;<span class="preprocessor">#define FMC_PFB1CR                               FMC_PFB1CR_REG(FMC_BASE_PTR)</span></div><div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga08d4b90c8e72268ad41591521e7df7d7"> 5434</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S0                            FMC_TAGVD_REG(FMC_BASE_PTR,0,0)</span></div><div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gab0cb5db7eacdaa6c0f4317a6af85ee1e"> 5435</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S1                            FMC_TAGVD_REG(FMC_BASE_PTR,0,1)</span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga74a534e13d5db0a9bcce7f10e37bc98d"> 5436</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S2                            FMC_TAGVD_REG(FMC_BASE_PTR,0,2)</span></div><div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga0cfffee406cc4429d4aab7ed7e8e1451"> 5437</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S3                            FMC_TAGVD_REG(FMC_BASE_PTR,0,3)</span></div><div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga9a24a8e45762c51bee6ab8b1ca838367"> 5438</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S4                            FMC_TAGVD_REG(FMC_BASE_PTR,0,4)</span></div><div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga26683a4882d233a8634e055e5f0ecc39"> 5439</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S5                            FMC_TAGVD_REG(FMC_BASE_PTR,0,5)</span></div><div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gacf547941694bf4f239f031b096c9cd5c"> 5440</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S6                            FMC_TAGVD_REG(FMC_BASE_PTR,0,6)</span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga771c88b235afbf807cb58b6bae6604d8"> 5441</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW0S7                            FMC_TAGVD_REG(FMC_BASE_PTR,0,7)</span></div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga06a0f8e517965d9224e51648ba0fbf7f"> 5442</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S0                            FMC_TAGVD_REG(FMC_BASE_PTR,1,0)</span></div><div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga089cf49c7833aff6e2300b18532a8e1a"> 5443</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S1                            FMC_TAGVD_REG(FMC_BASE_PTR,1,1)</span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gac466600220fd4172e37384106a0f77cc"> 5444</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S2                            FMC_TAGVD_REG(FMC_BASE_PTR,1,2)</span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gae601539314dd1b18462c38bf747a4451"> 5445</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S3                            FMC_TAGVD_REG(FMC_BASE_PTR,1,3)</span></div><div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga6ff8df6f951e5fffa09bcd831c459942"> 5446</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S4                            FMC_TAGVD_REG(FMC_BASE_PTR,1,4)</span></div><div class="line"><a name="l05447"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga211626a99e7e464be7c66e29e2d321ab"> 5447</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S5                            FMC_TAGVD_REG(FMC_BASE_PTR,1,5)</span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gae41e28f08234182ecaf1acd85037b1ba"> 5448</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S6                            FMC_TAGVD_REG(FMC_BASE_PTR,1,6)</span></div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga34117e583801919ad7c0aa5abe7412d6"> 5449</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW1S7                            FMC_TAGVD_REG(FMC_BASE_PTR,1,7)</span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga40ad0668a152cfd1b14f0f4cc6264012"> 5450</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S0                            FMC_TAGVD_REG(FMC_BASE_PTR,2,0)</span></div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga8a513c2837ecdde4dc6c8d265221e21f"> 5451</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S1                            FMC_TAGVD_REG(FMC_BASE_PTR,2,1)</span></div><div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga96b2097b5e59287a5eea8dbf4f228105"> 5452</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S2                            FMC_TAGVD_REG(FMC_BASE_PTR,2,2)</span></div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga3bef8dd49a5b11d930e9ec7ebdebad52"> 5453</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S3                            FMC_TAGVD_REG(FMC_BASE_PTR,2,3)</span></div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaed26033c3564944430e8372af71f346d"> 5454</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S4                            FMC_TAGVD_REG(FMC_BASE_PTR,2,4)</span></div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gae101e489afdba816cc6c64a8a0469455"> 5455</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S5                            FMC_TAGVD_REG(FMC_BASE_PTR,2,5)</span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gad639061124119c5cba4249f63429ebd7"> 5456</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S6                            FMC_TAGVD_REG(FMC_BASE_PTR,2,6)</span></div><div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga28f2aa8a1a727ee36a091398ffbb0d57"> 5457</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW2S7                            FMC_TAGVD_REG(FMC_BASE_PTR,2,7)</span></div><div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gac8d280735ba899667641673164a497b0"> 5458</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S0                            FMC_TAGVD_REG(FMC_BASE_PTR,3,0)</span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gacb51da652a95878391603e6bd6bd9e7e"> 5459</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S1                            FMC_TAGVD_REG(FMC_BASE_PTR,3,1)</span></div><div class="line"><a name="l05460"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaa5f425b5b278d208a94361d641f31c64"> 5460</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S2                            FMC_TAGVD_REG(FMC_BASE_PTR,3,2)</span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga694fa8a9ba73fb6acdc4648f20beaaa3"> 5461</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S3                            FMC_TAGVD_REG(FMC_BASE_PTR,3,3)</span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gac641c1a088ac30415c6bdcfe56a6f50a"> 5462</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S4                            FMC_TAGVD_REG(FMC_BASE_PTR,3,4)</span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga3bc5db1087632ace0db1449bdf6d5278"> 5463</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S5                            FMC_TAGVD_REG(FMC_BASE_PTR,3,5)</span></div><div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gae99a30e754678bd078f89f4e5bba7e3f"> 5464</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S6                            FMC_TAGVD_REG(FMC_BASE_PTR,3,6)</span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga5cd4737eccc9a04f40319ec69cfbc319"> 5465</a></span>&#160;<span class="preprocessor">#define FMC_TAGVDW3S7                            FMC_TAGVD_REG(FMC_BASE_PTR,3,7)</span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga7c5b3877003dd768343f89fd7558455e"> 5466</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S0U                            FMC_DATA_U_REG(FMC_BASE_PTR,0,0)</span></div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaa081e39991d4e898a56c459eda2c3676"> 5467</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S0L                            FMC_DATA_L_REG(FMC_BASE_PTR,0,0)</span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga8b9d94a605543c63369cd34c4264ff24"> 5468</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S1U                            FMC_DATA_U_REG(FMC_BASE_PTR,0,1)</span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga5879f6ad6d9950296a7eaa30f9bf3f02"> 5469</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S1L                            FMC_DATA_L_REG(FMC_BASE_PTR,0,1)</span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga6a9e7828997e571ab0e1f78b8f85fa19"> 5470</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S2U                            FMC_DATA_U_REG(FMC_BASE_PTR,0,2)</span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga76d576608b1df2e522027da1403768d2"> 5471</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S2L                            FMC_DATA_L_REG(FMC_BASE_PTR,0,2)</span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga0d29008df7a25b69a7857c94adff8fcf"> 5472</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S3U                            FMC_DATA_U_REG(FMC_BASE_PTR,0,3)</span></div><div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga7bb8e9a85a00d7d012317595492fae06"> 5473</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S3L                            FMC_DATA_L_REG(FMC_BASE_PTR,0,3)</span></div><div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga411e032f7674e25cfcaeee5abc70bcac"> 5474</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S4U                            FMC_DATA_U_REG(FMC_BASE_PTR,0,4)</span></div><div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga66141297d424552f09feaf166642203c"> 5475</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S4L                            FMC_DATA_L_REG(FMC_BASE_PTR,0,4)</span></div><div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga253036aa5e0d3c59ecc7c847e7b208bc"> 5476</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S5U                            FMC_DATA_U_REG(FMC_BASE_PTR,0,5)</span></div><div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaaddddb46c01f1009c90ec4533ed57aa9"> 5477</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S5L                            FMC_DATA_L_REG(FMC_BASE_PTR,0,5)</span></div><div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga04d999af186328c5019222df75e4e564"> 5478</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S6U                            FMC_DATA_U_REG(FMC_BASE_PTR,0,6)</span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga7b71cc9e3c59a0ff8703df7020c51e7c"> 5479</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S6L                            FMC_DATA_L_REG(FMC_BASE_PTR,0,6)</span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga6be55256d464b4ed2cb1fa57616b9bf1"> 5480</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S7U                            FMC_DATA_U_REG(FMC_BASE_PTR,0,7)</span></div><div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga4ef0765a4ececb6cda93b657963ef741"> 5481</a></span>&#160;<span class="preprocessor">#define FMC_DATAW0S7L                            FMC_DATA_L_REG(FMC_BASE_PTR,0,7)</span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaeb4e4850a292a6bba6e755287f554ea9"> 5482</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S0U                            FMC_DATA_U_REG(FMC_BASE_PTR,1,0)</span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga43b0e66add315dac4fe970e209e434b9"> 5483</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S0L                            FMC_DATA_L_REG(FMC_BASE_PTR,1,0)</span></div><div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga30c866f7aa2adeeb2d449019c1f7039b"> 5484</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S1U                            FMC_DATA_U_REG(FMC_BASE_PTR,1,1)</span></div><div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gab52b4bf8c558d04c49bfa0a20d1cafb2"> 5485</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S1L                            FMC_DATA_L_REG(FMC_BASE_PTR,1,1)</span></div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gadc8bb3007b152c60cace1d061bdfc67d"> 5486</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S2U                            FMC_DATA_U_REG(FMC_BASE_PTR,1,2)</span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga50c3fd29774107844860ef196fbf78cb"> 5487</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S2L                            FMC_DATA_L_REG(FMC_BASE_PTR,1,2)</span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga6d7e4932c3f3f0436757873b39af9e5b"> 5488</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S3U                            FMC_DATA_U_REG(FMC_BASE_PTR,1,3)</span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga68cdb9b2230973b54d5f1f2af03a5be9"> 5489</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S3L                            FMC_DATA_L_REG(FMC_BASE_PTR,1,3)</span></div><div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gad42afbfea9ad3602c64bcf6c4bdd258a"> 5490</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S4U                            FMC_DATA_U_REG(FMC_BASE_PTR,1,4)</span></div><div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gac0bbfb7a722b82a8bfa82fa1c2cbc81a"> 5491</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S4L                            FMC_DATA_L_REG(FMC_BASE_PTR,1,4)</span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga46dc749e72fd88fca3bf1eb809b9b477"> 5492</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S5U                            FMC_DATA_U_REG(FMC_BASE_PTR,1,5)</span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gae87d9a5e4c682ecc18b914690560e575"> 5493</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S5L                            FMC_DATA_L_REG(FMC_BASE_PTR,1,5)</span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga9b93f04907a1fba4031dea1c829517ea"> 5494</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S6U                            FMC_DATA_U_REG(FMC_BASE_PTR,1,6)</span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaf265fd40ef6c7a73aad866ebf2955ed9"> 5495</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S6L                            FMC_DATA_L_REG(FMC_BASE_PTR,1,6)</span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga26f6797481fdb67eb6f4a5572c2a2296"> 5496</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S7U                            FMC_DATA_U_REG(FMC_BASE_PTR,1,7)</span></div><div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gac7da25a761bd3e4629732f4d9599565a"> 5497</a></span>&#160;<span class="preprocessor">#define FMC_DATAW1S7L                            FMC_DATA_L_REG(FMC_BASE_PTR,1,7)</span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga991517771fdc5c8e50ba680260593d43"> 5498</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S0U                            FMC_DATA_U_REG(FMC_BASE_PTR,2,0)</span></div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga73044b30a2de3079d62d5e744acc09a0"> 5499</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S0L                            FMC_DATA_L_REG(FMC_BASE_PTR,2,0)</span></div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga4b3697c84baab71bd56318b172357862"> 5500</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S1U                            FMC_DATA_U_REG(FMC_BASE_PTR,2,1)</span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga96f355e50380a1eaadd1907a52df348f"> 5501</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S1L                            FMC_DATA_L_REG(FMC_BASE_PTR,2,1)</span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga7ff72f160a4e822da2bfa95e744ede86"> 5502</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S2U                            FMC_DATA_U_REG(FMC_BASE_PTR,2,2)</span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gab631ad563f8bbc26ba9c384a7f416861"> 5503</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S2L                            FMC_DATA_L_REG(FMC_BASE_PTR,2,2)</span></div><div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga59f0f5a643406681713a4539c84d541b"> 5504</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S3U                            FMC_DATA_U_REG(FMC_BASE_PTR,2,3)</span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gae9d5fd8a3eb20f5efe2fdb05e19ac046"> 5505</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S3L                            FMC_DATA_L_REG(FMC_BASE_PTR,2,3)</span></div><div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga7c41745b0c5fd63ddcd5d88521cd9abe"> 5506</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S4U                            FMC_DATA_U_REG(FMC_BASE_PTR,2,4)</span></div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gafb4cbfe66a82ecf5e09519cff4918a87"> 5507</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S4L                            FMC_DATA_L_REG(FMC_BASE_PTR,2,4)</span></div><div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gad78b97be568e390dda72b7964c826ccb"> 5508</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S5U                            FMC_DATA_U_REG(FMC_BASE_PTR,2,5)</span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga4028e9844f564a2e00dff1c2054f54a3"> 5509</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S5L                            FMC_DATA_L_REG(FMC_BASE_PTR,2,5)</span></div><div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga8f82654fce9f7e1570b79398ce5b7003"> 5510</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S6U                            FMC_DATA_U_REG(FMC_BASE_PTR,2,6)</span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaf219d839d381c3b8b8a05d4a2318e913"> 5511</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S6L                            FMC_DATA_L_REG(FMC_BASE_PTR,2,6)</span></div><div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gafbff57bfd3c0fc272375895d4b933c8c"> 5512</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S7U                            FMC_DATA_U_REG(FMC_BASE_PTR,2,7)</span></div><div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaf1a8b7baeb83ad6dc6a86070d5a3b427"> 5513</a></span>&#160;<span class="preprocessor">#define FMC_DATAW2S7L                            FMC_DATA_L_REG(FMC_BASE_PTR,2,7)</span></div><div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaa06e87b6cc753067dca5be72fc41a31d"> 5514</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S0U                            FMC_DATA_U_REG(FMC_BASE_PTR,3,0)</span></div><div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga89660b47a867d2a3134b914b4dbee77b"> 5515</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S0L                            FMC_DATA_L_REG(FMC_BASE_PTR,3,0)</span></div><div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaeadfc5f2cacbd3f52a296e6c63e97492"> 5516</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S1U                            FMC_DATA_U_REG(FMC_BASE_PTR,3,1)</span></div><div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gafeeb73409035761d7fcd28c2ad08b064"> 5517</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S1L                            FMC_DATA_L_REG(FMC_BASE_PTR,3,1)</span></div><div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaf1b6ad6d20a36b03f94464005980ae96"> 5518</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S2U                            FMC_DATA_U_REG(FMC_BASE_PTR,3,2)</span></div><div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gabfe7881853afc52d4422aabca043622f"> 5519</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S2L                            FMC_DATA_L_REG(FMC_BASE_PTR,3,2)</span></div><div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga82da23d575c1872d2c6f10fc3160241e"> 5520</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S3U                            FMC_DATA_U_REG(FMC_BASE_PTR,3,3)</span></div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga6b27f36c47ad8e255d971171b52ef1bd"> 5521</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S3L                            FMC_DATA_L_REG(FMC_BASE_PTR,3,3)</span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaa0f06cb0fb9e6e7d049a84b782b00228"> 5522</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S4U                            FMC_DATA_U_REG(FMC_BASE_PTR,3,4)</span></div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga56307742144997b78e5bf34b51c49472"> 5523</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S4L                            FMC_DATA_L_REG(FMC_BASE_PTR,3,4)</span></div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaf8cf9bf8a646dc215f005e730355e794"> 5524</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S5U                            FMC_DATA_U_REG(FMC_BASE_PTR,3,5)</span></div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga0553dc20eeb7bcba96b3bf507eeee044"> 5525</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S5L                            FMC_DATA_L_REG(FMC_BASE_PTR,3,5)</span></div><div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gabfc12a3cf8ead04ed739e462c83aa3b8"> 5526</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S6U                            FMC_DATA_U_REG(FMC_BASE_PTR,3,6)</span></div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gad182823ce16886d4c4c04606ffff41d3"> 5527</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S6L                            FMC_DATA_L_REG(FMC_BASE_PTR,3,6)</span></div><div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga7cc447210b46ec7af986d8e07b308458"> 5528</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S7U                            FMC_DATA_U_REG(FMC_BASE_PTR,3,7)</span></div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gade0c0cc74a0369065c0bfe3ab9dcc130"> 5529</a></span>&#160;<span class="preprocessor">#define FMC_DATAW3S7L                            FMC_DATA_L_REG(FMC_BASE_PTR,3,7)</span></div><div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;</div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="comment">/* FMC - Register array accessors */</span></div><div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga26f85925aef70f6e17960b39e8cf4cbf"> 5532</a></span>&#160;<span class="preprocessor">#define FMC_TAGVD(index,index2)                  FMC_TAGVD_REG(FMC_BASE_PTR,index,index2)</span></div><div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#ga1adb60730dd146af0cc2bc261a312630"> 5533</a></span>&#160;<span class="preprocessor">#define FMC_DATA_U(index,index2)                 FMC_DATA_U_REG(FMC_BASE_PTR,index,index2)</span></div><div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___f_m_c___register___accessor___macros.html#gaac99bb7cb52088a4b086e2967c353743"> 5534</a></span>&#160;<span class="preprocessor">#define FMC_DATA_L(index,index2)                 FMC_DATA_L_REG(FMC_BASE_PTR,index,index2)</span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160; <span class="comment">/* end of group FMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;</div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160; <span class="comment">/* end of group FMC_Peripheral */</span></div><div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160;</div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;</div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="comment">   -- FPB</span></div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;</div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_f_p_b___mem_map.html">FPB_MemMap</a> {</div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CTRL;                                   </div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> REMAP;                                  </div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> COMP[8];                                </div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4008];</div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID4;                                   </div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID5;                                   </div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID6;                                   </div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID7;                                   </div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID0;                                   </div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID1;                                   </div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID2;                                   </div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID3;                                   </div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID0;                                   </div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID1;                                   </div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID2;                                   </div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID3;                                   </div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___f_p_b___peripheral.html#gaffb8b5a06bae98ff71e1337bfd371172">FPB_MemMapPtr</a>;</div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;</div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="comment">   -- FPB - Register accessor macros</span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;</div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="comment">/* FPB - Register accessors */</span></div><div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga51c51db7f0fa370f16b973df21399a88"> 5586</a></span>&#160;<span class="preprocessor">#define FPB_CTRL_REG(base)                       ((base)-&gt;CTRL)</span></div><div class="line"><a name="l05587"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#gaa4d1a55b94416f3ef869793d4d461e5c"> 5587</a></span>&#160;<span class="preprocessor">#define FPB_REMAP_REG(base)                      ((base)-&gt;REMAP)</span></div><div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga52fd8faa26cc52d39d15e4897e218bcb"> 5588</a></span>&#160;<span class="preprocessor">#define FPB_COMP_REG(base,index)                 ((base)-&gt;COMP[index])</span></div><div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#gac4488406275c11c81ee5843d2686d198"> 5589</a></span>&#160;<span class="preprocessor">#define FPB_PID4_REG(base)                       ((base)-&gt;PID4)</span></div><div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga7272b28f89b58ec02dab267cd22e503e"> 5590</a></span>&#160;<span class="preprocessor">#define FPB_PID5_REG(base)                       ((base)-&gt;PID5)</span></div><div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#gaf5bfa0e3353fc7448eebb0069982ef26"> 5591</a></span>&#160;<span class="preprocessor">#define FPB_PID6_REG(base)                       ((base)-&gt;PID6)</span></div><div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#gacd70110093ba38643ce4f76ca99d6c66"> 5592</a></span>&#160;<span class="preprocessor">#define FPB_PID7_REG(base)                       ((base)-&gt;PID7)</span></div><div class="line"><a name="l05593"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga3f10cec0f0637403303c41c9088dc5bb"> 5593</a></span>&#160;<span class="preprocessor">#define FPB_PID0_REG(base)                       ((base)-&gt;PID0)</span></div><div class="line"><a name="l05594"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga8859e6bda39b2725ed2f5d45e22d7b50"> 5594</a></span>&#160;<span class="preprocessor">#define FPB_PID1_REG(base)                       ((base)-&gt;PID1)</span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#gac97cbee200bbd12a267ec742005eaa0f"> 5595</a></span>&#160;<span class="preprocessor">#define FPB_PID2_REG(base)                       ((base)-&gt;PID2)</span></div><div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#gabc08353b16dcd1523e16e6cb4f2f6d55"> 5596</a></span>&#160;<span class="preprocessor">#define FPB_PID3_REG(base)                       ((base)-&gt;PID3)</span></div><div class="line"><a name="l05597"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga0489173b7028d084cc37f751c01c3a45"> 5597</a></span>&#160;<span class="preprocessor">#define FPB_CID0_REG(base)                       ((base)-&gt;CID0)</span></div><div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga6fb403a75294c6d76d2bdf8156620f33"> 5598</a></span>&#160;<span class="preprocessor">#define FPB_CID1_REG(base)                       ((base)-&gt;CID1)</span></div><div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga36d0d49963902114ed3fcf12f2a4226a"> 5599</a></span>&#160;<span class="preprocessor">#define FPB_CID2_REG(base)                       ((base)-&gt;CID2)</span></div><div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga69bcecf152c05571bbcdb2160cacbd45"> 5600</a></span>&#160;<span class="preprocessor">#define FPB_CID3_REG(base)                       ((base)-&gt;CID3)</span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160; <span class="comment">/* end of group FPB_Register_Accessor_Macros */</span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;</div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;</div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="comment">   -- FPB Register Masks</span></div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160; <span class="comment">/* end of group FPB_Register_Masks */</span></div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;</div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;</div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="comment">/* FPB - Peripheral instance base addresses */</span></div><div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___f_p_b___peripheral.html#ga95d994c97f967ce02339465def6bac95"> 5624</a></span>&#160;<span class="preprocessor">#define FPB_BASE_PTR                             ((FPB_MemMapPtr)0xE0002000u)</span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;</div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="comment">   -- FPB - Register accessor macros</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;</div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="comment">/* FPB - Register instance definitions */</span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="comment">/* FPB */</span></div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga23de55de0fdb50910ba8ab05e187e568"> 5638</a></span>&#160;<span class="preprocessor">#define FP_CTRL                                  FPB_CTRL_REG(FPB_BASE_PTR)</span></div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga359b40159d279babcfaf6832695ba88b"> 5639</a></span>&#160;<span class="preprocessor">#define FP_REMAP                                 FPB_REMAP_REG(FPB_BASE_PTR)</span></div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#gad8c0ae3c9feb5260f6386178437e6836"> 5640</a></span>&#160;<span class="preprocessor">#define FP_COMP0                                 FPB_COMP_REG(FPB_BASE_PTR,0)</span></div><div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga8011b96c64bef3753cb67a4fab3db44a"> 5641</a></span>&#160;<span class="preprocessor">#define FP_COMP1                                 FPB_COMP_REG(FPB_BASE_PTR,1)</span></div><div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga60ca2960240c139992e0e1699dc34414"> 5642</a></span>&#160;<span class="preprocessor">#define FP_COMP2                                 FPB_COMP_REG(FPB_BASE_PTR,2)</span></div><div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga1f0dacd89d560dcb05bb2a2583c4e2ad"> 5643</a></span>&#160;<span class="preprocessor">#define FP_COMP3                                 FPB_COMP_REG(FPB_BASE_PTR,3)</span></div><div class="line"><a name="l05644"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#gad86a513bef96a1197b512a0351f18085"> 5644</a></span>&#160;<span class="preprocessor">#define FP_COMP4                                 FPB_COMP_REG(FPB_BASE_PTR,4)</span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga485c936d52bc378e0d3cb5565ccf58d5"> 5645</a></span>&#160;<span class="preprocessor">#define FP_COMP5                                 FPB_COMP_REG(FPB_BASE_PTR,5)</span></div><div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#gad7e4c1cbef19685d756661337c4738ee"> 5646</a></span>&#160;<span class="preprocessor">#define FP_COMP6                                 FPB_COMP_REG(FPB_BASE_PTR,6)</span></div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#gaea2dc86470ba81c610ab2472dc019615"> 5647</a></span>&#160;<span class="preprocessor">#define FP_COMP7                                 FPB_COMP_REG(FPB_BASE_PTR,7)</span></div><div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#gafc4799598484062cc91fe7765e4491cf"> 5648</a></span>&#160;<span class="preprocessor">#define FP_PID4                                  FPB_PID4_REG(FPB_BASE_PTR)</span></div><div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga190084c874ad19b34e1bf55c690e62d9"> 5649</a></span>&#160;<span class="preprocessor">#define FP_PID5                                  FPB_PID5_REG(FPB_BASE_PTR)</span></div><div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga76fcd3f55c4ee8a9c6dda02c17106bab"> 5650</a></span>&#160;<span class="preprocessor">#define FP_PID6                                  FPB_PID6_REG(FPB_BASE_PTR)</span></div><div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga8774270b6bf61764eb807be046bafa2d"> 5651</a></span>&#160;<span class="preprocessor">#define FP_PID7                                  FPB_PID7_REG(FPB_BASE_PTR)</span></div><div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga8e0747f228e5fad0edcf470d86723339"> 5652</a></span>&#160;<span class="preprocessor">#define FP_PID0                                  FPB_PID0_REG(FPB_BASE_PTR)</span></div><div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga53c955868f162231b4bdf5be5cfbc084"> 5653</a></span>&#160;<span class="preprocessor">#define FP_PID1                                  FPB_PID1_REG(FPB_BASE_PTR)</span></div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#gaa858bde712d7ddaf74a6e62c51bed1f9"> 5654</a></span>&#160;<span class="preprocessor">#define FP_PID2                                  FPB_PID2_REG(FPB_BASE_PTR)</span></div><div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga00e216d1c7ecd27c93d111244f266a1a"> 5655</a></span>&#160;<span class="preprocessor">#define FP_PID3                                  FPB_PID3_REG(FPB_BASE_PTR)</span></div><div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga52c7dddc23c33f6c4cec456ab5006cfe"> 5656</a></span>&#160;<span class="preprocessor">#define FP_CID0                                  FPB_CID0_REG(FPB_BASE_PTR)</span></div><div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#gae72090dc299cc0ce88752ac1aef4a17f"> 5657</a></span>&#160;<span class="preprocessor">#define FP_CID1                                  FPB_CID1_REG(FPB_BASE_PTR)</span></div><div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga8567b72cab0a5adaed761d5b545f678e"> 5658</a></span>&#160;<span class="preprocessor">#define FP_CID2                                  FPB_CID2_REG(FPB_BASE_PTR)</span></div><div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#gacb056c6cfc1741d7d65a4ceb25b0c9ff"> 5659</a></span>&#160;<span class="preprocessor">#define FP_CID3                                  FPB_CID3_REG(FPB_BASE_PTR)</span></div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;</div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="comment">/* FPB - Register array accessors */</span></div><div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group___f_p_b___register___accessor___macros.html#ga790522742b01d47ba97e4977225c8067"> 5662</a></span>&#160;<span class="preprocessor">#define FPB_COMP(index)                          FPB_COMP_REG(FPB_BASE_PTR,index)</span></div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160; <span class="comment">/* end of group FPB_Register_Accessor_Macros */</span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;</div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160; <span class="comment">/* end of group FPB_Peripheral */</span></div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;</div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;</div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="comment">   -- FTFL</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;</div><div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_f_t_f_l___mem_map.html">FTFL_MemMap</a> {</div><div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FSTAT;                                   </div><div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCNFG;                                   </div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FSEC;                                    </div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FOPT;                                    </div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB3;                                  </div><div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB2;                                  </div><div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB1;                                  </div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB0;                                  </div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB7;                                  </div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB6;                                  </div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB5;                                  </div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB4;                                  </div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOBB;                                  </div><div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOBA;                                  </div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB9;                                  </div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FCCOB8;                                  </div><div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT3;                                  </div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT2;                                  </div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT1;                                  </div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT0;                                  </div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[2];</div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FEPROT;                                  </div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FDPROT;                                  </div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___f_t_f_l___peripheral.html#ga7bcba0a1f0abf588061f4ab257e3fe48">FTFL_MemMapPtr</a>;</div><div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;</div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="comment">   -- FTFL - Register accessor macros</span></div><div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;</div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="comment">/* FTFL - Register accessors */</span></div><div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga61843e4cd8d028e949b2bcef7580f03d"> 5721</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_REG(base)                     ((base)-&gt;FSTAT)</span></div><div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gad717b12e5cd4f849ad44ccc811a25685"> 5722</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_REG(base)                     ((base)-&gt;FCNFG)</span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga24c533d0a36f2a369d16c5801fa99c90"> 5723</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_REG(base)                      ((base)-&gt;FSEC)</span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gaa19b55e321560f11e71f7cba374dbe7e"> 5724</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT_REG(base)                      ((base)-&gt;FOPT)</span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gafb6ad80128940470498489c7ca3c1f6b"> 5725</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB3_REG(base)                    ((base)-&gt;FCCOB3)</span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga12697c398db5990129d2f65ced25b3cc"> 5726</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB2_REG(base)                    ((base)-&gt;FCCOB2)</span></div><div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gab99efa5cba6e3a97a61634ff367e38d2"> 5727</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB1_REG(base)                    ((base)-&gt;FCCOB1)</span></div><div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga6e99a315254057699b17fca8421e31f8"> 5728</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB0_REG(base)                    ((base)-&gt;FCCOB0)</span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga4dc682960fb3bdce9c012b91a56e8ec1"> 5729</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB7_REG(base)                    ((base)-&gt;FCCOB7)</span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga0187db09b3ffc38e4c0202b3e1764b3f"> 5730</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB6_REG(base)                    ((base)-&gt;FCCOB6)</span></div><div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga32f6aba32c376459e9d4245c477a2027"> 5731</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB5_REG(base)                    ((base)-&gt;FCCOB5)</span></div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gae0954f895054d630b956bf9c6655d98a"> 5732</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB4_REG(base)                    ((base)-&gt;FCCOB4)</span></div><div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga3dae4e4d06922c93a79de6c1e2eee6e5"> 5733</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBB_REG(base)                    ((base)-&gt;FCCOBB)</span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga694b40aa4457cef10f42dedada1ae800"> 5734</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBA_REG(base)                    ((base)-&gt;FCCOBA)</span></div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga74b5065eee73b2f0cf777d95ef32eaf9"> 5735</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB9_REG(base)                    ((base)-&gt;FCCOB9)</span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga5121541dc5124f6d4dbf91c6ff37f4eb"> 5736</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB8_REG(base)                    ((base)-&gt;FCCOB8)</span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga3e7662648ae40179bc1b22849a460b6a"> 5737</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT3_REG(base)                    ((base)-&gt;FPROT3)</span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga3d2ae39f0e6774e167ee98627f68dd7a"> 5738</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT2_REG(base)                    ((base)-&gt;FPROT2)</span></div><div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga85bbb8d73e9e3ed4ef8a2092ad6e9f8f"> 5739</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT1_REG(base)                    ((base)-&gt;FPROT1)</span></div><div class="line"><a name="l05740"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gadbe6ebb9c0f6665200249c5295cc8947"> 5740</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT0_REG(base)                    ((base)-&gt;FPROT0)</span></div><div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga35c7eb7ca866e4e5743e81f5a523e402"> 5741</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT_REG(base)                    ((base)-&gt;FEPROT)</span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga317742f25d2e4ee9faa22f74f930ef61"> 5742</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT_REG(base)                    ((base)-&gt;FDPROT)</span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160; <span class="comment">/* end of group FTFL_Register_Accessor_Macros */</span></div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;</div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;</div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;<span class="comment">   -- FTFL Register Masks</span></div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;</div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gad88c4e31804691b13fa67b4e36bca9ae"> 5759</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_MGSTAT0_MASK                  0x1u</span></div><div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae33faa3f10ce55c1955c3bc20190e189"> 5760</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_MGSTAT0_SHIFT                 0</span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga01be669b3badf964a2db479cc61155b1"> 5761</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_FPVIOL_MASK                   0x10u</span></div><div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga45d86da8dc4233e6882aad64743b3449"> 5762</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_FPVIOL_SHIFT                  4</span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga5ce6aed459fb58e0c75f6b46a34dc3e3"> 5763</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_ACCERR_MASK                   0x20u</span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga96524c0503f7920b242fd345e33246d6"> 5764</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_ACCERR_SHIFT                  5</span></div><div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga8aa3ae8a1526551f7f85657da0524ba2"> 5765</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_RDCOLERR_MASK                 0x40u</span></div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga5e3cd3ca714a0f565cd8faf77c8dbc93"> 5766</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_RDCOLERR_SHIFT                6</span></div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gad156c3b7ab8792f982703b7353612b01"> 5767</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_CCIF_MASK                     0x80u</span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga62035ccf898d9dd64ce71697fb22491e"> 5768</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT_CCIF_SHIFT                    7</span></div><div class="line"><a name="l05769"></a><span class="lineno"> 5769</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga223da0ec4b235360803f3c99975720fb"> 5770</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_EEERDY_MASK                   0x1u</span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga1a9c07d1eafc3125cb3f2bded6515ed2"> 5771</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_EEERDY_SHIFT                  0</span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa079c0487aa35c8a06dbebddc2c960ef"> 5772</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RAMRDY_MASK                   0x2u</span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga4e6f3844069dcbb1a0a572a5e2e8572f"> 5773</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RAMRDY_SHIFT                  1</span></div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab69a16e2bdad743bcb6ef431e8280d71"> 5774</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_PFLSH_MASK                    0x4u</span></div><div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gafe9d7f1b93cfee80364f32ef3bb71847"> 5775</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_PFLSH_SHIFT                   2</span></div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gad0e9c77377c1ce86034ae64293617b62"> 5776</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_SWAP_MASK                     0x8u</span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gac9073c0a54af442456b0e5f72f1049ed"> 5777</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_SWAP_SHIFT                    3</span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae512d6243ccce7b518cadd264079490b"> 5778</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSSUSP_MASK                  0x10u</span></div><div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga2968029948ad75424c9840d912fe0a2f"> 5779</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSSUSP_SHIFT                 4</span></div><div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga1232c8e74318df0071238dbaca28f52f"> 5780</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSAREQ_MASK                  0x20u</span></div><div class="line"><a name="l05781"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae253a51bdaf93fffd9d63bf230bd1aa7"> 5781</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_ERSAREQ_SHIFT                 5</span></div><div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga510a9cceeec010a1b628e72a66faf142"> 5782</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RDCOLLIE_MASK                 0x40u</span></div><div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab1632db5bed20c53367fabd03f3dbf30"> 5783</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_RDCOLLIE_SHIFT                6</span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga83295213a4020ff039f039f13e7353c5"> 5784</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_CCIE_MASK                     0x80u</span></div><div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga16393b0217b60ede6ab76a77af77ecff"> 5785</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG_CCIE_SHIFT                    7</span></div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga0f4601a13f1fb12d6f8485c7f4365498"> 5787</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_SEC_MASK                       0x3u</span></div><div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga654233732a4fa90f3803390929c69c43"> 5788</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_SEC_SHIFT                      0</span></div><div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga21d8e1c3f34080570d603748e3707f91"> 5789</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_SEC_SHIFT))&amp;FTFL_FSEC_SEC_MASK)</span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaf2d2429c178b2b7cd61dc4682071bb3b"> 5790</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_FSLACC_MASK                    0xCu</span></div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab4d62d1117f55fd4febfff6784a7195f"> 5791</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_FSLACC_SHIFT                   2</span></div><div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga2972b4924daf741302ab52f6ffb88fd6"> 5792</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_FSLACC_SHIFT))&amp;FTFL_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga69ec5c88469db83b68d6984b293073a4"> 5793</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_MEEN_MASK                      0x30u</span></div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga52f5037890e8b5415825336203a71000"> 5794</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_MEEN_SHIFT                     4</span></div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga69aa03e33f6e979e80bbc0bcd958f306"> 5795</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_MEEN_SHIFT))&amp;FTFL_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab98903ddeed66e96877b9fa7cd2db5b7"> 5796</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_KEYEN_MASK                     0xC0u</span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga78a40af3a63448325e92624831cfa97b"> 5797</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_KEYEN_SHIFT                    6</span></div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga902d25c9bd51f43ed3c845bed8c1ebf6"> 5798</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FSEC_KEYEN_SHIFT))&amp;FTFL_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga680d0e8b99b5bc4b2f8c88141ea38542"> 5800</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT_OPT_MASK                       0xFFu</span></div><div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaf9bb9e944f624d01fbeef30f7b164a0b"> 5801</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT_OPT_SHIFT                      0</span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga4af1975ba289c7910bc8b5182daaf750"> 5802</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FOPT_OPT_SHIFT))&amp;FTFL_FOPT_OPT_MASK)</span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="comment">/* FCCOB3 Bit Fields */</span></div><div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gacff4adeaedde61f2512f172b251e9b65"> 5804</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB3_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga2e92f6724d8bd90661bf049fec1d6aef"> 5805</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB3_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga2b503163ecce1fbdf00bb31fc4747bf0"> 5806</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB3_CCOBn_SHIFT))&amp;FTFL_FCCOB3_CCOBn_MASK)</span></div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="comment">/* FCCOB2 Bit Fields */</span></div><div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa60c7033bb068990e63e100ccf5c54ce"> 5808</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB2_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa11731c4e896da19de9df4e265894cb9"> 5809</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB2_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab2aec82d4a41a7d98ed292e147082a3a"> 5810</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB2_CCOBn_SHIFT))&amp;FTFL_FCCOB2_CCOBn_MASK)</span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="comment">/* FCCOB1 Bit Fields */</span></div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gac1c714d350b6d270393fe734115057dd"> 5812</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB1_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga7fdb83c03e0c3458662d0821a7998af9"> 5813</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB1_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga159ce353f57434fb379d8a221584ded0"> 5814</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB1_CCOBn_SHIFT))&amp;FTFL_FCCOB1_CCOBn_MASK)</span></div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="comment">/* FCCOB0 Bit Fields */</span></div><div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga082d4e11b8428b51a725109ad01033b3"> 5816</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB0_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae39ca8b6f1b8ecf1ba987b7f8590abc7"> 5817</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB0_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga9a3708fcea926c778ee3e19a40381b37"> 5818</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB0_CCOBn_SHIFT))&amp;FTFL_FCCOB0_CCOBn_MASK)</span></div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="comment">/* FCCOB7 Bit Fields */</span></div><div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga78bd2db54cf04b71ad38d7ff8fb37140"> 5820</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB7_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga9db7fcb10dd892310bfb18e5448bba95"> 5821</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB7_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga39071af629fbe0bebebfbaebe707472c"> 5822</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB7_CCOBn_SHIFT))&amp;FTFL_FCCOB7_CCOBn_MASK)</span></div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="comment">/* FCCOB6 Bit Fields */</span></div><div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gad2e7d2a86141cb1cd93c20f49ccb9299"> 5824</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB6_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae2e3b638ebffcc78278d4901209fa7cf"> 5825</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB6_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga23851d5ddfef9a0b708fb1ac5f0fa1ed"> 5826</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB6_CCOBn_SHIFT))&amp;FTFL_FCCOB6_CCOBn_MASK)</span></div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="comment">/* FCCOB5 Bit Fields */</span></div><div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga7b360c0830ca8e08c530a582541b8b9d"> 5828</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB5_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gabe8f033cc629cc2da0f98d7384bcd95c"> 5829</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB5_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gae31beca41bb5491b89816159cd35f2e3"> 5830</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB5_CCOBn_SHIFT))&amp;FTFL_FCCOB5_CCOBn_MASK)</span></div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="comment">/* FCCOB4 Bit Fields */</span></div><div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gacf14a3998b383208d9afab60b561667e"> 5832</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB4_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga0d53c20a9a46795ddfe5bd46653d101d"> 5833</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB4_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga553af55bc5cc70f4081aad049bf2872c"> 5834</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB4_CCOBn_SHIFT))&amp;FTFL_FCCOB4_CCOBn_MASK)</span></div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="comment">/* FCCOBB Bit Fields */</span></div><div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga00aef335772d6ebee4d1e0fbeda40c7d"> 5836</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBB_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga067fddda40a93b82c28ccc4ce3a953bd"> 5837</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBB_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga8c8c060a2b2c08932c0e1b086c0c7d60"> 5838</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOBB_CCOBn_SHIFT))&amp;FTFL_FCCOBB_CCOBn_MASK)</span></div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="comment">/* FCCOBA Bit Fields */</span></div><div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga990729a695abb380c9cc804f68ec67b5"> 5840</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBA_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa02cc5a818b780fca7bbfd8755ff6edd"> 5841</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBA_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l05842"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga41d45da82803e80c3faaee17a5a120be"> 5842</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOBA_CCOBn_SHIFT))&amp;FTFL_FCCOBA_CCOBn_MASK)</span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="comment">/* FCCOB9 Bit Fields */</span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga121ed92b960f5290741c5826b214856c"> 5844</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB9_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gafb904bba83e6b2a70c4e119378f2225f"> 5845</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB9_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gadc280f275b2251d978f70847f2dde232"> 5846</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB9_CCOBn_SHIFT))&amp;FTFL_FCCOB9_CCOBn_MASK)</span></div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="comment">/* FCCOB8 Bit Fields */</span></div><div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga8aac72da91fc9360361c969c268bfe05"> 5848</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB8_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaadee561c559788cfc90cac06c3f1dca9"> 5849</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB8_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga7ed57bf3b00f03bddd83944707010678"> 5850</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FCCOB8_CCOBn_SHIFT))&amp;FTFL_FCCOB8_CCOBn_MASK)</span></div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga85b6b04e59c3e599c3dd14a15098cbe8"> 5852</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT3_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaba85a54c173a8030016a07c6f5bca925"> 5853</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT3_PROT_SHIFT                   0</span></div><div class="line"><a name="l05854"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga5928065d9df3e1ccef2c6057564e49fc"> 5854</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT3_PROT_SHIFT))&amp;FTFL_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab025f3c9db253e8e5cf6b34b35d9e9f4"> 5856</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT2_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga1154643b8b983c891b387d11ea2c014b"> 5857</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT2_PROT_SHIFT                   0</span></div><div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga093261d60503e2fff96bb5073530d60a"> 5858</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT2_PROT_SHIFT))&amp;FTFL_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l05860"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga5c9f8e4883ba60b62c7c6c4086e457e2"> 5860</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT1_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l05861"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gafc33561153fee9b1baaaed4d88d684b0"> 5861</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT1_PROT_SHIFT                   0</span></div><div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga86a6d2225008135b0e9ebb2808b78227"> 5862</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT1_PROT_SHIFT))&amp;FTFL_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga646d72cc3ed2260faa773c4aa7950448"> 5864</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT0_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa187bf5bd9042ecb56239610b9636ad8"> 5865</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT0_PROT_SHIFT                   0</span></div><div class="line"><a name="l05866"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gab744f37414e482c23b05081b9fe0f395"> 5866</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FPROT0_PROT_SHIFT))&amp;FTFL_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaf8050cf8129009b1eec291d295ea4767"> 5868</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT_EPROT_MASK                   0xFFu</span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga448539d5bf3dabcad04582543d4b31d6"> 5869</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT_EPROT_SHIFT                  0</span></div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#gaa41070c8363819ecef557a277c6d3941"> 5870</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT_EPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FEPROT_EPROT_SHIFT))&amp;FTFL_FEPROT_EPROT_MASK)</span></div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div><div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga308c1d923b4ad70d0ac4445e8cb09ac0"> 5872</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT_DPROT_MASK                   0xFFu</span></div><div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga36e2c6a1672ab6425d570dc3b4d6b812"> 5873</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT_DPROT_SHIFT                  0</span></div><div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___masks.html#ga06896c18fa0af8a7f0fd652784fcda66"> 5874</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT_DPROT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFL_FDPROT_DPROT_SHIFT))&amp;FTFL_FDPROT_DPROT_MASK)</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160; <span class="comment">/* end of group FTFL_Register_Masks */</span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;</div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;</div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="comment">/* FTFL - Peripheral instance base addresses */</span></div><div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___f_t_f_l___peripheral.html#gad2bcbae914ba8547b96791479afda939"> 5883</a></span>&#160;<span class="preprocessor">#define FTFL_BASE_PTR                            ((FTFL_MemMapPtr)0x40020000u)</span></div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;</div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="comment">   -- FTFL - Register accessor macros</span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;</div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="comment">/* FTFL - Register instance definitions */</span></div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="comment">/* FTFL */</span></div><div class="line"><a name="l05897"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga52e8765b3167ad9a747a0b45e8474ca1"> 5897</a></span>&#160;<span class="preprocessor">#define FTFL_FOPT                                FTFL_FOPT_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gaf013df9b271efd73b20bbad665ed5ce8"> 5898</a></span>&#160;<span class="preprocessor">#define FTFL_FSTAT                               FTFL_FSTAT_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga801916a2948fcc50d4c5abf71322dcc6"> 5899</a></span>&#160;<span class="preprocessor">#define FTFL_FCNFG                               FTFL_FCNFG_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05900"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga5c6d55c5886dd7e351c462fe9042cbab"> 5900</a></span>&#160;<span class="preprocessor">#define FTFL_FSEC                                FTFL_FSEC_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga565f766da2b8306ccf6d4cfa97f2d104"> 5901</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB0                              FTFL_FCCOB0_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gaf827d2b58ef1ddaef91307e20da7faef"> 5902</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB1                              FTFL_FCCOB1_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gabd49fbfe3d83f09a9651b727ab156550"> 5903</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB2                              FTFL_FCCOB2_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05904"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga4b4377f063f2824924b069a33637fa2f"> 5904</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB3                              FTFL_FCCOB3_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga43d4a3227870da91b9ad1390809397ba"> 5905</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB4                              FTFL_FCCOB4_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gac666ae75ddc533b963f29eeaa9d37dfc"> 5906</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB5                              FTFL_FCCOB5_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga05a48ff9647b7c29da71e4f031385897"> 5907</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB6                              FTFL_FCCOB6_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga458618aa0bcccf4f7c3a7459455f45d2"> 5908</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB7                              FTFL_FCCOB7_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05909"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga28003295a38f6e37acc1ad356a4b286c"> 5909</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB8                              FTFL_FCCOB8_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05910"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga631d3acc01c150e51dee3cfaf5b37aeb"> 5910</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOB9                              FTFL_FCCOB9_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga6e1f02fa7b5de4c38f11154d0f2b4ebb"> 5911</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBA                              FTFL_FCCOBA_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga0fc25579949a6dcf2a6020dd0f2de0b3"> 5912</a></span>&#160;<span class="preprocessor">#define FTFL_FCCOBB                              FTFL_FCCOBB_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05913"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga6114358237cbf6b70a2db6942fa7c8a8"> 5913</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT0                              FTFL_FPROT0_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga66d897b8f8072b260c5604f1141b0d9e"> 5914</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT1                              FTFL_FPROT1_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gad1419b6c37f5984c3ef3a96d5f7d9ede"> 5915</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT2                              FTFL_FPROT2_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05916"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gaf85e01513a3b3f71d79ea3dea9e6eb77"> 5916</a></span>&#160;<span class="preprocessor">#define FTFL_FPROT3                              FTFL_FPROT3_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#ga5b38f7e47a2bc9e993186fa47012aef6"> 5917</a></span>&#160;<span class="preprocessor">#define FTFL_FDPROT                              FTFL_FDPROT_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group___f_t_f_l___register___accessor___macros.html#gad1f5e5aa570a2787b3d4dc838fe932dc"> 5918</a></span>&#160;<span class="preprocessor">#define FTFL_FEPROT                              FTFL_FEPROT_REG(FTFL_BASE_PTR)</span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160; <span class="comment">/* end of group FTFL_Register_Accessor_Macros */</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;</div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160; <span class="comment">/* end of group FTFL_Peripheral */</span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;</div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;</div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="comment">   -- NV</span></div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;</div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_n_v___mem_map.html">NV_MemMap</a> {</div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY3;                                </div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY2;                                </div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY1;                                </div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY0;                                </div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY7;                                </div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY6;                                </div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY5;                                </div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BACKKEY4;                                </div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT3;                                  </div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT2;                                  </div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT1;                                  </div><div class="line"><a name="l05952"></a><span class="lineno"> 5952</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FPROT0;                                  </div><div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FSEC;                                    </div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FOPT;                                    </div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FEPROT;                                  </div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FDPROT;                                  </div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___n_v___peripheral.html#ga9aac431b01e6b976f2f4e32409ab725f">NV_MemMapPtr</a>;</div><div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;</div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;</div><div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="comment">/* NV - Register accessors */</span></div><div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga3f3d8bddafcafafb27fb8981656492e1"> 5970</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_REG(base)                    ((base)-&gt;BACKKEY3)</span></div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaad90d55fc5c046a8e8508b04cbe2fbbb"> 5971</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_REG(base)                    ((base)-&gt;BACKKEY2)</span></div><div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaa618f324e87cf548f4736270e46fcc57"> 5972</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_REG(base)                    ((base)-&gt;BACKKEY1)</span></div><div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga905f2d4f792d634634d339e5b6170fe1"> 5973</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_REG(base)                    ((base)-&gt;BACKKEY0)</span></div><div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga7f6090f0eb664b59d0e6e79b492fe8e4"> 5974</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_REG(base)                    ((base)-&gt;BACKKEY7)</span></div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga9d64e9e2568804d0cf1de4cb5a1d3f1f"> 5975</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_REG(base)                    ((base)-&gt;BACKKEY6)</span></div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaeeb967dc21f8077cef911eae743d7f12"> 5976</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_REG(base)                    ((base)-&gt;BACKKEY5)</span></div><div class="line"><a name="l05977"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gae867c53e6918c6a7c16ccba9ee512dc1"> 5977</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_REG(base)                    ((base)-&gt;BACKKEY4)</span></div><div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gad8e367bb2e9aae8570a3736ec8a4aee9"> 5978</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_REG(base)                      ((base)-&gt;FPROT3)</span></div><div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gae06ab638a7b4ad4757c89118971127d0"> 5979</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_REG(base)                      ((base)-&gt;FPROT2)</span></div><div class="line"><a name="l05980"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga1f9fafcb15ed5d1b27020f5b04edfe00"> 5980</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_REG(base)                      ((base)-&gt;FPROT1)</span></div><div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga04dc6fb630cffc56b5fff1847704cc53"> 5981</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_REG(base)                      ((base)-&gt;FPROT0)</span></div><div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gafcfd540f11abf7f4644b7c5a5bc272fe"> 5982</a></span>&#160;<span class="preprocessor">#define NV_FSEC_REG(base)                        ((base)-&gt;FSEC)</span></div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga66cb061090c7bd7c8b2447b133a93ce5"> 5983</a></span>&#160;<span class="preprocessor">#define NV_FOPT_REG(base)                        ((base)-&gt;FOPT)</span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga689f6db632fecfda17b3a0af63529b29"> 5984</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_REG(base)                      ((base)-&gt;FEPROT)</span></div><div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga8c387944c38c4df1397982458df8a2f1"> 5985</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_REG(base)                      ((base)-&gt;FDPROT)</span></div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;</div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;</div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;<span class="comment">   -- NV Register Masks</span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;</div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="comment">/* BACKKEY3 Bit Fields */</span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabe9123bc8137627b30e4f75c757cfb95"> 6002</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l06003"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga78b75e37d984596ddd9053d2125a78ff"> 6003</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    0</span></div><div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga60012399e688ca410ed3d4c7f58d5f91"> 6004</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY3_KEY_SHIFT))&amp;NV_BACKKEY3_KEY_MASK)</span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="comment">/* BACKKEY2 Bit Fields */</span></div><div class="line"><a name="l06006"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5bf8822b0b59a321d9b5c30eb1618704"> 6006</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga408b1083508e784cba76d5be9b147a84"> 6007</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    0</span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5641a6e4f33b369fdcbefa85524b0610"> 6008</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY2_KEY_SHIFT))&amp;NV_BACKKEY2_KEY_MASK)</span></div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="comment">/* BACKKEY1 Bit Fields */</span></div><div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga6cd05d78b113df7f3cb0d11d29931666"> 6010</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga71418f17e11f902066ca404fbe473aef"> 6011</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    0</span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gacd7a10179786650c77f0f094f6840a3c"> 6012</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY1_KEY_SHIFT))&amp;NV_BACKKEY1_KEY_MASK)</span></div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="comment">/* BACKKEY0 Bit Fields */</span></div><div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafa0e31ca33d445d47d2fd89785e4ec9b"> 6014</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga381e2b0a778da31fa6c795550e71aed8"> 6015</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    0</span></div><div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga119a9432df0049c7606825aee3a20f31"> 6016</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY0_KEY_SHIFT))&amp;NV_BACKKEY0_KEY_MASK)</span></div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="comment">/* BACKKEY7 Bit Fields */</span></div><div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gac3f2bc7dd55b7951d70a5d1fcb6552b8"> 6018</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gad6bef74e61e792dfa5b7d195e4ce5620"> 6019</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    0</span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gad81b2addd996d3f0ee299e252d88b0a9"> 6020</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY7_KEY_SHIFT))&amp;NV_BACKKEY7_KEY_MASK)</span></div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="comment">/* BACKKEY6 Bit Fields */</span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga44e2d846ef1b9d5ad94a707fa6f29ae1"> 6022</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga271a532af55987843f56d660efb5d440"> 6023</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    0</span></div><div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaf79c4e3cdf4165b1f5158054ec642039"> 6024</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY6_KEY_SHIFT))&amp;NV_BACKKEY6_KEY_MASK)</span></div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="comment">/* BACKKEY5 Bit Fields */</span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gab1e58bd037f31bcaa1b96a71340315ba"> 6026</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga68762e18611e6dfaed3ddfd7847c09f4"> 6027</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    0</span></div><div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafcbf4418e3079604800f92142c11c249"> 6028</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY5_KEY_SHIFT))&amp;NV_BACKKEY5_KEY_MASK)</span></div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="comment">/* BACKKEY4 Bit Fields */</span></div><div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga49a74f76cf8b7787284ac6e510e4e0c3"> 6030</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l06031"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gadfa9b097c522673010b11e94a5a7b9eb"> 6031</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    0</span></div><div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga51340cca5ef5a77628cc40a0566f32f8"> 6032</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY4_KEY_SHIFT))&amp;NV_BACKKEY4_KEY_MASK)</span></div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1a2ecc3ba1f6ae4c2db7fcaa8f369b34"> 6034</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaee74e224c0572f7618f28c11d921b6e3"> 6035</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     0</span></div><div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga480ba67bcc94573ed72a579f378d99a1"> 6036</a></span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT3_PROT_SHIFT))&amp;NV_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga99b7ccf89e4d3cc80d0317086202de0f"> 6038</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga50f9336b86839704ca20297b040c3ca5"> 6039</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     0</span></div><div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga0a02b2f351b6b36febb00f4ac3604a9c"> 6040</a></span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT2_PROT_SHIFT))&amp;NV_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga4ca39bad3b57769cb423f1616c985e38"> 6042</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga06d0cb2797f243b77d60cfecedfc9f86"> 6043</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     0</span></div><div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaf206463f78b039135d71cfd13dc43193"> 6044</a></span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT1_PROT_SHIFT))&amp;NV_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafb9244a297e4e856c53e7cb9515d8549"> 6046</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaaae2badd9a03af803a09537c6c89382a"> 6047</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     0</span></div><div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga1e5d89ac9195a6ed439fefb7d2200cac"> 6048</a></span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT0_PROT_SHIFT))&amp;NV_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gab159c721c6cde1f629b630c573da8ea9"> 6050</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         0x3u</span></div><div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga92a819b24b0472a83857ddd2d950ab08"> 6051</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        0</span></div><div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gad5a8a12d54435f49c62b7f43b53513a8"> 6052</a></span>&#160;<span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_SEC_SHIFT))&amp;NV_FSEC_SEC_MASK)</span></div><div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga8fd3b6696c82aa96017fe25be34d19c9"> 6053</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      0xCu</span></div><div class="line"><a name="l06054"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaba549ee99b8ca1af3531eafd5746f6b6"> 6054</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     2</span></div><div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gae4a6264735dd8537ff6a3a993a8c50d8"> 6055</a></span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_FSLACC_SHIFT))&amp;NV_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga02f5aa86e1f5bceefd0378fa736d5656"> 6056</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_MASK                        0x30u</span></div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga13adfbdf46af9e59b446d17ce90b49c1"> 6057</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       4</span></div><div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gafb2cb85643ad7aa0997ed49baa90379f"> 6058</a></span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_MEEN_SHIFT))&amp;NV_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga50a87e963eeaaf5fdb904e7bac9099af"> 6059</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       0xC0u</span></div><div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga3df55e24a4dc42a19afc15b4a3137bae"> 6060</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      6</span></div><div class="line"><a name="l06061"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga36512e2f79f5136a62b0f32ad2955c25"> 6061</a></span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_KEYEN_SHIFT))&amp;NV_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabe7cb388b4a9f41cc264e7df5ecdf883"> 6063</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_MASK                      0x1u</span></div><div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga2fc27fe10cf14eb30613e131fe7e758e"> 6064</a></span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT_SHIFT                     0</span></div><div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga5c130a6f11de9f04a77b36fd61843e8f"> 6065</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_MASK                  0x2u</span></div><div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabf1111ccacc4104b2855c4f3851cbaa5"> 6066</a></span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_SHIFT                 1</span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="comment">/* FEPROT Bit Fields */</span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gae309f9fbc7ce46321fbe34e89077fd7a"> 6068</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_MASK                     0xFFu</span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gad725c7b093dfd814cfae3e3fe8522ed2"> 6069</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT_SHIFT                    0</span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gabcc836b96405f4caaf42e866658a0ff6"> 6070</a></span>&#160;<span class="preprocessor">#define NV_FEPROT_EPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FEPROT_EPROT_SHIFT))&amp;NV_FEPROT_EPROT_MASK)</span></div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;<span class="comment">/* FDPROT Bit Fields */</span></div><div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#ga004ff32c4f18a922a47aaf9adea14d41"> 6072</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_MASK                     0xFFu</span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaf2019bf7c0b8e9dc5efcc385cc50f35b"> 6073</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT_SHIFT                    0</span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___n_v___register___masks.html#gaf8d86f0c12ae901350923c42b1c0dbbe"> 6074</a></span>&#160;<span class="preprocessor">#define NV_FDPROT_DPROT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FDPROT_DPROT_SHIFT))&amp;NV_FDPROT_DPROT_MASK)</span></div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160; <span class="comment">/* end of group NV_Register_Masks */</span></div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;</div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;</div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group___n_v___peripheral.html#gad199a235b90fe3e6afb977f2d6a9c565"> 6083</a></span>&#160;<span class="preprocessor">#define FTFL_FlashConfig_BASE_PTR                ((NV_MemMapPtr)0x400u)</span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;</div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;</div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;<span class="comment">/* NV - Register instance definitions */</span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="comment">/* FTFL_FlashConfig */</span></div><div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gadb8e2eb4db4de2a485b31c2a1dd393af"> 6097</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY0                              NV_BACKKEY0_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gae849f8e6eaa76305b07c567463074dc9"> 6098</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY1                              NV_BACKKEY1_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga51642a3d84acba43ff0aa3925226ab32"> 6099</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY2                              NV_BACKKEY2_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga18932af5b184d02998db112b364e45e1"> 6100</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY3                              NV_BACKKEY3_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga5f7ba38a88074b8b658dfe992c73482c"> 6101</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY4                              NV_BACKKEY4_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga7b8e49b6530c2192672343b7f32ae5e8"> 6102</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY5                              NV_BACKKEY5_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga74544d83ca29fc4d859726eb023dadb9"> 6103</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY6                              NV_BACKKEY6_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaf4c4eb8173a514a0fe632f29e80423d4"> 6104</a></span>&#160;<span class="preprocessor">#define NV_BACKKEY7                              NV_BACKKEY7_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga04c3d23d8164e3fb7fb4f3e011869b5a"> 6105</a></span>&#160;<span class="preprocessor">#define NV_FPROT3                                NV_FPROT3_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaedf00f22b7dabfa124aeb38cdd5fb8a8"> 6106</a></span>&#160;<span class="preprocessor">#define NV_FPROT2                                NV_FPROT2_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga35eb345943dea70476ecc9f1cc3db473"> 6107</a></span>&#160;<span class="preprocessor">#define NV_FPROT1                                NV_FPROT1_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gabd1755172d62e3c49cb9e79d2065a147"> 6108</a></span>&#160;<span class="preprocessor">#define NV_FPROT0                                NV_FPROT0_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gad508c386413905d31c12a2319fa355e3"> 6109</a></span>&#160;<span class="preprocessor">#define NV_FOPT                                  NV_FOPT_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga6bdca22aa1e76ebd389ecf4a5d70b93c"> 6110</a></span>&#160;<span class="preprocessor">#define NV_FSEC                                  NV_FSEC_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#gaa36202cc8cc9caa02eee166ffce5efc6"> 6111</a></span>&#160;<span class="preprocessor">#define NV_FDPROT                                NV_FDPROT_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group___n_v___register___accessor___macros.html#ga042021b7c9ba543352055825ab37f11b"> 6112</a></span>&#160;<span class="preprocessor">#define NV_FEPROT                                NV_FEPROT_REG(FTFL_FlashConfig_BASE_PTR)</span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;</div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160; <span class="comment">/* end of group NV_Peripheral */</span></div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;</div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;</div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="comment">   -- FTM</span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;</div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_f_t_m___mem_map.html">FTM_MemMap</a> {</div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SC;                                     </div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CNT;                                    </div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MOD;                                    </div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CnSC;                                   </div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CnV;                                    </div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;  } CONTROLS[8];</div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CNTIN;                                  </div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> STATUS;                                 </div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MODE;                                   </div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SYNC;                                   </div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> OUTINIT;                                </div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> OUTMASK;                                </div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> COMBINE;                                </div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> DEADTIME;                               </div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> EXTTRIG;                                </div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> POL;                                    </div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FMS;                                    </div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FILTER;                                 </div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FLTCTRL;                                </div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> QDCTRL;                                 </div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CONF;                                   </div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FLTPOL;                                 </div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SYNCONF;                                </div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> INVCTRL;                                </div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SWOCTRL;                                </div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PWMLOAD;                                </div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___f_t_m___peripheral.html#gaafa7875c9deb2b3afe4aa22ce6a99d39">FTM_MemMapPtr</a>;</div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;</div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="comment">   -- FTM - Register accessor macros</span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;</div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="comment">/* FTM - Register accessors */</span></div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga0b48df6cbccecf754cc49bb7ea1e3aad"> 6175</a></span>&#160;<span class="preprocessor">#define FTM_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1ba1654f76ecc24de48047117cb5b45e"> 6176</a></span>&#160;<span class="preprocessor">#define FTM_CNT_REG(base)                        ((base)-&gt;CNT)</span></div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gabbea5752afc54317fcb50890f8593a49"> 6177</a></span>&#160;<span class="preprocessor">#define FTM_MOD_REG(base)                        ((base)-&gt;MOD)</span></div><div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga49332bccc11dd36d399f3fff66f313b5"> 6178</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_REG(base,index)                 ((base)-&gt;CONTROLS[index].CnSC)</span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaacf8fed24da463653900319184874197"> 6179</a></span>&#160;<span class="preprocessor">#define FTM_CnV_REG(base,index)                  ((base)-&gt;CONTROLS[index].CnV)</span></div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2bac47a7c51c2e7f81edba5a00f949f2"> 6180</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_REG(base)                      ((base)-&gt;CNTIN)</span></div><div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae9cc2c8dd99da090bcbe0039637f4b0d"> 6181</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_REG(base)                     ((base)-&gt;STATUS)</span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2b015e87a081f48499ab1becb9c003c9"> 6182</a></span>&#160;<span class="preprocessor">#define FTM_MODE_REG(base)                       ((base)-&gt;MODE)</span></div><div class="line"><a name="l06183"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga749433fea6be26b0ca61150ab722dca0"> 6183</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REG(base)                       ((base)-&gt;SYNC)</span></div><div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga689e5e15a9b7e64bb944251aeebafddc"> 6184</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_REG(base)                    ((base)-&gt;OUTINIT)</span></div><div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaed9953404dbe94ee34e8a906489506c2"> 6185</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_REG(base)                    ((base)-&gt;OUTMASK)</span></div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga3bd7d4b2370ee66201e8d9e87e416da0"> 6186</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_REG(base)                    ((base)-&gt;COMBINE)</span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gafd613d2abdcb75b0dd32d3b045ee2192"> 6187</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_REG(base)                   ((base)-&gt;DEADTIME)</span></div><div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga471f91fbb0abe03bbbe568d75c5baa3b"> 6188</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_REG(base)                    ((base)-&gt;EXTTRIG)</span></div><div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga8e78f5088a2e01b6857336a7290f20f0"> 6189</a></span>&#160;<span class="preprocessor">#define FTM_POL_REG(base)                        ((base)-&gt;POL)</span></div><div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2c28b40a38a76a870130b9cfda02ae6a"> 6190</a></span>&#160;<span class="preprocessor">#define FTM_FMS_REG(base)                        ((base)-&gt;FMS)</span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae52e1c95a74f5562b3d840a82762fcfc"> 6191</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_REG(base)                     ((base)-&gt;FILTER)</span></div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gab0a641159aeae9d56cb5b5353f3a68ec"> 6192</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_REG(base)                    ((base)-&gt;FLTCTRL)</span></div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga998d62e98f702aca0c1f71e7699d5973"> 6193</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_REG(base)                     ((base)-&gt;QDCTRL)</span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaccd05c478b64606ec1ceb2ef17e38dc4"> 6194</a></span>&#160;<span class="preprocessor">#define FTM_CONF_REG(base)                       ((base)-&gt;CONF)</span></div><div class="line"><a name="l06195"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga031ade84211f87bed77fb3b71dfa67e6"> 6195</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_REG(base)                     ((base)-&gt;FLTPOL)</span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gab945eb614e7150c2e0048fb7b684ebad"> 6196</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_REG(base)                    ((base)-&gt;SYNCONF)</span></div><div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaa802450fbaa2dc424ffe4838d5c9a89b"> 6197</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_REG(base)                    ((base)-&gt;INVCTRL)</span></div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga9d8f5821b8f521665946f61a878a3963"> 6198</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_REG(base)                    ((base)-&gt;SWOCTRL)</span></div><div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2788d558fe351bdcafa92b44f8611c03"> 6199</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_REG(base)                    ((base)-&gt;PWMLOAD)</span></div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160; <span class="comment">/* end of group FTM_Register_Accessor_Macros */</span></div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;</div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;</div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="comment">   -- FTM Register Masks</span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;</div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d12f2131f28899f9d18b8e7fe12349f"> 6216</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_MASK                           0x7u</span></div><div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c61fdf29e7bfcc3b61c9b3cc86019b6"> 6217</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS_SHIFT                          0</span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac5bcb12f03c653d0e70e5420160cf26e"> 6218</a></span>&#160;<span class="preprocessor">#define FTM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_PS_SHIFT))&amp;FTM_SC_PS_MASK)</span></div><div class="line"><a name="l06219"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4a0ff5e0b4f7181e51e0139abfa6d7d3"> 6219</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_MASK                         0x18u</span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9c8973dcfd297dfda1f057c14e1deb4b"> 6220</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS_SHIFT                        3</span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3129932b4758f01371fc729982aee834"> 6221</a></span>&#160;<span class="preprocessor">#define FTM_SC_CLKS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_SC_CLKS_SHIFT))&amp;FTM_SC_CLKS_MASK)</span></div><div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaccb41101ca573d24de634c5a19d13467"> 6222</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_MASK                        0x20u</span></div><div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d4d626c21437a2b8b15e9a2a385727"> 6223</a></span>&#160;<span class="preprocessor">#define FTM_SC_CPWMS_SHIFT                       5</span></div><div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga65e89cf2978e1c61f40b229b66b3e7c8"> 6224</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_MASK                         0x40u</span></div><div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3d59d98a90d574503733c8a1abd2e7ae"> 6225</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOIE_SHIFT                        6</span></div><div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeea3d5615ca8e996e87e6f9aacdfb4fb"> 6226</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_MASK                          0x80u</span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f12d6f2ddbc4a71756f2b0203ab57dd"> 6227</a></span>&#160;<span class="preprocessor">#define FTM_SC_TOF_SHIFT                         7</span></div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a984be18d311688f8a369a43f9145b6"> 6229</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_MASK                       0xFFFFu</span></div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacab5bfefd759b4b0d8e4949a872f96e2"> 6230</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT_SHIFT                      0</span></div><div class="line"><a name="l06231"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2fbc38b4fdc6e3e78dddb3aee1e5a553"> 6231</a></span>&#160;<span class="preprocessor">#define FTM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNT_COUNT_SHIFT))&amp;FTM_CNT_COUNT_MASK)</span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae815072c26d186e4ad07654080c7cb97"> 6233</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l06234"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac10320219038f5acd0cc6ed04c4f1f48"> 6234</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD_SHIFT                        0</span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gada05ad8063f19ad7e6883012ac88ec08"> 6235</a></span>&#160;<span class="preprocessor">#define FTM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MOD_MOD_SHIFT))&amp;FTM_MOD_MOD_MASK)</span></div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div><div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab38e53cd8f53bb325b849510374280f8"> 6237</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_MASK                        0x1u</span></div><div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86e1227e22b8a08811a810d4f8415ef1"> 6238</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_DMA_SHIFT                       0</span></div><div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5c67eddb15cb1814ba34d7d65bcee29"> 6239</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_MASK                       0x4u</span></div><div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae5475c81aa249750da2a97ee1d1d525a"> 6240</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSA_SHIFT                      2</span></div><div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7f4800478dfa63921e229a7ea4a7c067"> 6241</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_MASK                       0x8u</span></div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac508e0ba6b0d6cb0cdab5ef823a640d7"> 6242</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_ELSB_SHIFT                      3</span></div><div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8e0a97177b0413ce86f6780d47bb067"> 6243</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_MASK                        0x10u</span></div><div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8f21240c09b409447eb17431135f7448"> 6244</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSA_SHIFT                       4</span></div><div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga88e610eb6f4e969823fa3cef98a3d8e4"> 6245</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_MASK                        0x20u</span></div><div class="line"><a name="l06246"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb80d087156b2b23c6c308cc3339487d"> 6246</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_MSB_SHIFT                       5</span></div><div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2622c4a4a5b1c7b247c8b53d3f61c112"> 6247</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_MASK                       0x40u</span></div><div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaba90b1420259332e1f67aa63aa8e560"> 6248</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHIE_SHIFT                      6</span></div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga16fe13e36069f8d764bbb9bad111001f"> 6249</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_MASK                        0x80u</span></div><div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad3f83c62029e371ae120c576015212bb"> 6250</a></span>&#160;<span class="preprocessor">#define FTM_CnSC_CHF_SHIFT                       7</span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div><div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaebf50ac59c7cc0b853a2a90b117ac395"> 6252</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_MASK                         0xFFFFu</span></div><div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga763735cc078e7480124e33026ff2fa22"> 6253</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL_SHIFT                        0</span></div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga40e4f4b5e56545a820324e7ec12ecd97"> 6254</a></span>&#160;<span class="preprocessor">#define FTM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CnV_VAL_SHIFT))&amp;FTM_CnV_VAL_MASK)</span></div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="comment">/* CNTIN Bit Fields */</span></div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5181f522d645ce312209c2258a1a06d0"> 6256</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_MASK                      0xFFFFu</span></div><div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga174caa0423e0d00ae66b8adc3253ce60"> 6257</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT_SHIFT                     0</span></div><div class="line"><a name="l06258"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafebcdb424cb22b2bd2a8c641cac23ab7"> 6258</a></span>&#160;<span class="preprocessor">#define FTM_CNTIN_INIT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CNTIN_INIT_SHIFT))&amp;FTM_CNTIN_INIT_MASK)</span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ba703f87542e033b6c311c061ea9187"> 6260</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_MASK                     0x1u</span></div><div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ea6740087a54ad02b40e7cf909f92aa"> 6261</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH0F_SHIFT                    0</span></div><div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf99cd78b57a27e6aa5fea6b587dc4e5f"> 6262</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_MASK                     0x2u</span></div><div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae55718a94e09af32a6596131a1b7e45"> 6263</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH1F_SHIFT                    1</span></div><div class="line"><a name="l06264"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab75f4d4d1939e42385d1feb59b1eb363"> 6264</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_MASK                     0x4u</span></div><div class="line"><a name="l06265"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94df65cce2bfdcf540b7870192e1e5ae"> 6265</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH2F_SHIFT                    2</span></div><div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01848bca7d5009780d57fb7ecdbdc70f"> 6266</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_MASK                     0x8u</span></div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac407f69b8388265201670d565e9f4164"> 6267</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH3F_SHIFT                    3</span></div><div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac446951cc555fbf040895c15baa5a748"> 6268</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_MASK                     0x10u</span></div><div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga07a64ef5825a5ae2bc35a0f5816ea652"> 6269</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH4F_SHIFT                    4</span></div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c12b3bd23aa6b86b73397ef3be611c4"> 6270</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_MASK                     0x20u</span></div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga96b5ed7438cebb87079abc1cc0ee7138"> 6271</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH5F_SHIFT                    5</span></div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga82a2b1d92f02ba202f6bd1990fb8f241"> 6272</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_MASK                     0x40u</span></div><div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f112b0b325b70d32bbd926eb6297933"> 6273</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH6F_SHIFT                    6</span></div><div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44cfba5039f8d711537348ad97cc6cd3"> 6274</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_MASK                     0x80u</span></div><div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04ac2f0031ce465f9d6c0b68cb9f0a76"> 6275</a></span>&#160;<span class="preprocessor">#define FTM_STATUS_CH7F_SHIFT                    7</span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="comment">/* MODE Bit Fields */</span></div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3142bc5c6261a7c04c95844ef35edd5b"> 6277</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_MASK                      0x1u</span></div><div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38df569e214287fa43254c2ddeafa5b5"> 6278</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FTMEN_SHIFT                     0</span></div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga069f8d36fce3b99bf22cf8e588b855bf"> 6279</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_MASK                       0x2u</span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0d0d007a2359f31a0cf50b06acef810c"> 6280</a></span>&#160;<span class="preprocessor">#define FTM_MODE_INIT_SHIFT                      1</span></div><div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1178ceaccafa6eb9f10395901c75f7ba"> 6281</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_MASK                      0x4u</span></div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36fb0f391d4b52f38caf711ba8d73ae7"> 6282</a></span>&#160;<span class="preprocessor">#define FTM_MODE_WPDIS_SHIFT                     2</span></div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3993337287da1b6624d5f7d70f10b3d5"> 6283</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_MASK                    0x8u</span></div><div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e9f1c44632b559046173b3b0db93170"> 6284</a></span>&#160;<span class="preprocessor">#define FTM_MODE_PWMSYNC_SHIFT                   3</span></div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24f1ea5d7afd4ec88404e4867303aae5"> 6285</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_MASK                    0x10u</span></div><div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab95eb2088da81d610805b949399d9bf9"> 6286</a></span>&#160;<span class="preprocessor">#define FTM_MODE_CAPTEST_SHIFT                   4</span></div><div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a3aedea37d5334fda2212d1f1424ce4"> 6287</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_MASK                     0x60u</span></div><div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d6ed5f33ee34eccdb66956a0bc1224"> 6288</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM_SHIFT                    5</span></div><div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3a375ca71447009a74bac03c360772fc"> 6289</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_MODE_FAULTM_SHIFT))&amp;FTM_MODE_FAULTM_MASK)</span></div><div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab5bf6d3a31e69bc7806947c4650afa90"> 6290</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_MASK                    0x80u</span></div><div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac8de910f0297704ac0625948d59856d6"> 6291</a></span>&#160;<span class="preprocessor">#define FTM_MODE_FAULTIE_SHIFT                   7</span></div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="comment">/* SYNC Bit Fields */</span></div><div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaee5f107bf44191de4f5e747d4764e3ed"> 6293</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_MASK                     0x1u</span></div><div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacdc3ce84e897d0dd03b6ff7c483a6e4f"> 6294</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMIN_SHIFT                    0</span></div><div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6aedee28d8bdb29e4f4a309e85ccdb0"> 6295</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_MASK                     0x2u</span></div><div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad9a59cf6ab219dcb7f646d74e599ddb4"> 6296</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_CNTMAX_SHIFT                    1</span></div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafae9d365874a8b4adc13ccc1a3873b6a"> 6297</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_MASK                     0x4u</span></div><div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf3a51fedf11a10a6793f9df11ca77e87"> 6298</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_REINIT_SHIFT                    2</span></div><div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1393ccaf9753328f3b3b65cf28f6804f"> 6299</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_MASK                    0x8u</span></div><div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9f4fbe85603aa455463585444e27dbb3"> 6300</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SYNCHOM_SHIFT                   3</span></div><div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5ee32a648ec1a88f07ea32b9a680684b"> 6301</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_MASK                      0x10u</span></div><div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b676aad473928dd52e5d757149ab445"> 6302</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG0_SHIFT                     4</span></div><div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2caa82ba7f028e7a696a8e02b7f87ac"> 6303</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_MASK                      0x20u</span></div><div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44401f020ce66143ee97582e21332fe9"> 6304</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG1_SHIFT                     5</span></div><div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf1b0377ca3de3fac73b014406084a05b"> 6305</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_MASK                      0x40u</span></div><div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd88ca49160a6fb4bb24f6ed57180b87"> 6306</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_TRIG2_SHIFT                     6</span></div><div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa3cb833bf90ebaf61a187b421a956a30"> 6307</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_MASK                     0x80u</span></div><div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0ff121b844150b34a80e0d43d851c7a1"> 6308</a></span>&#160;<span class="preprocessor">#define FTM_SYNC_SWSYNC_SHIFT                    7</span></div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="comment">/* OUTINIT Bit Fields */</span></div><div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25049f81cfbb792f293e74d623d1a945"> 6310</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_MASK                   0x1u</span></div><div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3fdff5ede58f533fe4ecc296db939b4b"> 6311</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH0OI_SHIFT                  0</span></div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36d7ebc12c5244ef6852a0327113420e"> 6312</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_MASK                   0x2u</span></div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga419aab88bd101c374e1f1be56d122a35"> 6313</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH1OI_SHIFT                  1</span></div><div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga06ffa599245bdf8bb3c19f45a11f96f4"> 6314</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_MASK                   0x4u</span></div><div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga25aa50131bfe6d3c09b6508e718bb638"> 6315</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH2OI_SHIFT                  2</span></div><div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa0b4f972bca3194e69fbe94021f3471"> 6316</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_MASK                   0x8u</span></div><div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga083d497bae99715e175c5e73e27d3313"> 6317</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH3OI_SHIFT                  3</span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab451c20f7002deae668749b6a886ca84"> 6318</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_MASK                   0x10u</span></div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac61997ec656e9289b6b9b4a6df30b548"> 6319</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH4OI_SHIFT                  4</span></div><div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa0956e031b19115b7f91bf0138ef8dfe"> 6320</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_MASK                   0x20u</span></div><div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a284efce0663f9bde85b1efc1b1cfd3"> 6321</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH5OI_SHIFT                  5</span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4140f95c3774bb113eba65b099673d64"> 6322</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_MASK                   0x40u</span></div><div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1269df4b4b0084a0e722e688c98abe0"> 6323</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH6OI_SHIFT                  6</span></div><div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga04c56da93774326348a87fb79211e421"> 6324</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_MASK                   0x80u</span></div><div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga717e3d932a491d96e6d729ff87e7c0dd"> 6325</a></span>&#160;<span class="preprocessor">#define FTM_OUTINIT_CH7OI_SHIFT                  7</span></div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="comment">/* OUTMASK Bit Fields */</span></div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1ed080952e4ddf3947066d5d97b7920"> 6327</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_MASK                   0x1u</span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaae1f8ee6cad97accdeef238387cd160c"> 6328</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH0OM_SHIFT                  0</span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaddee400c7d6e8dca5d318526d6e9cf0c"> 6329</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_MASK                   0x2u</span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga50e5211e18cdbae9c986b49e5ff919f8"> 6330</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH1OM_SHIFT                  1</span></div><div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabcfafbb8acba84e561a6023f966991c8"> 6331</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_MASK                   0x4u</span></div><div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9dca78158dd0cbc591569935f052bab4"> 6332</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH2OM_SHIFT                  2</span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae6021cca5706f19ca601ca8d020c4903"> 6333</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_MASK                   0x8u</span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb20c19e85755256c8336c06d5602852"> 6334</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH3OM_SHIFT                  3</span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89efa7258ffb29d1477ca5d7dc9ae870"> 6335</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_MASK                   0x10u</span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb820bca5f610439c9259fcbf80a75d8"> 6336</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH4OM_SHIFT                  4</span></div><div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36491b140fef946f30510e8028487986"> 6337</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_MASK                   0x20u</span></div><div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga788fa594e321e3c5ae5b0dea445caf4c"> 6338</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH5OM_SHIFT                  5</span></div><div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga015da8c828efae7c503a3a1d87c9007a"> 6339</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_MASK                   0x40u</span></div><div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6c7e53365e176cea807c9d68ce0fb6ad"> 6340</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH6OM_SHIFT                  6</span></div><div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf061026503672ed642b2d2f599afb98"> 6341</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_MASK                   0x80u</span></div><div class="line"><a name="l06342"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae1b4dc666609c954526cc0f83bf18ce3"> 6342</a></span>&#160;<span class="preprocessor">#define FTM_OUTMASK_CH7OM_SHIFT                  7</span></div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="comment">/* COMBINE Bit Fields */</span></div><div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf48cb997d418c07e063179fa8459c75a"> 6344</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_MASK                0x1u</span></div><div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabe1e557f9bbddbbe13beac964fa07c1f"> 6345</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE0_SHIFT               0</span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4ac7b3d3c5869c8c8af75bdc506e7c81"> 6346</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_MASK                   0x2u</span></div><div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26f836ae03a05f06608cefafb90082da"> 6347</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP0_SHIFT                  1</span></div><div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga77c4a4aae8406f791ebfbc82ba85b584"> 6348</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_MASK                0x4u</span></div><div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5e5b2330d62feae3345f42df20e7f169"> 6349</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN0_SHIFT               2</span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d79e8bd8bf1855adbe370ae1499d48d"> 6350</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_MASK                  0x8u</span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4bfcf4d8cf838ad852c50cf589fd3d95"> 6351</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP0_SHIFT                 3</span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9722d2bdaba256dd90324aa6b199ee4f"> 6352</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_MASK                   0x10u</span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaab1a185d98eb899fea411daf0386858a"> 6353</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN0_SHIFT                  4</span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd208921dc5f1d7dde730c67776bce8a"> 6354</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_MASK                 0x20u</span></div><div class="line"><a name="l06355"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab9eba65827e4b667e34b89f58640b960"> 6355</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN0_SHIFT                5</span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad373b84d922eba1365283a7ebb5d87f4"> 6356</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_MASK                0x40u</span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac0b55b271d7734489d9e53b0d2ad1a64"> 6357</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN0_SHIFT               6</span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5378f59bc8234381865e973deb638b6f"> 6358</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_MASK                0x100u</span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf9a5abb2341af83a58d95ccb704d8a11"> 6359</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE1_SHIFT               8</span></div><div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga24a8dd787f2e00cde644bf23a4c16123"> 6360</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_MASK                   0x200u</span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58bf0f457a2ce6f35ad0f75115bbcc90"> 6361</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP1_SHIFT                  9</span></div><div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga75b422313fe76b13eb70022f15120d3f"> 6362</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_MASK                0x400u</span></div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6fa24cab05a8839e131ce86612a77330"> 6363</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN1_SHIFT               10</span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdebd40c2860511d58ce7e15cf7a875"> 6364</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_MASK                  0x800u</span></div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga888ebd3f18cacc007fa0cd2073cdca1d"> 6365</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP1_SHIFT                 11</span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d461bde34f5c5fad944a58e61c3fb44"> 6366</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_MASK                   0x1000u</span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6a1bc35db122f0f887a50b1ac9157657"> 6367</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN1_SHIFT                  12</span></div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad635d904007b2c80c096efe6f5a8c7c2"> 6368</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_MASK                 0x2000u</span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5190e8c0896bf03060b19eb8b4a0c524"> 6369</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN1_SHIFT                13</span></div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga80468385e5f9888483457adac7de12f1"> 6370</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_MASK                0x4000u</span></div><div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf889dddf3bfe69e1fde16e5386ab5204"> 6371</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN1_SHIFT               14</span></div><div class="line"><a name="l06372"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6def48c41b38acef5263e8d8f440901"> 6372</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_MASK                0x10000u</span></div><div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9ec484c5c6125951d7528fe755040d09"> 6373</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE2_SHIFT               16</span></div><div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf15b9cb1ec9fce30f4442d387e6e6c11"> 6374</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_MASK                   0x20000u</span></div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6f9c535470be4fce32ae6edc8a9fd54a"> 6375</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP2_SHIFT                  17</span></div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38101c934966b16d7394e32a393a5adf"> 6376</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_MASK                0x40000u</span></div><div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga63c12c9b713d5078d861e14c2d34aea6"> 6377</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN2_SHIFT               18</span></div><div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga94d0092dd5448a53c187d23ab9f7c52a"> 6378</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_MASK                  0x80000u</span></div><div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga79322ba97c65c632a32e7cf7790286f9"> 6379</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP2_SHIFT                 19</span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd286edd7ecc4625be042f1583ea8a74"> 6380</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_MASK                   0x100000u</span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga46657f8744aea437178eb9de3a25b0ff"> 6381</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN2_SHIFT                  20</span></div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b171aec492022bb55593f6bfae038da"> 6382</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_MASK                 0x200000u</span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64914009d95ebee18e191655129c2c07"> 6383</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN2_SHIFT                21</span></div><div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad67706e653caa0da6a85514ebd5d2fc7"> 6384</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_MASK                0x400000u</span></div><div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35ee8ad9a6f4e07fa058735b7807e0a8"> 6385</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN2_SHIFT               22</span></div><div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac97253f34364aee2a49e2ad8c470f46c"> 6386</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_MASK                0x1000000u</span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4d1e467f5f7a75c3c0f9f84819580e2"> 6387</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMBINE3_SHIFT               24</span></div><div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac7ae22ebae3b9dafb28376801cac4f9d"> 6388</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_MASK                   0x2000000u</span></div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ed13b0798dd080009e0e0843bab210f"> 6389</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_COMP3_SHIFT                  25</span></div><div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga86ff21306cbdb626b711080b76d0366e"> 6390</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_MASK                0x4000000u</span></div><div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4e05420ade8e9776e65f1b2f054465a5"> 6391</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAPEN3_SHIFT               26</span></div><div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9eed3afcff66166330a8ec14590a1808"> 6392</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_MASK                  0x8000000u</span></div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga691e558585a939559f4588bea64c099d"> 6393</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DECAP3_SHIFT                 27</span></div><div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga53beef0d6bd400f7d10dff07a8e95802"> 6394</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_MASK                   0x10000000u</span></div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0534a71643db31f180f6918d19ad3409"> 6395</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_DTEN3_SHIFT                  28</span></div><div class="line"><a name="l06396"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e631b38ed9e6cbf3a3afa812db96c21"> 6396</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_MASK                 0x20000000u</span></div><div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga429ad5d8c1f8afa7450531c8c0d6421d"> 6397</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_SYNCEN3_SHIFT                29</span></div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2f56f45afa6694ded2489432d0be896f"> 6398</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_MASK                0x40000000u</span></div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga85e6b9e11f73ef2ae12870399dbc99a6"> 6399</a></span>&#160;<span class="preprocessor">#define FTM_COMBINE_FAULTEN3_SHIFT               30</span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="comment">/* DEADTIME Bit Fields */</span></div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8fdaa69c3721ec4a328fadcc00d4f4df"> 6401</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_MASK                  0x3Fu</span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga40e02c81ec12ef23c0ce633feaf03d1a"> 6402</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL_SHIFT                 0</span></div><div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadcf360654b0896d8df246f658874a6d7"> 6403</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTVAL_SHIFT))&amp;FTM_DEADTIME_DTVAL_MASK)</span></div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0402be742f84b93af5306ac6a61706f"> 6404</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_MASK                   0xC0u</span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa42cc1f2612186f882762059b910cd7a"> 6405</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS_SHIFT                  6</span></div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e4c3d2e2eb82663dd9cc86b282c9e7a"> 6406</a></span>&#160;<span class="preprocessor">#define FTM_DEADTIME_DTPS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_DEADTIME_DTPS_SHIFT))&amp;FTM_DEADTIME_DTPS_MASK)</span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="comment">/* EXTTRIG Bit Fields */</span></div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga156b1af5902f975c8d6b667e77ce11da"> 6408</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_MASK                 0x1u</span></div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bd01126a4e39a0ccf9446da55a86c53"> 6409</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH2TRIG_SHIFT                0</span></div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeec1aec17cdbd9a74b521b085dee6bf2"> 6410</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_MASK                 0x2u</span></div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9e1c577c8cb405f8e8b518445ca1139a"> 6411</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH3TRIG_SHIFT                1</span></div><div class="line"><a name="l06412"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf8bedf8c8979cb1fa16cb9b35c7a4399"> 6412</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_MASK                 0x4u</span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga314862acbbedef36aca6aaccd9b1ff74"> 6413</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH4TRIG_SHIFT                2</span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga26b412d681cbb61d30d2e9d25c906b66"> 6414</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_MASK                 0x8u</span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadb3658c9b3090cf71c98a986137a0295"> 6415</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH5TRIG_SHIFT                3</span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8c677fe12d48d6f0c1b336df2aaff174"> 6416</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_MASK                 0x10u</span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2c365c7c86ae305f243cd065d9bb9202"> 6417</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH0TRIG_SHIFT                4</span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5a26c6fcf0477c95760e13f68913b5de"> 6418</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_MASK                 0x20u</span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab622ad237cfc1d00f20b317d23bff1ca"> 6419</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_CH1TRIG_SHIFT                5</span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga71d3ac60b3056f50c6d22c8e3b2701bb"> 6420</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_MASK              0x40u</span></div><div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga910785e872df234670a45cf1b00ad7c3"> 6421</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_INITTRIGEN_SHIFT             6</span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6585f6c1888d29c05c5e8e3928d5a9e"> 6422</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_MASK                   0x80u</span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae63a7bcedd63575b31712675d31475a2"> 6423</a></span>&#160;<span class="preprocessor">#define FTM_EXTTRIG_TRIGF_SHIFT                  7</span></div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="comment">/* POL Bit Fields */</span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ab70d13d9e83b5ae2beb7f5ba35dec3"> 6425</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_MASK                        0x1u</span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cd0fca223b478bedc823f61829aadf9"> 6426</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL0_SHIFT                       0</span></div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7ba292d039aa88301d93652d34a1d120"> 6427</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_MASK                        0x2u</span></div><div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab2e3af913f9d6e537df78c69259ee8f5"> 6428</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL1_SHIFT                       1</span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa23bd3b9b514732a3c218eece18538ae"> 6429</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_MASK                        0x4u</span></div><div class="line"><a name="l06430"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad025805c22c3fad213b65fc3163b8301"> 6430</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL2_SHIFT                       2</span></div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8480025e33197e19c6b356f2ff881b51"> 6431</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_MASK                        0x8u</span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga20265e52f72c57a978d53693190eaaf9"> 6432</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL3_SHIFT                       3</span></div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadd5bf7f08c262fc7b3411d7b05ec46a5"> 6433</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_MASK                        0x10u</span></div><div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafcbd3138f872abb747b64a61525715d9"> 6434</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL4_SHIFT                       4</span></div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1877e3ddc9ab240d32723fd31b1a005f"> 6435</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_MASK                        0x20u</span></div><div class="line"><a name="l06436"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29c577de8f547c4fcbf0e216da283506"> 6436</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL5_SHIFT                       5</span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab778a6b1c39fe5d83160fd541e2e16f1"> 6437</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_MASK                        0x40u</span></div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab7d21f5ccdc9ea65719558c2d7d768c0"> 6438</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL6_SHIFT                       6</span></div><div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4aff0a5a72685f3c9c2d926e3af4d294"> 6439</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_MASK                        0x80u</span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga34d235f43f60cb7920f3e8dee7acf97e"> 6440</a></span>&#160;<span class="preprocessor">#define FTM_POL_POL7_SHIFT                       7</span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="comment">/* FMS Bit Fields */</span></div><div class="line"><a name="l06442"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1699b8f872eda59831fad7c95580651a"> 6442</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_MASK                     0x1u</span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2cd34fbb93e6d00168bfa88dccad465a"> 6443</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF0_SHIFT                    0</span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0dc48ab655a11fe4121475cac3dc373d"> 6444</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_MASK                     0x2u</span></div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6bf4b226af825d8e09e0fa2f617edd66"> 6445</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF1_SHIFT                    1</span></div><div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga76fb2949ba41a73e6e8c1a3d65a37acf"> 6446</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_MASK                     0x4u</span></div><div class="line"><a name="l06447"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb61aa3f7e4a264827c43842a9613c7f"> 6447</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF2_SHIFT                    2</span></div><div class="line"><a name="l06448"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga597e9b2d96d1816bb7353b2f5cb3d2b1"> 6448</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_MASK                     0x8u</span></div><div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga382e6be42b0f3b858d7b84eca9874ec0"> 6449</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF3_SHIFT                    3</span></div><div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8dc6b10cac09f19a505e0e1f6348e2ff"> 6450</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_MASK                     0x20u</span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7a46a22f36d059f68a8ac08aca8df377"> 6451</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTIN_SHIFT                    5</span></div><div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gada77d4d54efd09f61e02636d5e234f94"> 6452</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_MASK                        0x40u</span></div><div class="line"><a name="l06453"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad0b6b97c900f82f6127d5acd85b8f965"> 6453</a></span>&#160;<span class="preprocessor">#define FTM_FMS_WPEN_SHIFT                       6</span></div><div class="line"><a name="l06454"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga93fbf9b3017167d24d1f0c067bccb539"> 6454</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_MASK                      0x80u</span></div><div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ba4258421f814e99f498159df781d7"> 6455</a></span>&#160;<span class="preprocessor">#define FTM_FMS_FAULTF_SHIFT                     7</span></div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="comment">/* FILTER Bit Fields */</span></div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga021b2ed3cc7b79cda874ff49fbd0dd5a"> 6457</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_MASK                  0xFu</span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35f6890f59003ec058dbcc151ebc399c"> 6458</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL_SHIFT                 0</span></div><div class="line"><a name="l06459"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadc3c077e681f85811157cb396b0e3e36"> 6459</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH0FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH0FVAL_SHIFT))&amp;FTM_FILTER_CH0FVAL_MASK)</span></div><div class="line"><a name="l06460"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae3c17178123eda4dedc1b20f4c6d331e"> 6460</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_MASK                  0xF0u</span></div><div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaed23e149091b6f6982050e2de4385584"> 6461</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL_SHIFT                 4</span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafde7f78c8e5aba0f5a7e17376350eac0"> 6462</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH1FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH1FVAL_SHIFT))&amp;FTM_FILTER_CH1FVAL_MASK)</span></div><div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33bec78729047fa99f4534d68d36f696"> 6463</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_MASK                  0xF00u</span></div><div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9d2eef1684a2f4dbb28931408cf3248f"> 6464</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL_SHIFT                 8</span></div><div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae251658b18243dba86b3230a55cde0ec"> 6465</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH2FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH2FVAL_SHIFT))&amp;FTM_FILTER_CH2FVAL_MASK)</span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadced1643670251bc672a6903b3cd7f29"> 6466</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_MASK                  0xF000u</span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga23a151bbeb877a2e2790071b9947bc30"> 6467</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL_SHIFT                 12</span></div><div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab31c93f70f50170c0a6d8821aecf96ac"> 6468</a></span>&#160;<span class="preprocessor">#define FTM_FILTER_CH3FVAL(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FILTER_CH3FVAL_SHIFT))&amp;FTM_FILTER_CH3FVAL_MASK)</span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="comment">/* FLTCTRL Bit Fields */</span></div><div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga55aa390cdac6997c93f7385ab41047ce"> 6470</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_MASK                0x1u</span></div><div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafa7b6c89e0fe43e698c029defe0c227e"> 6471</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT0EN_SHIFT               0</span></div><div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad7d98277395370cf8e028048aa97d3c3"> 6472</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_MASK                0x2u</span></div><div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga35e4d4e03c8a8bc735f9a816f85665e6"> 6473</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT1EN_SHIFT               1</span></div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1e35c0281db74fb68969c15377596ea5"> 6474</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_MASK                0x4u</span></div><div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf41dd0966742f642b633ce812a13bfc7"> 6475</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT2EN_SHIFT               2</span></div><div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5b3b4ac103a4459ae5ef09d3d83a2352"> 6476</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_MASK                0x8u</span></div><div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga19ffec80742795f21edc0cb15a74cff6"> 6477</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FAULT3EN_SHIFT               3</span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08d69ad3bf701debb5a53bfadbc7031d"> 6478</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_MASK                0x10u</span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae70106a7899ed40bc3d6252a1826e0eb"> 6479</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR0EN_SHIFT               4</span></div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0f14665d0a31ab1137dc4988671225a2"> 6480</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_MASK                0x20u</span></div><div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa027617739dc7dbcc2f709d42941257e"> 6481</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR1EN_SHIFT               5</span></div><div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf2c71dfc0e67908acb3818cdb38f7097"> 6482</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_MASK                0x40u</span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga74a686a0b3a50cc05515e7948446722e"> 6483</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR2EN_SHIFT               6</span></div><div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae2c942a53916267eea52d5eaa1fd9db0"> 6484</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_MASK                0x80u</span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03854a8ffab858afd4a9594b185faead"> 6485</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFLTR3EN_SHIFT               7</span></div><div class="line"><a name="l06486"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca5b1d8eaedb1a55c4cc3be2d17ac80d"> 6486</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_MASK                   0xF00u</span></div><div class="line"><a name="l06487"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae69c26ba52bfb04edf52ec6574af426e"> 6487</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL_SHIFT                  8</span></div><div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga451622deece1d10900d70037e439bbd4"> 6488</a></span>&#160;<span class="preprocessor">#define FTM_FLTCTRL_FFVAL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_FLTCTRL_FFVAL_SHIFT))&amp;FTM_FLTCTRL_FFVAL_MASK)</span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="comment">/* QDCTRL Bit Fields */</span></div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga130e81d72e324d2e47e6613071606c4c"> 6490</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_MASK                   0x1u</span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae39df93f832b0d790301964418e74938"> 6491</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADEN_SHIFT                  0</span></div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0bab5d224dd3ac34bd2c827f96c60b14"> 6492</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_MASK                   0x2u</span></div><div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d666900b5d312877cc343dbc58969b0"> 6493</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_TOFDIR_SHIFT                  1</span></div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac6c87f5278eaf7f6c4121ec5a3b316a5"> 6494</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_MASK                   0x4u</span></div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga31c6ba1b172d97e71ecd42ce6a8978ed"> 6495</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADIR_SHIFT                  2</span></div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaee693e052290f94ba226027a39f3bbd"> 6496</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_MASK                 0x8u</span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga70e29e6856263443f9415464e8c88d35"> 6497</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_QUADMODE_SHIFT                3</span></div><div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga58a390751189f10795710f0726e42685"> 6498</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_MASK                   0x10u</span></div><div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafd01650a0aa5dc97f5a738b70654944e"> 6499</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBPOL_SHIFT                  4</span></div><div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab8076d97d00af4a3e87a542af63bf45a"> 6500</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_MASK                   0x20u</span></div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga22621810bf1d949ef10f337e826a6649"> 6501</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAPOL_SHIFT                  5</span></div><div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5458826b9d2a62a17c2fca3c13fd45c5"> 6502</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_MASK                0x40u</span></div><div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf6681fd1dc7277fba2da13be8c2a46e7"> 6503</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHBFLTREN_SHIFT               6</span></div><div class="line"><a name="l06504"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1284593b1a9c13205dbbbf5647659049"> 6504</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_MASK                0x80u</span></div><div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8d2e6d6756632fdfe6efced044320d48"> 6505</a></span>&#160;<span class="preprocessor">#define FTM_QDCTRL_PHAFLTREN_SHIFT               7</span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div><div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae8e95c8cac97f0cf6cec2edd277aaca3"> 6507</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_MASK                     0x1Fu</span></div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6ee8ba517c1d833d785fbe2fb0344726"> 6508</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF_SHIFT                    0</span></div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad5e522cc5e26b1e64c9cc1a12f55859f"> 6509</a></span>&#160;<span class="preprocessor">#define FTM_CONF_NUMTOF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_NUMTOF_SHIFT))&amp;FTM_CONF_NUMTOF_MASK)</span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga832712efda712d40d626989b691a0647"> 6510</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_MASK                    0xC0u</span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacb37f407e308d688a6bcb6a50d67730f"> 6511</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE_SHIFT                   6</span></div><div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf4c032546c266702a6869971234a2a5"> 6512</a></span>&#160;<span class="preprocessor">#define FTM_CONF_BDMMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;FTM_CONF_BDMMODE_SHIFT))&amp;FTM_CONF_BDMMODE_MASK)</span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2ab518e33ed4bcb533a022f469c62994"> 6513</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_MASK                     0x200u</span></div><div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga08e28bc089eeea68a240bb8e716172d8"> 6514</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEEN_SHIFT                    9</span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga172965c1d295c0edcc7454a96bc03430"> 6515</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_MASK                    0x400u</span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab3cdb8493cf40ad27cd27b513fc618ec"> 6516</a></span>&#160;<span class="preprocessor">#define FTM_CONF_GTBEOUT_SHIFT                   10</span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="comment">/* FLTPOL Bit Fields */</span></div><div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac9a93adce89d23693d4895ea49c95fb0"> 6518</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_MASK                  0x1u</span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaced2a4f6b0cfb4d3f76b81ed36f56188"> 6519</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT0POL_SHIFT                 0</span></div><div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa7b2fdfe55a6efb22cd8df8b071cac7c"> 6520</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_MASK                  0x2u</span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga9b9e4e91e33926535a3b8f981f3058d6"> 6521</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT1POL_SHIFT                 1</span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga0810edda6aa6e4a53808b33db2049072"> 6522</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_MASK                  0x4u</span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadf4358730058b9bf99f5e8cfde4bd482"> 6523</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT2POL_SHIFT                 2</span></div><div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga56880809c7351258a92bf4f55b1b43d0"> 6524</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_MASK                  0x8u</span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf5b8746ad3ae33f546df51f36e833b44"> 6525</a></span>&#160;<span class="preprocessor">#define FTM_FLTPOL_FLT3POL_SHIFT                 3</span></div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="comment">/* SYNCONF Bit Fields */</span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga60729d222bbb0fe4e36011bd682f4f82"> 6527</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_MASK              0x1u</span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf56e2a17c8f817aa682fb4ad72873d74"> 6528</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWTRIGMODE_SHIFT             0</span></div><div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafeaceffaaecca1ef7e96a19e21e974fb"> 6529</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_MASK                  0x4u</span></div><div class="line"><a name="l06530"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga44117438734ea92c0ec67dc7be294074"> 6530</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_CNTINC_SHIFT                 2</span></div><div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64738e805ee6dc280986acc586530f28"> 6531</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_MASK                    0x10u</span></div><div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3cd40ba39f488383a2fb0f456182fd69"> 6532</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_INVC_SHIFT                   4</span></div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga4be17e62a2b566e56f1fb8e1b6277637"> 6533</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_MASK                    0x20u</span></div><div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga526c746783f0693a0a3ceb20e439ca26"> 6534</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOC_SHIFT                   5</span></div><div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga89a0f9556ea7950d3e283bebb64ab41a"> 6535</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_MASK                0x80u</span></div><div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa8a4896f4e71a168309874a5523cadfc"> 6536</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SYNCMODE_SHIFT               7</span></div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaca64a162094a826217a4e11ddc06a818"> 6537</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_MASK                0x100u</span></div><div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab661d595985aee2b904c0aeae79125c0"> 6538</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWRSTCNT_SHIFT               8</span></div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga36811ec448ab628c5157dabf3c62381e"> 6539</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_MASK                 0x200u</span></div><div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga7e637f85f9c1208956b53b41549e7d87"> 6540</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWWRBUF_SHIFT                9</span></div><div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83a5f269c2d4504f783db9f73465447c"> 6541</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_MASK                    0x400u</span></div><div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2e240c4c97396948369a13ec27c0f038"> 6542</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWOM_SHIFT                   10</span></div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6b91d1ec9cfd8e992734eab0b764fa50"> 6543</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_MASK                  0x800u</span></div><div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b9db3f75907123978450cf63605621b"> 6544</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWINVC_SHIFT                 11</span></div><div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga33a4f7326defaab9414315649e467ff5"> 6545</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_MASK                   0x1000u</span></div><div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaabae406b076dd71660d85bef42d47fb1"> 6546</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_SWSOC_SHIFT                  12</span></div><div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaea9636cc8049be6d3d952dc343d34185"> 6547</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_MASK                0x10000u</span></div><div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae0f2be27abcc3ae202f10bb3d27a4dc7"> 6548</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWRSTCNT_SHIFT               16</span></div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6191e61768074435e48f3e3d07076d0f"> 6549</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_MASK                 0x20000u</span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gadad6b0aa720155c8c4b689e63a86466a"> 6550</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWWRBUF_SHIFT                17</span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac4c190aeac6b3ca490b9a693350c6ec6"> 6551</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_MASK                    0x40000u</span></div><div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga64d72753d3b6dee9b83125cfba66b52a"> 6552</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWOM_SHIFT                   18</span></div><div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga84bc991db330a6933bc0a3b89ed8b85f"> 6553</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_MASK                  0x80000u</span></div><div class="line"><a name="l06554"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae14e244f2072efc59ef7919e4675a988"> 6554</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWINVC_SHIFT                 19</span></div><div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga87dd113da8487aa3082d39baeb54874d"> 6555</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_MASK                   0x100000u</span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1732b95468145109564e4fa367dfc2a8"> 6556</a></span>&#160;<span class="preprocessor">#define FTM_SYNCONF_HWSOC_SHIFT                  20</span></div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="comment">/* INVCTRL Bit Fields */</span></div><div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga29b0b3d76d82f4c673556bd71b97ee9d"> 6558</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_MASK                  0x1u</span></div><div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15a13f74f3f9db42b9be7ce492976fef"> 6559</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV0EN_SHIFT                 0</span></div><div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaaa85e1e86e9cc91e49e68c33a91d5194"> 6560</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_MASK                  0x2u</span></div><div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6d544c535dc1c3710f37e5ed3f0e6acc"> 6561</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV1EN_SHIFT                 1</span></div><div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga529f3c3f58ca2c039fee08830dfe3a8a"> 6562</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_MASK                  0x4u</span></div><div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf304b51f57fe6a028674e4de62558868"> 6563</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV2EN_SHIFT                 2</span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1f9f536afb4e0b9b5041f35b51dc0008"> 6564</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_MASK                  0x8u</span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeaa778d3ec63bd86c6a5e840eebfcbe7"> 6565</a></span>&#160;<span class="preprocessor">#define FTM_INVCTRL_INV3EN_SHIFT                 3</span></div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="comment">/* SWOCTRL Bit Fields */</span></div><div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1d6ba2b311aaea0d8857a2eff1a79f9b"> 6567</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_MASK                   0x1u</span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8a9c262029f5302d089e536c8c44b499"> 6568</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OC_SHIFT                  0</span></div><div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab033c2350b9eb73407eea7d5be5902bc"> 6569</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_MASK                   0x2u</span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga91d92f8443196bd3f816110707c70355"> 6570</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OC_SHIFT                  1</span></div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafb399bfe91227e3c1ef409df4f3296b9"> 6571</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_MASK                   0x4u</span></div><div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabafc3c919320572e1474319804e13958"> 6572</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OC_SHIFT                  2</span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga67e490e5fc532feaba50ac976a8ba91c"> 6573</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_MASK                   0x8u</span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1520a6f7f9d94248c38bb2b2a6fdd068"> 6574</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OC_SHIFT                  3</span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga8e7d553c823d031e23a2ca14cef77ed4"> 6575</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_MASK                   0x10u</span></div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf60fd436bae3cc28d58bdef99ce082c9"> 6576</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OC_SHIFT                  4</span></div><div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1c11baa172a252f899b39e8c96f8c213"> 6577</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_MASK                   0x20u</span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga10aa816fdf5d6c7759f2343e74dab618"> 6578</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OC_SHIFT                  5</span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae50b63621d0f71b3bc8b19f0fd851815"> 6579</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_MASK                   0x40u</span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6440cb11055e9d43b210a2186beff55f"> 6580</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OC_SHIFT                  6</span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gad27d690f6ab9c6c159c25ca2375a25a4"> 6581</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_MASK                   0x80u</span></div><div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae136ec9e72708b9da0aec24219804269"> 6582</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OC_SHIFT                  7</span></div><div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga83766e89cee45d6c03318d8031258d17"> 6583</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_MASK                  0x100u</span></div><div class="line"><a name="l06584"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa2983e96c36fff64f21bf488473f902d"> 6584</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH0OCV_SHIFT                 8</span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gab32bd89d8a7fe488b8bdbbfc753a05aa"> 6585</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_MASK                  0x200u</span></div><div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga277368cadfcfb45d0f011cfa5bba13c5"> 6586</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH1OCV_SHIFT                 9</span></div><div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaa48e37bd5004ccb2bce43692fa0c1a80"> 6587</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_MASK                  0x400u</span></div><div class="line"><a name="l06588"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga000183d4ecd255b5497ec73ea76f5cbc"> 6588</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH2OCV_SHIFT                 10</span></div><div class="line"><a name="l06589"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaba02b117cc313564b3f2d67aa238a3ef"> 6589</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_MASK                  0x800u</span></div><div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaf19ff618a9c962801b0aba2036e48ec8"> 6590</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH3OCV_SHIFT                 11</span></div><div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5cc982d14b624ca50169e1c98d02e4ff"> 6591</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_MASK                  0x1000u</span></div><div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga38757966eb256ada3ab6800fdde3574f"> 6592</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH4OCV_SHIFT                 12</span></div><div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga15f2f2e7d6753053cffd4cd6a2de90e5"> 6593</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_MASK                  0x2000u</span></div><div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae269ab2d5353429a637b5ec4fabd55d8"> 6594</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH5OCV_SHIFT                 13</span></div><div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3b9f11da0d8d83fba974c4aaba2dac8a"> 6595</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_MASK                  0x4000u</span></div><div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5f2de43ea7c9508165b8829009f2171f"> 6596</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH6OCV_SHIFT                 14</span></div><div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaeb2705f6572eaf6bcf1f868c8f70f6c2"> 6597</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_MASK                  0x8000u</span></div><div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga6319ffea29243485dcc140b0ef64002c"> 6598</a></span>&#160;<span class="preprocessor">#define FTM_SWOCTRL_CH7OCV_SHIFT                 15</span></div><div class="line"><a name="l06599"></a><span class="lineno"> 6599</span>&#160;<span class="comment">/* PWMLOAD Bit Fields */</span></div><div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3aed163f12371474717169636b2d9620"> 6600</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_MASK                  0x1u</span></div><div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga02d773d77ba9c505275e876cd180cd79"> 6601</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH0SEL_SHIFT                 0</span></div><div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga01a9bbb1d2eca61c95255992a5a13e19"> 6602</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_MASK                  0x2u</span></div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gae4943b2c121fcb66763b08960f09bff4"> 6603</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH1SEL_SHIFT                 1</span></div><div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gabd7f8ac1fa597d6b97b85926ae9e6fec"> 6604</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_MASK                  0x4u</span></div><div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga477fae93760ebabafd41a6be108c41a1"> 6605</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH2SEL_SHIFT                 2</span></div><div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gacbe9716a0b6c45b6e509f4060145ecc0"> 6606</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_MASK                  0x8u</span></div><div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga2af1a060bebe8e48c468cce81a2364d8"> 6607</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH3SEL_SHIFT                 3</span></div><div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga5c780b58f08500bc357b62c904dc1c97"> 6608</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_MASK                  0x10u</span></div><div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gafdff910b7b4bc4961ef1852efddacbb5"> 6609</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH4SEL_SHIFT                 4</span></div><div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga1b66f571d4fb653183ca2b59bcfeebce"> 6610</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_MASK                  0x20u</span></div><div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gac43e037a7c4b7b7d32dc52b11914d97f"> 6611</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH5SEL_SHIFT                 5</span></div><div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#gaefdd87aac092c115ca16834df416a021"> 6612</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_MASK                  0x40u</span></div><div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga750eddbdde44f9f3a1a49cb8db15b7de"> 6613</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH6SEL_SHIFT                 6</span></div><div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga03933ee150a126784b19dde95dd28cc9"> 6614</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_MASK                  0x80u</span></div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga05ca23b88e7443efc46331367ccb6484"> 6615</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_CH7SEL_SHIFT                 7</span></div><div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga3e984a537814ee8e4130be4e822671d4"> 6616</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_MASK                    0x200u</span></div><div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group___f_t_m___register___masks.html#ga17e018e9c7812e93d45434bd8db18634"> 6617</a></span>&#160;<span class="preprocessor">#define FTM_PWMLOAD_LDOK_SHIFT                   9</span></div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160; <span class="comment">/* end of group FTM_Register_Masks */</span></div><div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;</div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;</div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;<span class="comment">/* FTM - Peripheral instance base addresses */</span></div><div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral.html#gae712c29b7abcf338d8f8f6418683fa66"> 6626</a></span>&#160;<span class="preprocessor">#define FTM0_BASE_PTR                            ((FTM_MemMapPtr)0x40038000u)</span></div><div class="line"><a name="l06627"></a><span class="lineno"> 6627</span>&#160;</div><div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral.html#ga38115fba8eadfc94b2fc411f45906002"> 6628</a></span>&#160;<span class="preprocessor">#define FTM1_BASE_PTR                            ((FTM_MemMapPtr)0x40039000u)</span></div><div class="line"><a name="l06629"></a><span class="lineno"> 6629</span>&#160;</div><div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___f_t_m___peripheral.html#ga897564efeaf1be1f991305d294eda3d6"> 6630</a></span>&#160;<span class="preprocessor">#define FTM2_BASE_PTR                            ((FTM_MemMapPtr)0x400B8000u)</span></div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;</div><div class="line"><a name="l06632"></a><span class="lineno"> 6632</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;<span class="comment">   -- FTM - Register accessor macros</span></div><div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;</div><div class="line"><a name="l06642"></a><span class="lineno"> 6642</span>&#160;<span class="comment">/* FTM - Register instance definitions */</span></div><div class="line"><a name="l06643"></a><span class="lineno"> 6643</span>&#160;<span class="comment">/* FTM0 */</span></div><div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaa8cb4b7bcccc202d9256a35e2557c359"> 6644</a></span>&#160;<span class="preprocessor">#define FTM0_SC                                  FTM_SC_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga8049141666e13721ffe63b8211198740"> 6645</a></span>&#160;<span class="preprocessor">#define FTM0_CNT                                 FTM_CNT_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga56f8edd0307e766bdde08dbd8cb616c7"> 6646</a></span>&#160;<span class="preprocessor">#define FTM0_MOD                                 FTM_MOD_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaefd4cbc438ea3f1cb88052b669071fb1"> 6647</a></span>&#160;<span class="preprocessor">#define FTM0_C0SC                                FTM_CnSC_REG(FTM0_BASE_PTR,0)</span></div><div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga03aac809bf0adda08e5f4974404983c9"> 6648</a></span>&#160;<span class="preprocessor">#define FTM0_C0V                                 FTM_CnV_REG(FTM0_BASE_PTR,0)</span></div><div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaee6e9112813556e6ecd3ff15ac3679db"> 6649</a></span>&#160;<span class="preprocessor">#define FTM0_C1SC                                FTM_CnSC_REG(FTM0_BASE_PTR,1)</span></div><div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1f892dedc1f6cec1bf35a557c7939907"> 6650</a></span>&#160;<span class="preprocessor">#define FTM0_C1V                                 FTM_CnV_REG(FTM0_BASE_PTR,1)</span></div><div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga50d2809cd0661a10da3ac7a99656da48"> 6651</a></span>&#160;<span class="preprocessor">#define FTM0_C2SC                                FTM_CnSC_REG(FTM0_BASE_PTR,2)</span></div><div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga88982c608dd8c04663a5debe4857cc75"> 6652</a></span>&#160;<span class="preprocessor">#define FTM0_C2V                                 FTM_CnV_REG(FTM0_BASE_PTR,2)</span></div><div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gafab69f9cb0c1d9c1856a376a9cc3a8c4"> 6653</a></span>&#160;<span class="preprocessor">#define FTM0_C3SC                                FTM_CnSC_REG(FTM0_BASE_PTR,3)</span></div><div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gacbab9456bb54ac9e375e896bd055ef7f"> 6654</a></span>&#160;<span class="preprocessor">#define FTM0_C3V                                 FTM_CnV_REG(FTM0_BASE_PTR,3)</span></div><div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga528cd8d8ccae59ee633980b3d0fd26e6"> 6655</a></span>&#160;<span class="preprocessor">#define FTM0_C4SC                                FTM_CnSC_REG(FTM0_BASE_PTR,4)</span></div><div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2ff8bc5a113f6c0988fd1b3053293670"> 6656</a></span>&#160;<span class="preprocessor">#define FTM0_C4V                                 FTM_CnV_REG(FTM0_BASE_PTR,4)</span></div><div class="line"><a name="l06657"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf6658bca08e8ceee14267b2d264a5428"> 6657</a></span>&#160;<span class="preprocessor">#define FTM0_C5SC                                FTM_CnSC_REG(FTM0_BASE_PTR,5)</span></div><div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf340f7fe7e08b436b55e66cfa88e8683"> 6658</a></span>&#160;<span class="preprocessor">#define FTM0_C5V                                 FTM_CnV_REG(FTM0_BASE_PTR,5)</span></div><div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga3396f58b1f7cc31a13bdee45a2ae783b"> 6659</a></span>&#160;<span class="preprocessor">#define FTM0_C6SC                                FTM_CnSC_REG(FTM0_BASE_PTR,6)</span></div><div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaffaf88a02a6bb91dd027f3331f77a350"> 6660</a></span>&#160;<span class="preprocessor">#define FTM0_C6V                                 FTM_CnV_REG(FTM0_BASE_PTR,6)</span></div><div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6ea486158eaa49e680e99baef5ef19e9"> 6661</a></span>&#160;<span class="preprocessor">#define FTM0_C7SC                                FTM_CnSC_REG(FTM0_BASE_PTR,7)</span></div><div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga4c2b5900c5f35a54aee5610b5a7d12bf"> 6662</a></span>&#160;<span class="preprocessor">#define FTM0_C7V                                 FTM_CnV_REG(FTM0_BASE_PTR,7)</span></div><div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga9a995bb220be8255bc127deb9ac0e208"> 6663</a></span>&#160;<span class="preprocessor">#define FTM0_CNTIN                               FTM_CNTIN_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gac1f8e6a5657f82d50f0c7b7f1e8b9716"> 6664</a></span>&#160;<span class="preprocessor">#define FTM0_STATUS                              FTM_STATUS_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6d5ddf73e13c69c53b0c480082a2693b"> 6665</a></span>&#160;<span class="preprocessor">#define FTM0_MODE                                FTM_MODE_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga28250a7b4e9b59909ce633babaa1b0fd"> 6666</a></span>&#160;<span class="preprocessor">#define FTM0_SYNC                                FTM_SYNC_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1342110677c5c62083dcf4f541951665"> 6667</a></span>&#160;<span class="preprocessor">#define FTM0_OUTINIT                             FTM_OUTINIT_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga884b65337577cf120d668391d8d8ea30"> 6668</a></span>&#160;<span class="preprocessor">#define FTM0_OUTMASK                             FTM_OUTMASK_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf40624e967d4a6920d19aa1a49ec7cec"> 6669</a></span>&#160;<span class="preprocessor">#define FTM0_COMBINE                             FTM_COMBINE_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gab4c7513e7a4a322b5440f9951cf0d3be"> 6670</a></span>&#160;<span class="preprocessor">#define FTM0_DEADTIME                            FTM_DEADTIME_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1b80747a847dd2e9f35b9e62474af1a5"> 6671</a></span>&#160;<span class="preprocessor">#define FTM0_EXTTRIG                             FTM_EXTTRIG_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga143eef41e1839d4fbabf06e35d5970da"> 6672</a></span>&#160;<span class="preprocessor">#define FTM0_POL                                 FTM_POL_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga7ff29dbb19fe7cb9551a584069c6d5ba"> 6673</a></span>&#160;<span class="preprocessor">#define FTM0_FMS                                 FTM_FMS_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaefc4daf0cd2ab00a591359f10d0a8a43"> 6674</a></span>&#160;<span class="preprocessor">#define FTM0_FILTER                              FTM_FILTER_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad90b83f0a80667284e43ceed840b8a86"> 6675</a></span>&#160;<span class="preprocessor">#define FTM0_FLTCTRL                             FTM_FLTCTRL_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5356865703b3078d94f4727860c352d2"> 6676</a></span>&#160;<span class="preprocessor">#define FTM0_QDCTRL                              FTM_QDCTRL_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae4485437aa8401bf334afa65c808d102"> 6677</a></span>&#160;<span class="preprocessor">#define FTM0_CONF                                FTM_CONF_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1fa899163faf39c86763860c2b53c6d5"> 6678</a></span>&#160;<span class="preprocessor">#define FTM0_FLTPOL                              FTM_FLTPOL_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga9aea0cf5fced20cab893d5345800f36e"> 6679</a></span>&#160;<span class="preprocessor">#define FTM0_SYNCONF                             FTM_SYNCONF_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gafabee8cd825abd925ca5c40ee5ee0d24"> 6680</a></span>&#160;<span class="preprocessor">#define FTM0_INVCTRL                             FTM_INVCTRL_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1d17162121263a5b97b1a575ea3c877c"> 6681</a></span>&#160;<span class="preprocessor">#define FTM0_SWOCTRL                             FTM_SWOCTRL_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06682"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaaf7fca8f1a3586ef43e159d6090ca2d5"> 6682</a></span>&#160;<span class="preprocessor">#define FTM0_PWMLOAD                             FTM_PWMLOAD_REG(FTM0_BASE_PTR)</span></div><div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="comment">/* FTM1 */</span></div><div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6099bde5affc8eacd854bd1c1e2b8c56"> 6684</a></span>&#160;<span class="preprocessor">#define FTM1_SC                                  FTM_SC_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaa4305daf4f761c0170ec10fa2e0db280"> 6685</a></span>&#160;<span class="preprocessor">#define FTM1_CNT                                 FTM_CNT_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga01599f0d6cd00a138e4e854692bb8126"> 6686</a></span>&#160;<span class="preprocessor">#define FTM1_MOD                                 FTM_MOD_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaac1710c65463d98f9003b4a10991b26b"> 6687</a></span>&#160;<span class="preprocessor">#define FTM1_C0SC                                FTM_CnSC_REG(FTM1_BASE_PTR,0)</span></div><div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5ff1e1bfd9de0887b077af86dfa74469"> 6688</a></span>&#160;<span class="preprocessor">#define FTM1_C0V                                 FTM_CnV_REG(FTM1_BASE_PTR,0)</span></div><div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga276fd16304067a9c337b2e116f9d692b"> 6689</a></span>&#160;<span class="preprocessor">#define FTM1_C1SC                                FTM_CnSC_REG(FTM1_BASE_PTR,1)</span></div><div class="line"><a name="l06690"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5597e3dd7e35757bd46aaf27dd62792c"> 6690</a></span>&#160;<span class="preprocessor">#define FTM1_C1V                                 FTM_CnV_REG(FTM1_BASE_PTR,1)</span></div><div class="line"><a name="l06691"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga51e29792f16e049adf53cf83f4f9afe2"> 6691</a></span>&#160;<span class="preprocessor">#define FTM1_CNTIN                               FTM_CNTIN_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gab3596076dbd5e98856e31b115d8dc83d"> 6692</a></span>&#160;<span class="preprocessor">#define FTM1_STATUS                              FTM_STATUS_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6890e657699d37eb04a02f5fade0ecb7"> 6693</a></span>&#160;<span class="preprocessor">#define FTM1_MODE                                FTM_MODE_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga7eeb5e50149003345735046862e03581"> 6694</a></span>&#160;<span class="preprocessor">#define FTM1_SYNC                                FTM_SYNC_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga0db0629ebfdb1078f201c3c4a1b19e55"> 6695</a></span>&#160;<span class="preprocessor">#define FTM1_OUTINIT                             FTM_OUTINIT_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06696"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5d26ed9d34f4c85eee5ac95b755ef9fb"> 6696</a></span>&#160;<span class="preprocessor">#define FTM1_OUTMASK                             FTM_OUTMASK_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga765bb9f13472aa6632ec41bf1ee806d2"> 6697</a></span>&#160;<span class="preprocessor">#define FTM1_COMBINE                             FTM_COMBINE_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga74d16bacef69b0434bfc3112e4e09e7b"> 6698</a></span>&#160;<span class="preprocessor">#define FTM1_DEADTIME                            FTM_DEADTIME_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga31797d79b03779e44c403aa16aa3c946"> 6699</a></span>&#160;<span class="preprocessor">#define FTM1_EXTTRIG                             FTM_EXTTRIG_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2a664de7aaea4c812f5e4ed3393d57d2"> 6700</a></span>&#160;<span class="preprocessor">#define FTM1_POL                                 FTM_POL_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga305a3af9f8b4ecead75dc3fd9f8ecf63"> 6701</a></span>&#160;<span class="preprocessor">#define FTM1_FMS                                 FTM_FMS_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2d2becf553fdf2414c785cee9fb035af"> 6702</a></span>&#160;<span class="preprocessor">#define FTM1_FILTER                              FTM_FILTER_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad79d5dd59c56bde150fee700a27d9267"> 6703</a></span>&#160;<span class="preprocessor">#define FTM1_FLTCTRL                             FTM_FLTCTRL_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6f3e7ee4f8bb7b25990a6b7e2f4c7490"> 6704</a></span>&#160;<span class="preprocessor">#define FTM1_QDCTRL                              FTM_QDCTRL_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga2e90c2f86c9b59d940e40d18ff8125e8"> 6705</a></span>&#160;<span class="preprocessor">#define FTM1_CONF                                FTM_CONF_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga32e8c762a4052df13b0a83d193a3e7b4"> 6706</a></span>&#160;<span class="preprocessor">#define FTM1_FLTPOL                              FTM_FLTPOL_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga35e57dca64050e3bf21ebd3367422d8f"> 6707</a></span>&#160;<span class="preprocessor">#define FTM1_SYNCONF                             FTM_SYNCONF_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae73f881f4506af2ab7ce231c4c4f0089"> 6708</a></span>&#160;<span class="preprocessor">#define FTM1_INVCTRL                             FTM_INVCTRL_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga08a648587eb98aa8f510bcac93cb4b33"> 6709</a></span>&#160;<span class="preprocessor">#define FTM1_SWOCTRL                             FTM_SWOCTRL_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaf3039ddac66aabede5d916fcbf685041"> 6710</a></span>&#160;<span class="preprocessor">#define FTM1_PWMLOAD                             FTM_PWMLOAD_REG(FTM1_BASE_PTR)</span></div><div class="line"><a name="l06711"></a><span class="lineno"> 6711</span>&#160;<span class="comment">/* FTM2 */</span></div><div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga07c259e6bd81732e7c252d9bea24c4b8"> 6712</a></span>&#160;<span class="preprocessor">#define FTM2_SC                                  FTM_SC_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad106bee6812ab91040b77e641d40aa1a"> 6713</a></span>&#160;<span class="preprocessor">#define FTM2_CNT                                 FTM_CNT_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6a6b594c42b96a520feaf5f9f6f9e8d1"> 6714</a></span>&#160;<span class="preprocessor">#define FTM2_MOD                                 FTM_MOD_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga23ef9825e51056c36a6a5a19e784eded"> 6715</a></span>&#160;<span class="preprocessor">#define FTM2_C0SC                                FTM_CnSC_REG(FTM2_BASE_PTR,0)</span></div><div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga92b3a29332163807bb6ae240cfa2e4aa"> 6716</a></span>&#160;<span class="preprocessor">#define FTM2_C0V                                 FTM_CnV_REG(FTM2_BASE_PTR,0)</span></div><div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae00fff26b9421f4023842bf031c833b4"> 6717</a></span>&#160;<span class="preprocessor">#define FTM2_C1SC                                FTM_CnSC_REG(FTM2_BASE_PTR,1)</span></div><div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga5556a11ef7048216dc1f55467c062e60"> 6718</a></span>&#160;<span class="preprocessor">#define FTM2_C1V                                 FTM_CnV_REG(FTM2_BASE_PTR,1)</span></div><div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga8fc0b2fa59ea42d1c1423b1d341690f6"> 6719</a></span>&#160;<span class="preprocessor">#define FTM2_CNTIN                               FTM_CNTIN_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga330b99ddd3ee290b769abbdd33f74e9a"> 6720</a></span>&#160;<span class="preprocessor">#define FTM2_STATUS                              FTM_STATUS_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gad354fa39faa2c63a394445b6cd19f7f7"> 6721</a></span>&#160;<span class="preprocessor">#define FTM2_MODE                                FTM_MODE_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1a61491ede93e0b8121344aa0840a12e"> 6722</a></span>&#160;<span class="preprocessor">#define FTM2_SYNC                                FTM_SYNC_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga4723816f39ac7c9c5da98df9323ab411"> 6723</a></span>&#160;<span class="preprocessor">#define FTM2_OUTINIT                             FTM_OUTINIT_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga18fce1d499d38f49164882a2d54d9d0e"> 6724</a></span>&#160;<span class="preprocessor">#define FTM2_OUTMASK                             FTM_OUTMASK_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaaf20cb3762dca102677e4896baca2578"> 6725</a></span>&#160;<span class="preprocessor">#define FTM2_COMBINE                             FTM_COMBINE_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gab8fcd203ed4d71b271db88ac89ea965b"> 6726</a></span>&#160;<span class="preprocessor">#define FTM2_DEADTIME                            FTM_DEADTIME_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6bca8e227535fb0bccd9b6f8f39ac63e"> 6727</a></span>&#160;<span class="preprocessor">#define FTM2_EXTTRIG                             FTM_EXTTRIG_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga6bd8ec2f2f07121d329402433d33fb7e"> 6728</a></span>&#160;<span class="preprocessor">#define FTM2_POL                                 FTM_POL_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga63f66e2acd14c8f712ccaa556911fc92"> 6729</a></span>&#160;<span class="preprocessor">#define FTM2_FMS                                 FTM_FMS_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae504a4960cc6617b88e5dfe95068eec8"> 6730</a></span>&#160;<span class="preprocessor">#define FTM2_FILTER                              FTM_FILTER_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga1f5df230dcb77edc4bd4bb327b14ac54"> 6731</a></span>&#160;<span class="preprocessor">#define FTM2_FLTCTRL                             FTM_FLTCTRL_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga365c8b5538558288ddf0be6aa6a766e2"> 6732</a></span>&#160;<span class="preprocessor">#define FTM2_QDCTRL                              FTM_QDCTRL_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gac93f89a8bd1534f0b442f29533350fcd"> 6733</a></span>&#160;<span class="preprocessor">#define FTM2_CONF                                FTM_CONF_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga41bea9c6f7ce278302fd6417b9842e12"> 6734</a></span>&#160;<span class="preprocessor">#define FTM2_FLTPOL                              FTM_FLTPOL_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga99725d2250d73eb25dd786e2c7ac9aba"> 6735</a></span>&#160;<span class="preprocessor">#define FTM2_SYNCONF                             FTM_SYNCONF_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga3ff73cd2687985494e234e4deea66529"> 6736</a></span>&#160;<span class="preprocessor">#define FTM2_INVCTRL                             FTM_INVCTRL_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga9eb1d689936a6322f55a184c3663456d"> 6737</a></span>&#160;<span class="preprocessor">#define FTM2_SWOCTRL                             FTM_SWOCTRL_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga996d97c1bb37040242a8a8ca6792fa02"> 6738</a></span>&#160;<span class="preprocessor">#define FTM2_PWMLOAD                             FTM_PWMLOAD_REG(FTM2_BASE_PTR)</span></div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;</div><div class="line"><a name="l06740"></a><span class="lineno"> 6740</span>&#160;<span class="comment">/* FTM - Register array accessors */</span></div><div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gab814674d51c891d126e710ac2770559b"> 6741</a></span>&#160;<span class="preprocessor">#define FTM0_CnSC(index)                         FTM_CnSC_REG(FTM0_BASE_PTR,index)</span></div><div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga4626b0d954c6e9c9655ff5ebe49aa7e6"> 6742</a></span>&#160;<span class="preprocessor">#define FTM1_CnSC(index)                         FTM_CnSC_REG(FTM1_BASE_PTR,index)</span></div><div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gae283505ba41ed3c3212632a3d646ee31"> 6743</a></span>&#160;<span class="preprocessor">#define FTM2_CnSC(index)                         FTM_CnSC_REG(FTM2_BASE_PTR,index)</span></div><div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gafa3100e71e0145e36d896e8061a931ad"> 6744</a></span>&#160;<span class="preprocessor">#define FTM0_CnV(index)                          FTM_CnV_REG(FTM0_BASE_PTR,index)</span></div><div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#ga24fb80c2d6dbb122dce1c2eebe041d1d"> 6745</a></span>&#160;<span class="preprocessor">#define FTM1_CnV(index)                          FTM_CnV_REG(FTM1_BASE_PTR,index)</span></div><div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group___f_t_m___register___accessor___macros.html#gaade79f672ad080d530a40665a662cd0f"> 6746</a></span>&#160;<span class="preprocessor">#define FTM2_CnV(index)                          FTM_CnV_REG(FTM2_BASE_PTR,index)</span></div><div class="line"><a name="l06747"></a><span class="lineno"> 6747</span>&#160; <span class="comment">/* end of group FTM_Register_Accessor_Macros */</span></div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;</div><div class="line"><a name="l06752"></a><span class="lineno"> 6752</span>&#160; <span class="comment">/* end of group FTM_Peripheral */</span></div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;</div><div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;</div><div class="line"><a name="l06758"></a><span class="lineno"> 6758</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;<span class="comment">   -- I2C</span></div><div class="line"><a name="l06760"></a><span class="lineno"> 6760</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06761"></a><span class="lineno"> 6761</span>&#160;</div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_i2_c___mem_map.html">I2C_MemMap</a> {</div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> A1;                                      </div><div class="line"><a name="l06770"></a><span class="lineno"> 6770</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> F;                                       </div><div class="line"><a name="l06771"></a><span class="lineno"> 6771</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C1;                                      </div><div class="line"><a name="l06772"></a><span class="lineno"> 6772</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> S;                                       </div><div class="line"><a name="l06773"></a><span class="lineno"> 6773</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> D;                                       </div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C2;                                      </div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FLT;                                     </div><div class="line"><a name="l06776"></a><span class="lineno"> 6776</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RA;                                      </div><div class="line"><a name="l06777"></a><span class="lineno"> 6777</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SMB;                                     </div><div class="line"><a name="l06778"></a><span class="lineno"> 6778</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> A2;                                      </div><div class="line"><a name="l06779"></a><span class="lineno"> 6779</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SLTH;                                    </div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SLTL;                                    </div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___i2_c___peripheral.html#ga9902bc02a12982d0c37ec011b4dd89f0">I2C_MemMapPtr</a>;</div><div class="line"><a name="l06782"></a><span class="lineno"> 6782</span>&#160;</div><div class="line"><a name="l06783"></a><span class="lineno"> 6783</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06784"></a><span class="lineno"> 6784</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div><div class="line"><a name="l06785"></a><span class="lineno"> 6785</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;</div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="comment">/* I2C - Register accessors */</span></div><div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaf3e90bf855e545f82942bfb9207756a6"> 6794</a></span>&#160;<span class="preprocessor">#define I2C_A1_REG(base)                         ((base)-&gt;A1)</span></div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga7aae8ba32e5e505c2db1bbc3b7c20213"> 6795</a></span>&#160;<span class="preprocessor">#define I2C_F_REG(base)                          ((base)-&gt;F)</span></div><div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga339b4af5c87abf62ac1689a412de6253"> 6796</a></span>&#160;<span class="preprocessor">#define I2C_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga6731d8ddb2a07ae27efc7424ef7fb218"> 6797</a></span>&#160;<span class="preprocessor">#define I2C_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gae63c8db26394d46c618decb6ce6dbf32"> 6798</a></span>&#160;<span class="preprocessor">#define I2C_D_REG(base)                          ((base)-&gt;D)</span></div><div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1b1cbd6dd49b0a63bf09270e7be600b3"> 6799</a></span>&#160;<span class="preprocessor">#define I2C_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gabb230346f2358d18e6f9f126c3ae2398"> 6800</a></span>&#160;<span class="preprocessor">#define I2C_FLT_REG(base)                        ((base)-&gt;FLT)</span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga9b674394721710e98ba9123d38b6fa1a"> 6801</a></span>&#160;<span class="preprocessor">#define I2C_RA_REG(base)                         ((base)-&gt;RA)</span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga62f6225106137462aab11955b8264f81"> 6802</a></span>&#160;<span class="preprocessor">#define I2C_SMB_REG(base)                        ((base)-&gt;SMB)</span></div><div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga01c9da9747989c2d30eac15661d1f5c3"> 6803</a></span>&#160;<span class="preprocessor">#define I2C_A2_REG(base)                         ((base)-&gt;A2)</span></div><div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gac1a6a43a0292446673c0d1d39cd69e21"> 6804</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_REG(base)                       ((base)-&gt;SLTH)</span></div><div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaa9eb90e621e77e8758f4c7f6724b9011"> 6805</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_REG(base)                       ((base)-&gt;SLTL)</span></div><div class="line"><a name="l06806"></a><span class="lineno"> 6806</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;</div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;</div><div class="line"><a name="l06812"></a><span class="lineno"> 6812</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06813"></a><span class="lineno"> 6813</span>&#160;<span class="comment">   -- I2C Register Masks</span></div><div class="line"><a name="l06814"></a><span class="lineno"> 6814</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06815"></a><span class="lineno"> 6815</span>&#160;</div><div class="line"><a name="l06821"></a><span class="lineno"> 6821</span>&#160;<span class="comment">/* A1 Bit Fields */</span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad90fbd42f33b89ff3296c52700771b1b"> 6822</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           0xFEu</span></div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf074658893634b95a9858ee29bbdd88a"> 6823</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD_SHIFT                          1</span></div><div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga546cc5fdf8c77c06ffefcdf0a69c1f65"> 6824</a></span>&#160;<span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A1_AD_SHIFT))&amp;I2C_A1_AD_MASK)</span></div><div class="line"><a name="l06825"></a><span class="lineno"> 6825</span>&#160;<span class="comment">/* F Bit Fields */</span></div><div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeb777a93b5695409902fb2f2b77eb760"> 6826</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           0x3Fu</span></div><div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8e2daf0de75e77e33467f6b132be0c30"> 6827</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR_SHIFT                          0</span></div><div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gafc6c8fefa2930785f203c98adee6f089"> 6828</a></span>&#160;<span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_ICR_SHIFT))&amp;I2C_F_ICR_MASK)</span></div><div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga9e077caa9ac07c03f5e34e431d0806fa"> 6829</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_MASK                          0xC0u</span></div><div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3a338cb3af4c140fde82427d091d5b4a"> 6830</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT_SHIFT                         6</span></div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga49d79434c3f1d51dce271f7100559aea"> 6831</a></span>&#160;<span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_MULT_SHIFT))&amp;I2C_F_MULT_MASK)</span></div><div class="line"><a name="l06832"></a><span class="lineno"> 6832</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadfd8fccdd35a4944a1e53ffa26e5d06b"> 6833</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        0x1u</span></div><div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga1cd5f87cc18a56d293697f0463e2a9e3"> 6834</a></span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       0</span></div><div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga708d3eded28946d6f2e4b7ed5aff8fe8"> 6835</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_MASK                         0x2u</span></div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1bec740751b47fd0f4e02d913c3b287"> 6836</a></span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        1</span></div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga656f6747e8edc8299767365ea1ac9d70"> 6837</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_MASK                         0x4u</span></div><div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac6c61e0bd2615da3bbc3079984192dd7"> 6838</a></span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        2</span></div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaebf88a6e1a433272e606980474b4e577"> 6839</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_MASK                         0x8u</span></div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga95ea65244938ce40ca695f5193268357"> 6840</a></span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        3</span></div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf2c2222f863ed79996904cac957fbcf2"> 6841</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_MASK                           0x10u</span></div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4785c943be6e7664aad1f3166c54c07c"> 6842</a></span>&#160;<span class="preprocessor">#define I2C_C1_TX_SHIFT                          4</span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4c4f11999967dae4bcf93fcefda51ebe"> 6843</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_MASK                          0x20u</span></div><div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga3d36bee9f6ccbd3cd27355c481eb35fc"> 6844</a></span>&#160;<span class="preprocessor">#define I2C_C1_MST_SHIFT                         5</span></div><div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gada20a7267cfb048f5f30adacf115a9c6"> 6845</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_MASK                        0x40u</span></div><div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeddb698e3eec8ce064fa68ebbfd06e09"> 6846</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       6</span></div><div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga93aaf10d7a7527ef23e270b7a2dd335d"> 6847</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_MASK                        0x80u</span></div><div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga963bec89f31364bb2dfe369173d8d412"> 6848</a></span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       7</span></div><div class="line"><a name="l06849"></a><span class="lineno"> 6849</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad24c329c5eb1d51b4d1bdf637f0071d3"> 6850</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          0x1u</span></div><div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga120dc0ebf2986dd160b9592ec711a177"> 6851</a></span>&#160;<span class="preprocessor">#define I2C_S_RXAK_SHIFT                         0</span></div><div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga23f38878179bb0186dd2c64698417ec3"> 6852</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_MASK                         0x2u</span></div><div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga36fe15d9bbf77410ab19317e78d2d5ea"> 6853</a></span>&#160;<span class="preprocessor">#define I2C_S_IICIF_SHIFT                        1</span></div><div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf802822114be53d791101a05f50af5a3"> 6854</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_MASK                           0x4u</span></div><div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae9ff7b0c74aeb1c906bfe71fa1620fae"> 6855</a></span>&#160;<span class="preprocessor">#define I2C_S_SRW_SHIFT                          2</span></div><div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8176df0a3138ff19cc2551531d61fb2c"> 6856</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_MASK                           0x8u</span></div><div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8e3ed53ea2a04e7a0d0a2d0654fb74fd"> 6857</a></span>&#160;<span class="preprocessor">#define I2C_S_RAM_SHIFT                          3</span></div><div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5f4949ee45450ae24a9885c8a0b5b71d"> 6858</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_MASK                          0x10u</span></div><div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6401a3c073bca30cd0f01ce830bc2734"> 6859</a></span>&#160;<span class="preprocessor">#define I2C_S_ARBL_SHIFT                         4</span></div><div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2e9a4cd81bee477ce0bb8f04dde5a836"> 6860</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_MASK                          0x20u</span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaf449f97abe53ded41a8cd83691089af7"> 6861</a></span>&#160;<span class="preprocessor">#define I2C_S_BUSY_SHIFT                         5</span></div><div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2d60d97ef284aae3bcec1b9b9135a37f"> 6862</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_MASK                          0x40u</span></div><div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeef3ccc64a102f940ad82af4c5558381"> 6863</a></span>&#160;<span class="preprocessor">#define I2C_S_IAAS_SHIFT                         6</span></div><div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga20501abab9a2b23ac99fa69e87b2730d"> 6864</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_MASK                           0x80u</span></div><div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga030264ea4205860abb6a32331d84cef3"> 6865</a></span>&#160;<span class="preprocessor">#define I2C_S_TCF_SHIFT                          7</span></div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeb11bc3736eba5b805bdc4bced7edb2e"> 6867</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          0xFFu</span></div><div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac9b220edf37227949c367bf455d11a04"> 6868</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA_SHIFT                         0</span></div><div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa23558842a0da229387003292c51e5c3"> 6869</a></span>&#160;<span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_D_DATA_SHIFT))&amp;I2C_D_DATA_MASK)</span></div><div class="line"><a name="l06870"></a><span class="lineno"> 6870</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6c5f8db3bac4c51de9446448a8ad9072"> 6871</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           0x7u</span></div><div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab875d484e12dc6ae427c2063430d1362"> 6872</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD_SHIFT                          0</span></div><div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad82ab5552b298f66f970ca92c4a2610e"> 6873</a></span>&#160;<span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_AD_SHIFT))&amp;I2C_C2_AD_MASK)</span></div><div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga70911373d5619a4d8376777446085856"> 6874</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_MASK                         0x8u</span></div><div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga802a10e2d279895ec0230b4701b1a4bf"> 6875</a></span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        3</span></div><div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad5acb46182264a92f1f7ca818146d44e"> 6876</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_MASK                         0x10u</span></div><div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga620079dc18e7ce504b6092503a10d2ae"> 6877</a></span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        4</span></div><div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa36c867ead9ecee381f4a6f1f75ccc70"> 6878</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_MASK                         0x20u</span></div><div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga0d2a8c7a7fb308cf052fc122c1af92c5"> 6879</a></span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        5</span></div><div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga331301810a6ac65f43e66b78bbde4c91"> 6880</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_MASK                        0x40u</span></div><div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga266bbd66a022e8b78eb5501d9d927164"> 6881</a></span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       6</span></div><div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gabe69d0985ed23c71c071a6ebd93f65df"> 6882</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_MASK                        0x80u</span></div><div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga2621c8acf26335441da9ced92ca4d29f"> 6883</a></span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       7</span></div><div class="line"><a name="l06884"></a><span class="lineno"> 6884</span>&#160;<span class="comment">/* FLT Bit Fields */</span></div><div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga61b9691f2f522b624d0ace6268c972df"> 6885</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         0x1Fu</span></div><div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga87c3021777b04e02f3c0481cdbde30e5"> 6886</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        0</span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga631031ca92f64aab49d6b19e23d6bb4b"> 6887</a></span>&#160;<span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_FLT_SHIFT))&amp;I2C_FLT_FLT_MASK)</span></div><div class="line"><a name="l06888"></a><span class="lineno"> 6888</span>&#160;<span class="comment">/* RA Bit Fields */</span></div><div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaa39c37c0d41e4cdafc00884a2fc791fa"> 6889</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          0xFEu</span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8571ae2c33f4ea6503f568c2151ef2a9"> 6890</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD_SHIFT                         1</span></div><div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad21c9c4b2971ca482c5b139359216021"> 6891</a></span>&#160;<span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_RA_RAD_SHIFT))&amp;I2C_RA_RAD_MASK)</span></div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="comment">/* SMB Bit Fields */</span></div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad123ad3f9e1362d2ee5bd403cdf34327"> 6893</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     0x1u</span></div><div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga431377427b6cae03a360309ac07a4559"> 6894</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    0</span></div><div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac393f25577923046bb7755b7f398db70"> 6895</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       0x2u</span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeaa26602cb9aabcf738aef5e95b7672c"> 6896</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      1</span></div><div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaefffa6f332bf3bd19ea55db0d1848546"> 6897</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       0x4u</span></div><div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga27af2fe0000903e76be422f1b0d0d277"> 6898</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      2</span></div><div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga19239e39699b975c050e78098f1160be"> 6899</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_MASK                        0x8u</span></div><div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga158639264e921e0cdc2d1c531c0481be"> 6900</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       3</span></div><div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga7a0dba773688ec97b8f2a6306085c136"> 6901</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      0x10u</span></div><div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga07c36bbad07617ae5ae27911d3b00290"> 6902</a></span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     4</span></div><div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gae54c99ffbc7df399f532cf0ddea2b43a"> 6903</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     0x20u</span></div><div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga4a1109dbb19a0b37d8b7afcc6cfeba1b"> 6904</a></span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    5</span></div><div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga23b35683fd53d9982486462740d577c8"> 6905</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     0x40u</span></div><div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gab3807b572e12675922212a4ccfaf9327"> 6906</a></span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    6</span></div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga6c32b35c6a034b2d36c8341e41e1f5e0"> 6907</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_MASK                        0x80u</span></div><div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga8818be9583854e197aa6f7197d42e825"> 6908</a></span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       7</span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;<span class="comment">/* A2 Bit Fields */</span></div><div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga953881ff63411be620fa173f27ab4efa"> 6910</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          0xFEu</span></div><div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad1c31a37087b37cb76faeade10a4fbd6"> 6911</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD_SHIFT                         1</span></div><div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gad2d2b455e73424296d197bfae13a2c3b"> 6912</a></span>&#160;<span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A2_SAD_SHIFT))&amp;I2C_A2_SAD_MASK)</span></div><div class="line"><a name="l06913"></a><span class="lineno"> 6913</span>&#160;<span class="comment">/* SLTH Bit Fields */</span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gaeef081c4825bc9248b218f4c6ee70f86"> 6914</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gadc7429d429b6c58a18bcf147884e618f"> 6915</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      0</span></div><div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga44bb9ace4180c86c1db2c2309a3af91a"> 6916</a></span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTH_SSLT_SHIFT))&amp;I2C_SLTH_SSLT_MASK)</span></div><div class="line"><a name="l06917"></a><span class="lineno"> 6917</span>&#160;<span class="comment">/* SLTL Bit Fields */</span></div><div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#gac29118698aa1c246c26835a19210a0c9"> 6918</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga177f38e09f29a382b35b19906462204f"> 6919</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      0</span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___i2_c___register___masks.html#ga5aa875b218a0943f94bc4993eee62489"> 6920</a></span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTL_SSLT_SHIFT))&amp;I2C_SLTL_SSLT_MASK)</span></div><div class="line"><a name="l06921"></a><span class="lineno"> 6921</span>&#160; <span class="comment">/* end of group I2C_Register_Masks */</span></div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;</div><div class="line"><a name="l06926"></a><span class="lineno"> 6926</span>&#160;</div><div class="line"><a name="l06927"></a><span class="lineno"> 6927</span>&#160;<span class="comment">/* I2C - Peripheral instance base addresses */</span></div><div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral.html#ga6db92fda81fa3b6a1c8c6a85e66d51a0"> 6929</a></span>&#160;<span class="preprocessor">#define I2C0_BASE_PTR                            ((I2C_MemMapPtr)0x40066000u)</span></div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;</div><div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral.html#gae13da5d584f2a4e2379db927a3f18772"> 6931</a></span>&#160;<span class="preprocessor">#define I2C1_BASE_PTR                            ((I2C_MemMapPtr)0x40067000u)</span></div><div class="line"><a name="l06932"></a><span class="lineno"> 6932</span>&#160;</div><div class="line"><a name="l06933"></a><span class="lineno"> 6933</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06934"></a><span class="lineno"> 6934</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div><div class="line"><a name="l06935"></a><span class="lineno"> 6935</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;</div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="comment">/* I2C - Register instance definitions */</span></div><div class="line"><a name="l06944"></a><span class="lineno"> 6944</span>&#160;<span class="comment">/* I2C0 */</span></div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaab25b2cfc0f440c11ba84defee435e0e"> 6945</a></span>&#160;<span class="preprocessor">#define I2C0_A1                                  I2C_A1_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gacd455dbff54b6e42523e833319e562e4"> 6946</a></span>&#160;<span class="preprocessor">#define I2C0_F                                   I2C_F_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gad710afb8dd19706b83bc65c3f460e81d"> 6947</a></span>&#160;<span class="preprocessor">#define I2C0_C1                                  I2C_C1_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1a4918e7df76e7488707db427ebfaead"> 6948</a></span>&#160;<span class="preprocessor">#define I2C0_S                                   I2C_S_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1f0514321da14a62a0352b297e6614b7"> 6949</a></span>&#160;<span class="preprocessor">#define I2C0_D                                   I2C_D_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaeff876311aea33455ceb8ef9fb50b4c7"> 6950</a></span>&#160;<span class="preprocessor">#define I2C0_C2                                  I2C_C2_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaf3513574714aeda95d4d19aa2f8c9a95"> 6951</a></span>&#160;<span class="preprocessor">#define I2C0_FLT                                 I2C_FLT_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaf00ad7b5cbb7776265f28c9ffc5a6acd"> 6952</a></span>&#160;<span class="preprocessor">#define I2C0_RA                                  I2C_RA_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaf27ba0a559fe4af8031d5de859d8ba47"> 6953</a></span>&#160;<span class="preprocessor">#define I2C0_SMB                                 I2C_SMB_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga99708d179cf5e948315ac4ff5d8d0983"> 6954</a></span>&#160;<span class="preprocessor">#define I2C0_A2                                  I2C_A2_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga5872f84a45507eb59371a4fcc7c3e2c6"> 6955</a></span>&#160;<span class="preprocessor">#define I2C0_SLTH                                I2C_SLTH_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gae914eeb0f84c8cf2420f6764ea979c6d"> 6956</a></span>&#160;<span class="preprocessor">#define I2C0_SLTL                                I2C_SLTL_REG(I2C0_BASE_PTR)</span></div><div class="line"><a name="l06957"></a><span class="lineno"> 6957</span>&#160;<span class="comment">/* I2C1 */</span></div><div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1488ec8f3fd718170359dfc0045ee8e1"> 6958</a></span>&#160;<span class="preprocessor">#define I2C1_A1                                  I2C_A1_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaeb01706a855e5dbc5e864a0e18eeab36"> 6959</a></span>&#160;<span class="preprocessor">#define I2C1_F                                   I2C_F_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaab6dde59f93972ca970c31a59c9f8a6b"> 6960</a></span>&#160;<span class="preprocessor">#define I2C1_C1                                  I2C_C1_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gae095b0f00b8617e16ee1a798d8a07e19"> 6961</a></span>&#160;<span class="preprocessor">#define I2C1_S                                   I2C_S_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga014dafe97b03f68e829a75997094fe92"> 6962</a></span>&#160;<span class="preprocessor">#define I2C1_D                                   I2C_D_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga23604e2320135c1d7488c51e1b8257be"> 6963</a></span>&#160;<span class="preprocessor">#define I2C1_C2                                  I2C_C2_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaddb39b793fc611a3fd107eaf33c26598"> 6964</a></span>&#160;<span class="preprocessor">#define I2C1_FLT                                 I2C_FLT_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga15eb9a112bb86d26c32d17ebfb3dcecc"> 6965</a></span>&#160;<span class="preprocessor">#define I2C1_RA                                  I2C_RA_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaa9377a6d31b5c6a841b69330a6e8d59d"> 6966</a></span>&#160;<span class="preprocessor">#define I2C1_SMB                                 I2C_SMB_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#gaa4539c51795162a3fccf19384acf78f0"> 6967</a></span>&#160;<span class="preprocessor">#define I2C1_A2                                  I2C_A2_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga636aa70cc9b9d94328cecb67e0005e7b"> 6968</a></span>&#160;<span class="preprocessor">#define I2C1_SLTH                                I2C_SLTH_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group___i2_c___register___accessor___macros.html#ga1d6d67136378cdc43250d350dde35366"> 6969</a></span>&#160;<span class="preprocessor">#define I2C1_SLTL                                I2C_SLTL_REG(I2C1_BASE_PTR)</span></div><div class="line"><a name="l06970"></a><span class="lineno"> 6970</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div><div class="line"><a name="l06974"></a><span class="lineno"> 6974</span>&#160;</div><div class="line"><a name="l06975"></a><span class="lineno"> 6975</span>&#160; <span class="comment">/* end of group I2C_Peripheral */</span></div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;</div><div class="line"><a name="l06980"></a><span class="lineno"> 6980</span>&#160;</div><div class="line"><a name="l06981"></a><span class="lineno"> 6981</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06982"></a><span class="lineno"> 6982</span>&#160;<span class="comment">   -- I2S</span></div><div class="line"><a name="l06983"></a><span class="lineno"> 6983</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;</div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_i2_s___mem_map.html">I2S_MemMap</a> {</div><div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a9700d2c0e84dba16ddd6494fca29a68d"> 6992</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a9700d2c0e84dba16ddd6494fca29a68d">TX0</a>;                                    </div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a9476d32b856cd1933128dc4206a751d1"> 6993</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a9476d32b856cd1933128dc4206a751d1">TX1</a>;                                    </div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a9f68e4b1fd2757be357725a08c081287"> 6994</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a9f68e4b1fd2757be357725a08c081287">RX0</a>;                                    </div><div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#ae491d91f7f10617298503afaa8225931"> 6995</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#ae491d91f7f10617298503afaa8225931">RX1</a>;                                    </div><div class="line"><a name="l06996"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#ad70bbd1c7a51d298bb104d25640519e3"> 6996</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#ad70bbd1c7a51d298bb104d25640519e3">CR</a>;                                     </div><div class="line"><a name="l06997"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a5f35e4f64193292752424065399f520a"> 6997</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a5f35e4f64193292752424065399f520a">ISR</a>;                                    </div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a6bdf1b0b35f23718bbaca262c996ae21"> 6998</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a6bdf1b0b35f23718bbaca262c996ae21">IER</a>;                                    </div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#ab1a921688c842e929273e0f0de44a980"> 6999</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#ab1a921688c842e929273e0f0de44a980">TCR</a>;                                    </div><div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a93eda7701dd0f53e686adffc5182e8de"> 7000</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a93eda7701dd0f53e686adffc5182e8de">RCR</a>;                                    </div><div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a10575d5e8c3a2232c58f9d499c6b3dde"> 7001</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a10575d5e8c3a2232c58f9d499c6b3dde">TCCR</a>;                                   </div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a0c4dddedd7f4d71d5bb3d67ec39e4dc1"> 7002</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a0c4dddedd7f4d71d5bb3d67ec39e4dc1">RCCR</a>;                                   </div><div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a09382b9d3b2718d51b06d3462acfedf7"> 7003</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a09382b9d3b2718d51b06d3462acfedf7">FCSR</a>;                                   </div><div class="line"><a name="l07004"></a><span class="lineno"> 7004</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[8];</div><div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a85705605cd5df8b8f4a76c474d44f640"> 7005</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a85705605cd5df8b8f4a76c474d44f640">ACNT</a>;                                   </div><div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a63227335f1eb56fcaeda017807d0da32"> 7006</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a63227335f1eb56fcaeda017807d0da32">ACADD</a>;                                  </div><div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#ad4c68be32005658a1ed31a473cc87885"> 7007</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#ad4c68be32005658a1ed31a473cc87885">ACDAT</a>;                                  </div><div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a1aa86b0508318a9bd7dbb39e9c69abba"> 7008</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a1aa86b0508318a9bd7dbb39e9c69abba">ATAG</a>;                                   </div><div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a1c81ec607745d66dd95bf23d9b03d816"> 7009</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a1c81ec607745d66dd95bf23d9b03d816">TMSK</a>;                                   </div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a66200d6c7f38f46b49f1891862928e26"> 7010</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a66200d6c7f38f46b49f1891862928e26">RMSK</a>;                                   </div><div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a9673421e61891429c16da487744ed0b1"> 7011</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a9673421e61891429c16da487744ed0b1">ACCST</a>;                                  </div><div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#a156c1bbbdb2fed8a7c7e9cf510f93873"> 7012</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#a156c1bbbdb2fed8a7c7e9cf510f93873">ACCEN</a>;                                  </div><div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="struct_i2_s___mem_map.html#abed27b74f9f5869a313dc62c530a8da4"> 7013</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_i2_s___mem_map.html#abed27b74f9f5869a313dc62c530a8da4">ACCDIS</a>;                                 </div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___i2_s___peripheral.html#ga13144089ddabdfb4b30ae97b2ac9c859">I2S_MemMapPtr</a>;</div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;</div><div class="line"><a name="l07016"></a><span class="lineno"> 7016</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07017"></a><span class="lineno"> 7017</span>&#160;<span class="comment">   -- I2S - Register accessor macros</span></div><div class="line"><a name="l07018"></a><span class="lineno"> 7018</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07019"></a><span class="lineno"> 7019</span>&#160;</div><div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;<span class="comment">/* I2S - Register accessors */</span></div><div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga1266b6dd3fd649e0855776601ee72b9a"> 7027</a></span>&#160;<span class="preprocessor">#define I2S_TX0_REG(base)                        ((base)-&gt;TX0)</span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga549eed1c89efaa0b65c04ad0f018688b"> 7028</a></span>&#160;<span class="preprocessor">#define I2S_TX1_REG(base)                        ((base)-&gt;TX1)</span></div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga49e3e7a5009dabf13b9cc5269a7754e7"> 7029</a></span>&#160;<span class="preprocessor">#define I2S_RX0_REG(base)                        ((base)-&gt;RX0)</span></div><div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga52f0d2b1b72b7092cbec2eff2d30c870"> 7030</a></span>&#160;<span class="preprocessor">#define I2S_RX1_REG(base)                        ((base)-&gt;RX1)</span></div><div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga30d365c6706697f4064b50193217fe32"> 7031</a></span>&#160;<span class="preprocessor">#define I2S_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga236cd15b6493507b722b4a1f75ddddea"> 7032</a></span>&#160;<span class="preprocessor">#define I2S_ISR_REG(base)                        ((base)-&gt;ISR)</span></div><div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gaa9d0edbafebdab6d0eebc3272b3d2d2d"> 7033</a></span>&#160;<span class="preprocessor">#define I2S_IER_REG(base)                        ((base)-&gt;IER)</span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga392f415563b82de4e5160dce71206db6"> 7034</a></span>&#160;<span class="preprocessor">#define I2S_TCR_REG(base)                        ((base)-&gt;TCR)</span></div><div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga05764700fa267bd1aee8c1302dba5b3a"> 7035</a></span>&#160;<span class="preprocessor">#define I2S_RCR_REG(base)                        ((base)-&gt;RCR)</span></div><div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga536ad561a1b3adc079c79e07ebcf00d1"> 7036</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_REG(base)                       ((base)-&gt;TCCR)</span></div><div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga756be9569f7687d899be073f4b5f3d58"> 7037</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_REG(base)                       ((base)-&gt;RCCR)</span></div><div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gae99037b06bfb699d2fab5d5969255a93"> 7038</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_REG(base)                       ((base)-&gt;FCSR)</span></div><div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga65975667cd8838f77766c70f0e8ae976"> 7039</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_REG(base)                       ((base)-&gt;ACNT)</span></div><div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga7d49b03b38f1c9a45fe564feb24da5f4"> 7040</a></span>&#160;<span class="preprocessor">#define I2S_ACADD_REG(base)                      ((base)-&gt;ACADD)</span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gaa38942373c59e0d4e11f8390267128e6"> 7041</a></span>&#160;<span class="preprocessor">#define I2S_ACDAT_REG(base)                      ((base)-&gt;ACDAT)</span></div><div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga113d6278c37c567efb421e78e24483c0"> 7042</a></span>&#160;<span class="preprocessor">#define I2S_ATAG_REG(base)                       ((base)-&gt;ATAG)</span></div><div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gac9c6731e0ebec84a54f913b841b9e059"> 7043</a></span>&#160;<span class="preprocessor">#define I2S_TMSK_REG(base)                       ((base)-&gt;TMSK)</span></div><div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gade132a70ac0f48f3120032485491bf5b"> 7044</a></span>&#160;<span class="preprocessor">#define I2S_RMSK_REG(base)                       ((base)-&gt;RMSK)</span></div><div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga9777b51f33e4cfa9be8bf796c2ddc6a5"> 7045</a></span>&#160;<span class="preprocessor">#define I2S_ACCST_REG(base)                      ((base)-&gt;ACCST)</span></div><div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gadbedb1e04883e34b1a73e41b598db377"> 7046</a></span>&#160;<span class="preprocessor">#define I2S_ACCEN_REG(base)                      ((base)-&gt;ACCEN)</span></div><div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga32149508ca470312dc18188f6b93c17c"> 7047</a></span>&#160;<span class="preprocessor">#define I2S_ACCDIS_REG(base)                     ((base)-&gt;ACCDIS)</span></div><div class="line"><a name="l07048"></a><span class="lineno"> 7048</span>&#160; <span class="comment">/* end of group I2S_Register_Accessor_Macros */</span></div><div class="line"><a name="l07052"></a><span class="lineno"> 7052</span>&#160;</div><div class="line"><a name="l07053"></a><span class="lineno"> 7053</span>&#160;</div><div class="line"><a name="l07054"></a><span class="lineno"> 7054</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07055"></a><span class="lineno"> 7055</span>&#160;<span class="comment">   -- I2S Register Masks</span></div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;</div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="comment">/* TX0 Bit Fields */</span></div><div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaa22203db61e290283c4f01c0f372221"> 7064</a></span>&#160;<span class="preprocessor">#define I2S_TX0_TX0_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga03f39d78d5b593a45245912a02246831"> 7065</a></span>&#160;<span class="preprocessor">#define I2S_TX0_TX0_SHIFT                        0</span></div><div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac9d9b937f9a0e73c039351f7eacf46a5"> 7066</a></span>&#160;<span class="preprocessor">#define I2S_TX0_TX0(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TX0_TX0_SHIFT))&amp;I2S_TX0_TX0_MASK)</span></div><div class="line"><a name="l07067"></a><span class="lineno"> 7067</span>&#160;<span class="comment">/* TX1 Bit Fields */</span></div><div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae6d4d8fce29c46ba157151b114705487"> 7068</a></span>&#160;<span class="preprocessor">#define I2S_TX1_TX1_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga062dd5b2c5618b49992b6c727a26d01c"> 7069</a></span>&#160;<span class="preprocessor">#define I2S_TX1_TX1_SHIFT                        0</span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac0791140c623fdbbdb1de8bbfd497660"> 7070</a></span>&#160;<span class="preprocessor">#define I2S_TX1_TX1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TX1_TX1_SHIFT))&amp;I2S_TX1_TX1_MASK)</span></div><div class="line"><a name="l07071"></a><span class="lineno"> 7071</span>&#160;<span class="comment">/* RX0 Bit Fields */</span></div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga56006d04c24918816ed4a9fb6ba32c77"> 7072</a></span>&#160;<span class="preprocessor">#define I2S_RX0_RX0_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3e7f8dbc058534a0393990b9bdd68c22"> 7073</a></span>&#160;<span class="preprocessor">#define I2S_RX0_RX0_SHIFT                        0</span></div><div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga29d280a4426e5dddf3ecaa71d54ef832"> 7074</a></span>&#160;<span class="preprocessor">#define I2S_RX0_RX0(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RX0_RX0_SHIFT))&amp;I2S_RX0_RX0_MASK)</span></div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="comment">/* RX1 Bit Fields */</span></div><div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad7d685f96ffb9077933aa3c31f0a1dfb"> 7076</a></span>&#160;<span class="preprocessor">#define I2S_RX1_RX1_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9e2c29b36a47ff1b795af4cb3c5fb79f"> 7077</a></span>&#160;<span class="preprocessor">#define I2S_RX1_RX1_SHIFT                        0</span></div><div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7549a554d77ef27772c8cc5a4609d073"> 7078</a></span>&#160;<span class="preprocessor">#define I2S_RX1_RX1(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RX1_RX1_SHIFT))&amp;I2S_RX1_RX1_MASK)</span></div><div class="line"><a name="l07079"></a><span class="lineno"> 7079</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadada70e943bd1d2f1cc20c86e976351a"> 7080</a></span>&#160;<span class="preprocessor">#define I2S_CR_I2SEN_MASK                        0x1u</span></div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga92bdc8388297ae156c1b20aa24becbac"> 7081</a></span>&#160;<span class="preprocessor">#define I2S_CR_I2SEN_SHIFT                       0</span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga354e1253289be8c1387ba3845b15cc85"> 7082</a></span>&#160;<span class="preprocessor">#define I2S_CR_TE_MASK                           0x2u</span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa6805ac79a77891ff728129eb07f7685"> 7083</a></span>&#160;<span class="preprocessor">#define I2S_CR_TE_SHIFT                          1</span></div><div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1fd940f6ddd4eb3aae670de645733e25"> 7084</a></span>&#160;<span class="preprocessor">#define I2S_CR_RE_MASK                           0x4u</span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2fea363592138a43a8f052f153b8cc5a"> 7085</a></span>&#160;<span class="preprocessor">#define I2S_CR_RE_SHIFT                          2</span></div><div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf997161eecadb9feb698711bd9ef7d8c"> 7086</a></span>&#160;<span class="preprocessor">#define I2S_CR_NET_MASK                          0x8u</span></div><div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1a66917a059c27bc215cb87ef71bea2f"> 7087</a></span>&#160;<span class="preprocessor">#define I2S_CR_NET_SHIFT                         3</span></div><div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga03f89669e54c6214cafc97d43648298b"> 7088</a></span>&#160;<span class="preprocessor">#define I2S_CR_SYN_MASK                          0x10u</span></div><div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5212bf1a15d3760d888489d7f3de1921"> 7089</a></span>&#160;<span class="preprocessor">#define I2S_CR_SYN_SHIFT                         4</span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae258d07ec0023513312f8c46c214eda2"> 7090</a></span>&#160;<span class="preprocessor">#define I2S_CR_I2SMODE_MASK                      0x60u</span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac74018b023af91a80fe5fc8200eb3fce"> 7091</a></span>&#160;<span class="preprocessor">#define I2S_CR_I2SMODE_SHIFT                     5</span></div><div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0dd2afae1691d446d0a1c208bc86006a"> 7092</a></span>&#160;<span class="preprocessor">#define I2S_CR_I2SMODE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_CR_I2SMODE_SHIFT))&amp;I2S_CR_I2SMODE_MASK)</span></div><div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5a651cb6323aa200773ae618e24438f9"> 7093</a></span>&#160;<span class="preprocessor">#define I2S_CR_SYSCLKEN_MASK                     0x80u</span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3d0208bb197e11acdf610f5086f96179"> 7094</a></span>&#160;<span class="preprocessor">#define I2S_CR_SYSCLKEN_SHIFT                    7</span></div><div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4a1536ebe98996cb5d9c9c34ef3b4272"> 7095</a></span>&#160;<span class="preprocessor">#define I2S_CR_TCHEN_MASK                        0x100u</span></div><div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga05026c176ab0a41a8a3b15dd1108946f"> 7096</a></span>&#160;<span class="preprocessor">#define I2S_CR_TCHEN_SHIFT                       8</span></div><div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga64373fade2d6f17b1e4eec7961927b2e"> 7097</a></span>&#160;<span class="preprocessor">#define I2S_CR_CLKIST_MASK                       0x200u</span></div><div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1ef6faaba460f9b726890da2178d123a"> 7098</a></span>&#160;<span class="preprocessor">#define I2S_CR_CLKIST_SHIFT                      9</span></div><div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0520eef7e6828a34f891d6419987696f"> 7099</a></span>&#160;<span class="preprocessor">#define I2S_CR_TFRCLKDIS_MASK                    0x400u</span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1f9f0d26800529469b0b92f37c0a02fd"> 7100</a></span>&#160;<span class="preprocessor">#define I2S_CR_TFRCLKDIS_SHIFT                   10</span></div><div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaeb2dea20cd68f59902bb9ef26a8d02a7"> 7101</a></span>&#160;<span class="preprocessor">#define I2S_CR_RFRCLKDIS_MASK                    0x800u</span></div><div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacc98d1c883216300c84e373ec59b4f43"> 7102</a></span>&#160;<span class="preprocessor">#define I2S_CR_RFRCLKDIS_SHIFT                   11</span></div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga263766f7c09af688edcf961590817b11"> 7103</a></span>&#160;<span class="preprocessor">#define I2S_CR_SYNCTXFS_MASK                     0x1000u</span></div><div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1a4f8f5905e1eb7a3e33255ba56657e1"> 7104</a></span>&#160;<span class="preprocessor">#define I2S_CR_SYNCTXFS_SHIFT                    12</span></div><div class="line"><a name="l07105"></a><span class="lineno"> 7105</span>&#160;<span class="comment">/* ISR Bit Fields */</span></div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabda54c6e744d6c52f6d4a755c030eeaf"> 7106</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TFE0_MASK                        0x1u</span></div><div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad3a04b785a0138c3ee3f006b60cf1593"> 7107</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TFE0_SHIFT                       0</span></div><div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga45f656a580883d60f8551bbf3b5df0e8"> 7108</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TFE1_MASK                        0x2u</span></div><div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa3e44fe824e12c50539568f79264a2a5"> 7109</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TFE1_SHIFT                       1</span></div><div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga60538b5e0a975321b6f1b381385754e6"> 7110</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFF0_MASK                        0x4u</span></div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa4320d9dc68cf3faee35551367b56eb3"> 7111</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFF0_SHIFT                       2</span></div><div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad3e4b5d4d0bc42b52670eec2768af8e8"> 7112</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFF1_MASK                        0x8u</span></div><div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4faac49bb086f3c30f7e769b85acfec0"> 7113</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFF1_SHIFT                       3</span></div><div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9ab3e2848d2e31591e0f683bf50a3e79"> 7114</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RLS_MASK                         0x10u</span></div><div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gace5aa779d71c1b53c26c7d82cfebb6ae"> 7115</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RLS_SHIFT                        4</span></div><div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga147746d89cc190602d9abb219a82ab7e"> 7116</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TLS_MASK                         0x20u</span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab26a3ff40c7b87deee10736bb54c1a76"> 7117</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TLS_SHIFT                        5</span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1ea71e331e0a8fabbc9e95bab400d85a"> 7118</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFS_MASK                         0x40u</span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga788ce5f20935927da9c095ef2865d9f7"> 7119</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFS_SHIFT                        6</span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaddd7fe462556bbd7c92670e7c21f85c5"> 7120</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TFS_MASK                         0x80u</span></div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9824c2a2e8ddae866f8e764ebdda7071"> 7121</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TFS_SHIFT                        7</span></div><div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5c058733b003676b7b749fe9a3b9512d"> 7122</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TUE0_MASK                        0x100u</span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8ac36694544768392019064b6ece3d2c"> 7123</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TUE0_SHIFT                       8</span></div><div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga17d568810154d5a8003b3f51e16714b1"> 7124</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TUE1_MASK                        0x200u</span></div><div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac1be345b3bfb220ffe73ba30b97b98df"> 7125</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TUE1_SHIFT                       9</span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3112d41c943077444f6c5ebb97f5439d"> 7126</a></span>&#160;<span class="preprocessor">#define I2S_ISR_ROE0_MASK                        0x400u</span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0c62ca350f7f711017edc2675da248cf"> 7127</a></span>&#160;<span class="preprocessor">#define I2S_ISR_ROE0_SHIFT                       10</span></div><div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4c76451c35f83dd3d140f74cfb7dac92"> 7128</a></span>&#160;<span class="preprocessor">#define I2S_ISR_ROE1_MASK                        0x800u</span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga69b8d1c6a61cfd6cc785d3cdee5b4443"> 7129</a></span>&#160;<span class="preprocessor">#define I2S_ISR_ROE1_SHIFT                       11</span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaae41d86d03bc10c2e36d81a8b8575978"> 7130</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TDE0_MASK                        0x1000u</span></div><div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaad1735514496f7cec0a7ad25c90180b4"> 7131</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TDE0_SHIFT                       12</span></div><div class="line"><a name="l07132"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga468e93d9764922f2817a028ecc84a593"> 7132</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TDE1_MASK                        0x2000u</span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga98cbae0c25abb46fb8b728ac0811a9e9"> 7133</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TDE1_SHIFT                       13</span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad3744a708446a9a38209e10dfb267af2"> 7134</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RDR0_MASK                        0x4000u</span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga356d5211df4d20137795a0c92c1e3171"> 7135</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RDR0_SHIFT                       14</span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf40bdac95ebbd990fc655b17907138f8"> 7136</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RDR1_MASK                        0x8000u</span></div><div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gafa86407d31801fd7381114d9167c2424"> 7137</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RDR1_SHIFT                       15</span></div><div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9f3ba8433286393bf46c80435b133ee8"> 7138</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RXT_MASK                         0x10000u</span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gafb4bdbc3155ee7c06853102ddd2913b9"> 7139</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RXT_SHIFT                        16</span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8dcffd8ff1a4a8926124033ea7345014"> 7140</a></span>&#160;<span class="preprocessor">#define I2S_ISR_CMDDU_MASK                       0x20000u</span></div><div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf8882e5e2253a3d4bae59a76de8beeb6"> 7141</a></span>&#160;<span class="preprocessor">#define I2S_ISR_CMDDU_SHIFT                      17</span></div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1261191e2e0770b1301be8f348ddb76d"> 7142</a></span>&#160;<span class="preprocessor">#define I2S_ISR_CMDAU_MASK                       0x40000u</span></div><div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7970dc952d482c51169abe425e8ac8e4"> 7143</a></span>&#160;<span class="preprocessor">#define I2S_ISR_CMDAU_SHIFT                      18</span></div><div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad7ae65da555940089bb32f4e13fb5699"> 7144</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TRFC_MASK                        0x800000u</span></div><div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga64fb5c3a53dbd6a924fbf3759dfc4a9d"> 7145</a></span>&#160;<span class="preprocessor">#define I2S_ISR_TRFC_SHIFT                       23</span></div><div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3a49d32212e7218a05d23eaa0e33ac58"> 7146</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFRC_MASK                        0x1000000u</span></div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga995e6f5d295b4bd6fc586981fb4c6336"> 7147</a></span>&#160;<span class="preprocessor">#define I2S_ISR_RFRC_SHIFT                       24</span></div><div class="line"><a name="l07148"></a><span class="lineno"> 7148</span>&#160;<span class="comment">/* IER Bit Fields */</span></div><div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga20687c12ca298f18c91e1ac3f6ce1ae1"> 7149</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFE0EN_MASK                      0x1u</span></div><div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga065fe7fdc3ad5d1b4b858effd85a0245"> 7150</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFE0EN_SHIFT                     0</span></div><div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga69b5c8570a35fd0e063dc6bd48051fcf"> 7151</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFE1EN_MASK                      0x2u</span></div><div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1429673734d2877449bf358489497653"> 7152</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFE1EN_SHIFT                     1</span></div><div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2225bd11db86ba209c239eec1ad4d081"> 7153</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFF0EN_MASK                      0x4u</span></div><div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa7348e8ed78d19cdc003fa82a32e3293"> 7154</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFF0EN_SHIFT                     2</span></div><div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0ef871c6b36b53a5fe732bed90edf3b0"> 7155</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFF1EN_MASK                      0x8u</span></div><div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacb2273bdd08ae66978b62c184a994987"> 7156</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFF1EN_SHIFT                     3</span></div><div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3212c827a5aa7b1d338d23c1a790d944"> 7157</a></span>&#160;<span class="preprocessor">#define I2S_IER_RLSEN_MASK                       0x10u</span></div><div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaea585163990fbd95853fe736c0996525"> 7158</a></span>&#160;<span class="preprocessor">#define I2S_IER_RLSEN_SHIFT                      4</span></div><div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac7355eb8d824fcc6d7eff4e655a56e9f"> 7159</a></span>&#160;<span class="preprocessor">#define I2S_IER_TLSEN_MASK                       0x20u</span></div><div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae43b12389fc97b6ce12fc91f820b5092"> 7160</a></span>&#160;<span class="preprocessor">#define I2S_IER_TLSEN_SHIFT                      5</span></div><div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2b4b7de8588cec122ce163f8b9efc7fa"> 7161</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFSEN_MASK                       0x40u</span></div><div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga321677ae6fa2f9abe4891e013f15cf36"> 7162</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFSEN_SHIFT                      6</span></div><div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga07e6f71defa73280584cd74b4c3956f2"> 7163</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFSEN_MASK                       0x80u</span></div><div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae2639bcae2b7ceaaeec7654fe2a592fa"> 7164</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFSEN_SHIFT                      7</span></div><div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gafcf4fad7102154a7f4c8e31c19f63048"> 7165</a></span>&#160;<span class="preprocessor">#define I2S_IER_TUE0EN_MASK                      0x100u</span></div><div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7cda13c9c0709cee8255f89d2e956db8"> 7166</a></span>&#160;<span class="preprocessor">#define I2S_IER_TUE0EN_SHIFT                     8</span></div><div class="line"><a name="l07167"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2bec0df8487823905c26cf0387dea5b7"> 7167</a></span>&#160;<span class="preprocessor">#define I2S_IER_TUE1EN_MASK                      0x200u</span></div><div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga25d7a520c99ff45b267852274e97cdbf"> 7168</a></span>&#160;<span class="preprocessor">#define I2S_IER_TUE1EN_SHIFT                     9</span></div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7c7fbde740bfeb6397f8a57e62c5a33c"> 7169</a></span>&#160;<span class="preprocessor">#define I2S_IER_ROE0EN_MASK                      0x400u</span></div><div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga63cdb3b5083797ae7ce17e8c5da68f9b"> 7170</a></span>&#160;<span class="preprocessor">#define I2S_IER_ROE0EN_SHIFT                     10</span></div><div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga395fab39aa8a787f2aa235063f21a1d7"> 7171</a></span>&#160;<span class="preprocessor">#define I2S_IER_ROE1EN_MASK                      0x800u</span></div><div class="line"><a name="l07172"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga53fcb8288b7c251e2c68efe3e954cb41"> 7172</a></span>&#160;<span class="preprocessor">#define I2S_IER_ROE1EN_SHIFT                     11</span></div><div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga70ed291d8033a519e74491716a150a24"> 7173</a></span>&#160;<span class="preprocessor">#define I2S_IER_TDE0EN_MASK                      0x1000u</span></div><div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga05ac94b4edeb416d04e471524a222173"> 7174</a></span>&#160;<span class="preprocessor">#define I2S_IER_TDE0EN_SHIFT                     12</span></div><div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad57a639d898046a5cc28e21edf6c6be2"> 7175</a></span>&#160;<span class="preprocessor">#define I2S_IER_TDE1EN_MASK                      0x2000u</span></div><div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7e7aee97cd5390f4604d556ec57f9d6f"> 7176</a></span>&#160;<span class="preprocessor">#define I2S_IER_TDE1EN_SHIFT                     13</span></div><div class="line"><a name="l07177"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaae22887fc6a84e4df0b582473e031a27"> 7177</a></span>&#160;<span class="preprocessor">#define I2S_IER_RDR0EN_MASK                      0x4000u</span></div><div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9085f703730be0ae5a460f97793cd14e"> 7178</a></span>&#160;<span class="preprocessor">#define I2S_IER_RDR0EN_SHIFT                     14</span></div><div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga205ed815d9b6ac6affe702117124f868"> 7179</a></span>&#160;<span class="preprocessor">#define I2S_IER_RDR1EN_MASK                      0x8000u</span></div><div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadfca65cd6fb36b0ae213ffaeae81b0b9"> 7180</a></span>&#160;<span class="preprocessor">#define I2S_IER_RDR1EN_SHIFT                     15</span></div><div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga16c800728d84e55612e6d74bddf11cb0"> 7181</a></span>&#160;<span class="preprocessor">#define I2S_IER_RXTEN_MASK                       0x10000u</span></div><div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga07ea55b0bcd73a5d4516b31ab4c2b468"> 7182</a></span>&#160;<span class="preprocessor">#define I2S_IER_RXTEN_SHIFT                      16</span></div><div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8fb61f7be38eae259e27bd3a8f3c1f9b"> 7183</a></span>&#160;<span class="preprocessor">#define I2S_IER_CMDDUEN_MASK                     0x20000u</span></div><div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga92733150095a09c31cff7332f2fef0a2"> 7184</a></span>&#160;<span class="preprocessor">#define I2S_IER_CMDDUEN_SHIFT                    17</span></div><div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga487ebf7a810a715d592af3e92b521546"> 7185</a></span>&#160;<span class="preprocessor">#define I2S_IER_CMDAUEN_MASK                     0x40000u</span></div><div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaeb072d4f127c4c08560d348b6a5fc770"> 7186</a></span>&#160;<span class="preprocessor">#define I2S_IER_CMDAUEN_SHIFT                    18</span></div><div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9efe885f2a247d9a23f04f37f648cd27"> 7187</a></span>&#160;<span class="preprocessor">#define I2S_IER_TIE_MASK                         0x80000u</span></div><div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8484b4906099e4bcfb0d500a9c3ac314"> 7188</a></span>&#160;<span class="preprocessor">#define I2S_IER_TIE_SHIFT                        19</span></div><div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5f0b57b7d33ea6e302a1a87eb2c83994"> 7189</a></span>&#160;<span class="preprocessor">#define I2S_IER_TDMAE_MASK                       0x100000u</span></div><div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6cd20d1e1fd0b03ae4ec35ee963b00ea"> 7190</a></span>&#160;<span class="preprocessor">#define I2S_IER_TDMAE_SHIFT                      20</span></div><div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2f0c2b215f134a46156ec198e075683f"> 7191</a></span>&#160;<span class="preprocessor">#define I2S_IER_RIE_MASK                         0x200000u</span></div><div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga026e0b2dca47394ed8bc3c0692b175b3"> 7192</a></span>&#160;<span class="preprocessor">#define I2S_IER_RIE_SHIFT                        21</span></div><div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7a1bed15c15e6fa23ec395ea92369e35"> 7193</a></span>&#160;<span class="preprocessor">#define I2S_IER_RDMAE_MASK                       0x400000u</span></div><div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaadbf3fd11c01713bffc56f3a26d47eb4"> 7194</a></span>&#160;<span class="preprocessor">#define I2S_IER_RDMAE_SHIFT                      22</span></div><div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5f6f5d1f4355ce09e7914a54f9c2bc3a"> 7195</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFRC_EN_MASK                     0x800000u</span></div><div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa25cbb23c6fd16b19946953996fe4a7b"> 7196</a></span>&#160;<span class="preprocessor">#define I2S_IER_TFRC_EN_SHIFT                    23</span></div><div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2a828cd91907083f11c71509e0400c44"> 7197</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFRC_EN_MASK                     0x1000000u</span></div><div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga656812b880839961196418dcd13deef4"> 7198</a></span>&#160;<span class="preprocessor">#define I2S_IER_RFRC_EN_SHIFT                    24</span></div><div class="line"><a name="l07199"></a><span class="lineno"> 7199</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l07200"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabde3fa40103cd36cb609e0af0c144ce5"> 7200</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TEFS_MASK                        0x1u</span></div><div class="line"><a name="l07201"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae288e1ef03893e7414a0db0a7abacff5"> 7201</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TEFS_SHIFT                       0</span></div><div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga016671165049d0de1ec5a7ccdc78ad26"> 7202</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFSL_MASK                        0x2u</span></div><div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3425f1f87ba689993a0d458512f09483"> 7203</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFSL_SHIFT                       1</span></div><div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga259c270f7e627c2f40c16882eaa8ff50"> 7204</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFSI_MASK                        0x4u</span></div><div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf21e1094b26150cc8cf0f1869cae1289"> 7205</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFSI_SHIFT                       2</span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga155b4f9550e8c1b44d49e92b5e608b04"> 7206</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TSCKP_MASK                       0x8u</span></div><div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa692553f2d7649eac8e8b8e83011a003"> 7207</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TSCKP_SHIFT                      3</span></div><div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga47b267a225835da4495ad36d9bb01650"> 7208</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TSHFD_MASK                       0x10u</span></div><div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa5af82d0529b7c54924bdc64f55c2d5f"> 7209</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TSHFD_SHIFT                      4</span></div><div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga48c37ee8eabafe0581651e6a3e22608f"> 7210</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TXDIR_MASK                       0x20u</span></div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7c52b4db71e45e97a5a654da0c2cb67e"> 7211</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TXDIR_SHIFT                      5</span></div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7df7031b83e2191bf20b3fd659c89428"> 7212</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFDIR_MASK                       0x40u</span></div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga218e94e22294d61a87c4144f06a33904"> 7213</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFDIR_SHIFT                      6</span></div><div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf9c2a783906b73b2b059268815ace264"> 7214</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFEN0_MASK                       0x80u</span></div><div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5ce975712e2340196bf10a030c29e231"> 7215</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFEN0_SHIFT                      7</span></div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga24cceea15ff0c08fe43a6971a737767b"> 7216</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFEN1_MASK                       0x100u</span></div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4b8e5a130927bf7b0342c290deb1373f"> 7217</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TFEN1_SHIFT                      8</span></div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga99d63f043bc8d2dd8b16d8fc1645b938"> 7218</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TXBIT0_MASK                      0x200u</span></div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9e49403796a501cc33d219050ab04918"> 7219</a></span>&#160;<span class="preprocessor">#define I2S_TCR_TXBIT0_SHIFT                     9</span></div><div class="line"><a name="l07220"></a><span class="lineno"> 7220</span>&#160;<span class="comment">/* RCR Bit Fields */</span></div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8ec47770a8723fd983b5ead9c08a5647"> 7221</a></span>&#160;<span class="preprocessor">#define I2S_RCR_REFS_MASK                        0x1u</span></div><div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabece2d3d6965df50a7a1b2046badcbc5"> 7222</a></span>&#160;<span class="preprocessor">#define I2S_RCR_REFS_SHIFT                       0</span></div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf1007fe78f73ba11eb4c882d94fb738a"> 7223</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFSL_MASK                        0x2u</span></div><div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6a204032e45da7786d71ca5cb067ac82"> 7224</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFSL_SHIFT                       1</span></div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab9ff907ffe74742824893968ad06c51f"> 7225</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFSI_MASK                        0x4u</span></div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1f6eba66499ceee30a708445f7e15c5a"> 7226</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFSI_SHIFT                       2</span></div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabb6d03ff1c32778277081d2f0644dc43"> 7227</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RSCKP_MASK                       0x8u</span></div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa316d1db6d24f32b3251c6a833ea36d6"> 7228</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RSCKP_SHIFT                      3</span></div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga686d06a1df8cb7f46e4b8f7843d88540"> 7229</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RSHFD_MASK                       0x10u</span></div><div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6a265d2977150455d96afa10df4a585e"> 7230</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RSHFD_SHIFT                      4</span></div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga027a6018698a2dc531c8ddf19a2387e7"> 7231</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RXDIR_MASK                       0x20u</span></div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4d35c5ba939393ea7a1901f62fe50b67"> 7232</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RXDIR_SHIFT                      5</span></div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac5af99ec4a1531e98aa0ed6b81cd3bc5"> 7233</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFDIR_MASK                       0x40u</span></div><div class="line"><a name="l07234"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4725da53a44c74fd38f01d642a471978"> 7234</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFDIR_SHIFT                      6</span></div><div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4e6b7bb130bd8e0e9b76c050e7982fe7"> 7235</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFEN0_MASK                       0x80u</span></div><div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab54d5cb63b6983fcc5dcd48649f246c6"> 7236</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFEN0_SHIFT                      7</span></div><div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa6bd6e1504be6d39c587bb49667ac0af"> 7237</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFEN1_MASK                       0x100u</span></div><div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga4786fdd25518ef426922e8748b8c8e00"> 7238</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RFEN1_SHIFT                      8</span></div><div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf863cf8c9828e96da55c2b99117b0698"> 7239</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RXBIT0_MASK                      0x200u</span></div><div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0f46e35e791baaa696cb0ff064de5b05"> 7240</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RXBIT0_SHIFT                     9</span></div><div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab2c8bb4956fcc1af72e14824e81615f0"> 7241</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RXEXT_MASK                       0x400u</span></div><div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga0bbfe2a0c7ef8c87c4e7d4724694f94e"> 7242</a></span>&#160;<span class="preprocessor">#define I2S_RCR_RXEXT_SHIFT                      10</span></div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;<span class="comment">/* TCCR Bit Fields */</span></div><div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7225350c20b670adfb6dc0aa6414dc68"> 7244</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_PM_MASK                         0xFFu</span></div><div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf94f665bef7f948118722c381f5bdd04"> 7245</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_PM_SHIFT                        0</span></div><div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga29c8dc0fbb27e8e44c8650c5fcef3706"> 7246</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_PM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCCR_PM_SHIFT))&amp;I2S_TCCR_PM_MASK)</span></div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae6eaa656ca1727124d31b3ded3ef4b49"> 7247</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_DC_MASK                         0x1F00u</span></div><div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7cd4d920157dae1f094ee612d0be338d"> 7248</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_DC_SHIFT                        8</span></div><div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac567f270d77d6b95a3180f084fe4b07a"> 7249</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_DC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCCR_DC_SHIFT))&amp;I2S_TCCR_DC_MASK)</span></div><div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6a9c31b78411aed4f3741304d58b54f2"> 7250</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_WL_MASK                         0x1E000u</span></div><div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga86c2a68966e144ed1678aa5fca71fe14"> 7251</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_WL_SHIFT                        13</span></div><div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1bb55336d8cb30cc68f54103d8737911"> 7252</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_WL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TCCR_WL_SHIFT))&amp;I2S_TCCR_WL_MASK)</span></div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga46921bd1d04eecda321a3a4351873c6d"> 7253</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_PSR_MASK                        0x20000u</span></div><div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3baf1e4363a90d3a67215d9b97e345bf"> 7254</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_PSR_SHIFT                       17</span></div><div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae4465b3a62ec4867381835cbcfe2ef9d"> 7255</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_DIV2_MASK                       0x40000u</span></div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3610b2d932b677f0f16603e04d0ea2d1"> 7256</a></span>&#160;<span class="preprocessor">#define I2S_TCCR_DIV2_SHIFT                      18</span></div><div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;<span class="comment">/* RCCR Bit Fields */</span></div><div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad95811918cc638479521d5b955e53cf0"> 7258</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_PM_MASK                         0xFFu</span></div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaca293dbc9aa012c12c7e17e9f2e7ff8c"> 7259</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_PM_SHIFT                        0</span></div><div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2a40ca3cb3cb50b2bd8ba1c95a0b11ef"> 7260</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_PM(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCCR_PM_SHIFT))&amp;I2S_RCCR_PM_MASK)</span></div><div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga68bc20b5db6b0887dad82a4e75289f2c"> 7261</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_DC_MASK                         0x1F00u</span></div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga3f8fadf932d5085c79f7f6cc62ce68da"> 7262</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_DC_SHIFT                        8</span></div><div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7d8baec5868c78343a7e21d917470eb9"> 7263</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_DC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCCR_DC_SHIFT))&amp;I2S_RCCR_DC_MASK)</span></div><div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7af986b10e47588d226099813f184f82"> 7264</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_WL_MASK                         0x1E000u</span></div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9b1181ebce5a98aad3f11131676eedbc"> 7265</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_WL_SHIFT                        13</span></div><div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga29ce117a0a1e13114b89141beeee0cc1"> 7266</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_WL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RCCR_WL_SHIFT))&amp;I2S_RCCR_WL_MASK)</span></div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga38a581e1743cff4f03681b86800bd7c5"> 7267</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_PSR_MASK                        0x20000u</span></div><div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacf63e4d10463d91e5e775af3abaf6ddc"> 7268</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_PSR_SHIFT                       17</span></div><div class="line"><a name="l07269"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae5243846c103898144a9af45702c3495"> 7269</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_DIV2_MASK                       0x40000u</span></div><div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6034659ff004a195781001c45ce71836"> 7270</a></span>&#160;<span class="preprocessor">#define I2S_RCCR_DIV2_SHIFT                      18</span></div><div class="line"><a name="l07271"></a><span class="lineno"> 7271</span>&#160;<span class="comment">/* FCSR Bit Fields */</span></div><div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaedade8038c0e831005bd0313c6c8031c"> 7272</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFWM0_MASK                      0xFu</span></div><div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8413bb67d10a3236adcc1e822672c8d4"> 7273</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFWM0_SHIFT                     0</span></div><div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga22418333f4fe6c5b067fbb9f353b61b5"> 7274</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFWM0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_TFWM0_SHIFT))&amp;I2S_FCSR_TFWM0_MASK)</span></div><div class="line"><a name="l07275"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga34ed5467f43174b429cd288799639e59"> 7275</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFWM0_MASK                      0xF0u</span></div><div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga031de16d3e01638af6a0c7d3c797b972"> 7276</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFWM0_SHIFT                     4</span></div><div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacd6939a63deeff09f28517b972c3b19a"> 7277</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFWM0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_RFWM0_SHIFT))&amp;I2S_FCSR_RFWM0_MASK)</span></div><div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab56f1490303d7999cfbad0c62e031ec6"> 7278</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFCNT0_MASK                     0xF00u</span></div><div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6d4747136ef98558bcd4d12e40982b02"> 7279</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFCNT0_SHIFT                    8</span></div><div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga7a2271b30d58cf2910228ff7bcf27522"> 7280</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFCNT0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_TFCNT0_SHIFT))&amp;I2S_FCSR_TFCNT0_MASK)</span></div><div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaeef8059aa847e9a068dcaa2f2ee2c05f"> 7281</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFCNT0_MASK                     0xF000u</span></div><div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae7fe6541dbfc69a78642e31d00a00c8a"> 7282</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFCNT0_SHIFT                    12</span></div><div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1063e46731a27c3f17a4c41c1832678d"> 7283</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFCNT0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_RFCNT0_SHIFT))&amp;I2S_FCSR_RFCNT0_MASK)</span></div><div class="line"><a name="l07284"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaf084ca22db315871ff9d069708d54fd0"> 7284</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFWM1_MASK                      0xF0000u</span></div><div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaf529b5ca3435f838bf49dc1ab9fe475"> 7285</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFWM1_SHIFT                     16</span></div><div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1e179ede1425765944643c607a113b68"> 7286</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFWM1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_TFWM1_SHIFT))&amp;I2S_FCSR_TFWM1_MASK)</span></div><div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga92ba6b94d84fae29a365f6904985995d"> 7287</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFWM1_MASK                      0xF00000u</span></div><div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5b0b1f1f93eb11d27773034e16c05451"> 7288</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFWM1_SHIFT                     20</span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa7a537a7b0f5ee356021537e3dfb1db3"> 7289</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFWM1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_RFWM1_SHIFT))&amp;I2S_FCSR_RFWM1_MASK)</span></div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga86ec68e5801be588a4e35afa0fc36251"> 7290</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFCNT1_MASK                     0xF000000u</span></div><div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaa3406fb8f0001773e4d78ec99e79adc"> 7291</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFCNT1_SHIFT                    24</span></div><div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga5d28af4e56f1858e66258afd11aac1ee"> 7292</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_TFCNT1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_TFCNT1_SHIFT))&amp;I2S_FCSR_TFCNT1_MASK)</span></div><div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabc1927b395035813d04039f9991d2334"> 7293</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFCNT1_MASK                     0xF0000000u</span></div><div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaded07ec0ce791d90c422ffabacc31fb9"> 7294</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFCNT1_SHIFT                    28</span></div><div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga02b1081a07d70a486cc61b0e414233fd"> 7295</a></span>&#160;<span class="preprocessor">#define I2S_FCSR_RFCNT1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_FCSR_RFCNT1_SHIFT))&amp;I2S_FCSR_RFCNT1_MASK)</span></div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;<span class="comment">/* ACNT Bit Fields */</span></div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga626946361d40ab81baf8724e36afc5bb"> 7297</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_AC97EN_MASK                     0x1u</span></div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad16785bdf51ade361e6ad86d12e4016a"> 7298</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_AC97EN_SHIFT                    0</span></div><div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga8093fe97b0f65043f6777504077fb6de"> 7299</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_FV_MASK                         0x2u</span></div><div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9f0e302ab0a1863334ca90299c41bf06"> 7300</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_FV_SHIFT                        1</span></div><div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga83cac497188c72aeb968ad21b182dbad"> 7301</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_TIF_MASK                        0x4u</span></div><div class="line"><a name="l07302"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga194161f9821acf7bc176f6978a8a00a5"> 7302</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_TIF_SHIFT                       2</span></div><div class="line"><a name="l07303"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga15cbec147ff534d324aaed7a94382d71"> 7303</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_RD_MASK                         0x8u</span></div><div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaaaa70f3630139208cb0407461cb61427"> 7304</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_RD_SHIFT                        3</span></div><div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gadac699c6f940b8829c8ee4135d85333d"> 7305</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_WR_MASK                         0x10u</span></div><div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga471fa34ea3d3805044731dceed822438"> 7306</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_WR_SHIFT                        4</span></div><div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga686b82ff50f91ad8d8a9aa994f7efd3f"> 7307</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_FRDIV_MASK                      0x7E0u</span></div><div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga6f6a8f7c7b208afbe1c3553d707e4b4c"> 7308</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_FRDIV_SHIFT                     5</span></div><div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad9b7c89c289400216212f5d6f4fd594e"> 7309</a></span>&#160;<span class="preprocessor">#define I2S_ACNT_FRDIV(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_ACNT_FRDIV_SHIFT))&amp;I2S_ACNT_FRDIV_MASK)</span></div><div class="line"><a name="l07310"></a><span class="lineno"> 7310</span>&#160;<span class="comment">/* ACADD Bit Fields */</span></div><div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga86f515ec6a480c2aa3ee9150db64a7fc"> 7311</a></span>&#160;<span class="preprocessor">#define I2S_ACADD_ACADD_MASK                     0x7FFFFu</span></div><div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gacc5eab5fc611b72be143a0140fc1f91e"> 7312</a></span>&#160;<span class="preprocessor">#define I2S_ACADD_ACADD_SHIFT                    0</span></div><div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga75e7d4065037c320701eaf103aeb5842"> 7313</a></span>&#160;<span class="preprocessor">#define I2S_ACADD_ACADD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_ACADD_ACADD_SHIFT))&amp;I2S_ACADD_ACADD_MASK)</span></div><div class="line"><a name="l07314"></a><span class="lineno"> 7314</span>&#160;<span class="comment">/* ACDAT Bit Fields */</span></div><div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gae7721b39bdc3284afd38f4bbfaebb7a8"> 7315</a></span>&#160;<span class="preprocessor">#define I2S_ACDAT_ACDAT_MASK                     0xFFFFFu</span></div><div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga21c14964811368a1fad04bc225140cf9"> 7316</a></span>&#160;<span class="preprocessor">#define I2S_ACDAT_ACDAT_SHIFT                    0</span></div><div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga9717e999340a25889710ecd434ffce46"> 7317</a></span>&#160;<span class="preprocessor">#define I2S_ACDAT_ACDAT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_ACDAT_ACDAT_SHIFT))&amp;I2S_ACDAT_ACDAT_MASK)</span></div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="comment">/* ATAG Bit Fields */</span></div><div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaef4fbbc71e936b494f848778db00974f"> 7319</a></span>&#160;<span class="preprocessor">#define I2S_ATAG_ATAG_MASK                       0xFFFFu</span></div><div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaad3cfb945e986391638fe140cc5912c2"> 7320</a></span>&#160;<span class="preprocessor">#define I2S_ATAG_ATAG_SHIFT                      0</span></div><div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad0941c50a40ceb27cb7cfec4ba5b02ef"> 7321</a></span>&#160;<span class="preprocessor">#define I2S_ATAG_ATAG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_ATAG_ATAG_SHIFT))&amp;I2S_ATAG_ATAG_MASK)</span></div><div class="line"><a name="l07322"></a><span class="lineno"> 7322</span>&#160;<span class="comment">/* TMSK Bit Fields */</span></div><div class="line"><a name="l07323"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga1d918fdc6a9ac2600cba87835fed4c8c"> 7323</a></span>&#160;<span class="preprocessor">#define I2S_TMSK_TMSK_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gab9c86bbc23ff6147857b8e34eaf5ba10"> 7324</a></span>&#160;<span class="preprocessor">#define I2S_TMSK_TMSK_SHIFT                      0</span></div><div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gafe5e00eb1a3f8f31b3de497e7bedc453"> 7325</a></span>&#160;<span class="preprocessor">#define I2S_TMSK_TMSK(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_TMSK_TMSK_SHIFT))&amp;I2S_TMSK_TMSK_MASK)</span></div><div class="line"><a name="l07326"></a><span class="lineno"> 7326</span>&#160;<span class="comment">/* RMSK Bit Fields */</span></div><div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga45e2bc17b0f5e6f14de39469b3a7fc1a"> 7327</a></span>&#160;<span class="preprocessor">#define I2S_RMSK_RMSK_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gabe0f87493c2ec37e3f743400a9876914"> 7328</a></span>&#160;<span class="preprocessor">#define I2S_RMSK_RMSK_SHIFT                      0</span></div><div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga672c503f9442707c30ab341915272b89"> 7329</a></span>&#160;<span class="preprocessor">#define I2S_RMSK_RMSK(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_RMSK_RMSK_SHIFT))&amp;I2S_RMSK_RMSK_MASK)</span></div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;<span class="comment">/* ACCST Bit Fields */</span></div><div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga37802cd27c75059d46406416436d6090"> 7331</a></span>&#160;<span class="preprocessor">#define I2S_ACCST_ACCST_MASK                     0x3FFu</span></div><div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga350ce12fd537a46550deae3b0240664e"> 7332</a></span>&#160;<span class="preprocessor">#define I2S_ACCST_ACCST_SHIFT                    0</span></div><div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga2ae85ada96085bff0dde2b68ee313b58"> 7333</a></span>&#160;<span class="preprocessor">#define I2S_ACCST_ACCST(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_ACCST_ACCST_SHIFT))&amp;I2S_ACCST_ACCST_MASK)</span></div><div class="line"><a name="l07334"></a><span class="lineno"> 7334</span>&#160;<span class="comment">/* ACCEN Bit Fields */</span></div><div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gac9a8e57a1b6ec07fd1c263257b21ff78"> 7335</a></span>&#160;<span class="preprocessor">#define I2S_ACCEN_ACCEN_MASK                     0x3FFu</span></div><div class="line"><a name="l07336"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga116e7f3a17025e4c6ebc2ad119e6558e"> 7336</a></span>&#160;<span class="preprocessor">#define I2S_ACCEN_ACCEN_SHIFT                    0</span></div><div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga23d8235d029726d7fcd1e28ddabc0105"> 7337</a></span>&#160;<span class="preprocessor">#define I2S_ACCEN_ACCEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_ACCEN_ACCEN_SHIFT))&amp;I2S_ACCEN_ACCEN_MASK)</span></div><div class="line"><a name="l07338"></a><span class="lineno"> 7338</span>&#160;<span class="comment">/* ACCDIS Bit Fields */</span></div><div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gad75c03463beda6ae00d187d0c501e721"> 7339</a></span>&#160;<span class="preprocessor">#define I2S_ACCDIS_ACCDIS_MASK                   0x3FFu</span></div><div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#ga36ef92ba948b89b87d51ba71455b9a43"> 7340</a></span>&#160;<span class="preprocessor">#define I2S_ACCDIS_ACCDIS_SHIFT                  0</span></div><div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="group___i2_s___register___masks.html#gaa44ecf033620913e0330c30872c0c172"> 7341</a></span>&#160;<span class="preprocessor">#define I2S_ACCDIS_ACCDIS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;I2S_ACCDIS_ACCDIS_SHIFT))&amp;I2S_ACCDIS_ACCDIS_MASK)</span></div><div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160; <span class="comment">/* end of group I2S_Register_Masks */</span></div><div class="line"><a name="l07346"></a><span class="lineno"> 7346</span>&#160;</div><div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;</div><div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;<span class="comment">/* I2S - Peripheral instance base addresses */</span></div><div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group___i2_s___peripheral.html#ga2eac5d85244610150239927c71b2e147"> 7350</a></span>&#160;<span class="preprocessor">#define I2S0_BASE_PTR                            ((I2S_MemMapPtr)0x4002F000u)</span></div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;</div><div class="line"><a name="l07352"></a><span class="lineno"> 7352</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07353"></a><span class="lineno"> 7353</span>&#160;<span class="comment">   -- I2S - Register accessor macros</span></div><div class="line"><a name="l07354"></a><span class="lineno"> 7354</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07355"></a><span class="lineno"> 7355</span>&#160;</div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;<span class="comment">/* I2S - Register instance definitions */</span></div><div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="comment">/* I2S0 */</span></div><div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga05e279801e846a027faefbd67b54fc0b"> 7364</a></span>&#160;<span class="preprocessor">#define I2S0_TX0                                 I2S_TX0_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga72a03561592facc4cb7f5f44320e8eaf"> 7365</a></span>&#160;<span class="preprocessor">#define I2S0_TX1                                 I2S_TX1_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga149926788352384525be2888ebf1d7c1"> 7366</a></span>&#160;<span class="preprocessor">#define I2S0_RX0                                 I2S_RX0_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga45a78692a6fab10a962d11f370665584"> 7367</a></span>&#160;<span class="preprocessor">#define I2S0_RX1                                 I2S_RX1_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gaabb58430b32ccfae58161c06b1f23380"> 7368</a></span>&#160;<span class="preprocessor">#define I2S0_CR                                  I2S_CR_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gab7bd57c0f699fc5253e9240394467b0e"> 7369</a></span>&#160;<span class="preprocessor">#define I2S0_ISR                                 I2S_ISR_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gacbe4bc997180791bb0e2e8d751551be6"> 7370</a></span>&#160;<span class="preprocessor">#define I2S0_IER                                 I2S_IER_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07371"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga733549b32eaf4abf94c7b17d8024814c"> 7371</a></span>&#160;<span class="preprocessor">#define I2S0_TCR                                 I2S_TCR_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga159018666c1da85d05651256c7543cff"> 7372</a></span>&#160;<span class="preprocessor">#define I2S0_RCR                                 I2S_RCR_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga9643c0c80f0954a6c27d1d9618ed7cbd"> 7373</a></span>&#160;<span class="preprocessor">#define I2S0_TCCR                                I2S_TCCR_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07374"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga97fef8ffbb3e2719fec418aca185093c"> 7374</a></span>&#160;<span class="preprocessor">#define I2S0_RCCR                                I2S_RCCR_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga3c922096b43a32a2ac5ff5a6b35a2c31"> 7375</a></span>&#160;<span class="preprocessor">#define I2S0_FCSR                                I2S_FCSR_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga23dc1fc0ee94812107e735f64500bef6"> 7376</a></span>&#160;<span class="preprocessor">#define I2S0_ACNT                                I2S_ACNT_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gabfb36793497d39eb0297409ee629af52"> 7377</a></span>&#160;<span class="preprocessor">#define I2S0_ACADD                               I2S_ACADD_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gad7e6ee592876890d170df9885a3d7be5"> 7378</a></span>&#160;<span class="preprocessor">#define I2S0_ACDAT                               I2S_ACDAT_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gab7da90fd3a5b742a6f278eba46029095"> 7379</a></span>&#160;<span class="preprocessor">#define I2S0_ATAG                                I2S_ATAG_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga584c9c94eb2f2afb8d0215d5d2250b20"> 7380</a></span>&#160;<span class="preprocessor">#define I2S0_TMSK                                I2S_TMSK_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga52e2252501659e745c191f1d6932612f"> 7381</a></span>&#160;<span class="preprocessor">#define I2S0_RMSK                                I2S_RMSK_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#gad248bf834a2fce57b9eb1e90aa261801"> 7382</a></span>&#160;<span class="preprocessor">#define I2S0_ACCST                               I2S_ACCST_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07383"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga367caa4972990d3a4c0aebe797a406b5"> 7383</a></span>&#160;<span class="preprocessor">#define I2S0_ACCEN                               I2S_ACCEN_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="group___i2_s___register___accessor___macros.html#ga5f11c0b20979a1e2af8ee912693250c7"> 7384</a></span>&#160;<span class="preprocessor">#define I2S0_ACCDIS                              I2S_ACCDIS_REG(I2S0_BASE_PTR)</span></div><div class="line"><a name="l07385"></a><span class="lineno"> 7385</span>&#160; <span class="comment">/* end of group I2S_Register_Accessor_Macros */</span></div><div class="line"><a name="l07389"></a><span class="lineno"> 7389</span>&#160;</div><div class="line"><a name="l07390"></a><span class="lineno"> 7390</span>&#160; <span class="comment">/* end of group I2S_Peripheral */</span></div><div class="line"><a name="l07394"></a><span class="lineno"> 7394</span>&#160;</div><div class="line"><a name="l07395"></a><span class="lineno"> 7395</span>&#160;</div><div class="line"><a name="l07396"></a><span class="lineno"> 7396</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07397"></a><span class="lineno"> 7397</span>&#160;<span class="comment">   -- ITM</span></div><div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;</div><div class="line"><a name="l07406"></a><span class="lineno"> 7406</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_i_t_m___mem_map.html">ITM_MemMap</a> {</div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x0 */</span></div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> STIM_READ[32];                          </div><div class="line"><a name="l07409"></a><span class="lineno"> 7409</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> STIM_WRITE[32];                         </div><div class="line"><a name="l07410"></a><span class="lineno"> 7410</span>&#160;  };</div><div class="line"><a name="l07411"></a><span class="lineno"> 7411</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[3456];</div><div class="line"><a name="l07412"></a><span class="lineno"> 7412</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TER;                                    </div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[60];</div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TPR;                                    </div><div class="line"><a name="l07415"></a><span class="lineno"> 7415</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[60];</div><div class="line"><a name="l07416"></a><span class="lineno"> 7416</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TCR;                                    </div><div class="line"><a name="l07417"></a><span class="lineno"> 7417</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[300];</div><div class="line"><a name="l07418"></a><span class="lineno"> 7418</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> LAR;                                    </div><div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> LSR;                                    </div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[24];</div><div class="line"><a name="l07421"></a><span class="lineno"> 7421</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID4;                                   </div><div class="line"><a name="l07422"></a><span class="lineno"> 7422</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID5;                                   </div><div class="line"><a name="l07423"></a><span class="lineno"> 7423</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID6;                                   </div><div class="line"><a name="l07424"></a><span class="lineno"> 7424</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID7;                                   </div><div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID0;                                   </div><div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID1;                                   </div><div class="line"><a name="l07427"></a><span class="lineno"> 7427</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID2;                                   </div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID3;                                   </div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID0;                                   </div><div class="line"><a name="l07430"></a><span class="lineno"> 7430</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID1;                                   </div><div class="line"><a name="l07431"></a><span class="lineno"> 7431</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID2;                                   </div><div class="line"><a name="l07432"></a><span class="lineno"> 7432</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID3;                                   </div><div class="line"><a name="l07433"></a><span class="lineno"> 7433</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___i_t_m___peripheral.html#ga4a7413c0256960668a95765d8b74e5b3">ITM_MemMapPtr</a>;</div><div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;</div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07436"></a><span class="lineno"> 7436</span>&#160;<span class="comment">   -- ITM - Register accessor macros</span></div><div class="line"><a name="l07437"></a><span class="lineno"> 7437</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07438"></a><span class="lineno"> 7438</span>&#160;</div><div class="line"><a name="l07445"></a><span class="lineno"> 7445</span>&#160;<span class="comment">/* ITM - Register accessors */</span></div><div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga5009882336aadcd4f37b45cf3395c450"> 7446</a></span>&#160;<span class="preprocessor">#define ITM_STIM_READ_REG(base,index2)           ((base)-&gt;STIM_READ[index2])</span></div><div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga049ca92a4e78e77c19af81e51aa73f1c"> 7447</a></span>&#160;<span class="preprocessor">#define ITM_STIM_WRITE_REG(base,index2)          ((base)-&gt;STIM_WRITE[index2])</span></div><div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga0952675d3a89701dd186427f1c52c919"> 7448</a></span>&#160;<span class="preprocessor">#define ITM_TER_REG(base)                        ((base)-&gt;TER)</span></div><div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaae645266e2d2ce5b4085486432dee954"> 7449</a></span>&#160;<span class="preprocessor">#define ITM_TPR_REG(base)                        ((base)-&gt;TPR)</span></div><div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaded31ba9ed7d78748d2ec3fb8746caff"> 7450</a></span>&#160;<span class="preprocessor">#define ITM_TCR_REG(base)                        ((base)-&gt;TCR)</span></div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga20b6604c5d16c42c91578bb58acc8249"> 7451</a></span>&#160;<span class="preprocessor">#define ITM_LAR_REG(base)                        ((base)-&gt;LAR)</span></div><div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gabbc1e9dd748b0d19926b2c64c868606d"> 7452</a></span>&#160;<span class="preprocessor">#define ITM_LSR_REG(base)                        ((base)-&gt;LSR)</span></div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga0d86c795356f8b5785a8d32963143e18"> 7453</a></span>&#160;<span class="preprocessor">#define ITM_PID4_REG(base)                       ((base)-&gt;PID4)</span></div><div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga4740a0d11d383ca9f9406176f83f736e"> 7454</a></span>&#160;<span class="preprocessor">#define ITM_PID5_REG(base)                       ((base)-&gt;PID5)</span></div><div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gabc5f851ab862e91124ef9a5d54ed0c23"> 7455</a></span>&#160;<span class="preprocessor">#define ITM_PID6_REG(base)                       ((base)-&gt;PID6)</span></div><div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga4d55d1ec8c7452f081f103a4e4ded062"> 7456</a></span>&#160;<span class="preprocessor">#define ITM_PID7_REG(base)                       ((base)-&gt;PID7)</span></div><div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga77332c9b64d98cdd7229a6e1953f6a33"> 7457</a></span>&#160;<span class="preprocessor">#define ITM_PID0_REG(base)                       ((base)-&gt;PID0)</span></div><div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gabd8e07732053603e273fa17f9d125ebe"> 7458</a></span>&#160;<span class="preprocessor">#define ITM_PID1_REG(base)                       ((base)-&gt;PID1)</span></div><div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaf1651b0bd0b4631207e3437f8cfaddaa"> 7459</a></span>&#160;<span class="preprocessor">#define ITM_PID2_REG(base)                       ((base)-&gt;PID2)</span></div><div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga4f8b157b66d8df5fcaf166f56cf1fee1"> 7460</a></span>&#160;<span class="preprocessor">#define ITM_PID3_REG(base)                       ((base)-&gt;PID3)</span></div><div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga0c80f56059755478a7d1bc62ef67a9e3"> 7461</a></span>&#160;<span class="preprocessor">#define ITM_CID0_REG(base)                       ((base)-&gt;CID0)</span></div><div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga68959e3c73327037ca6c037197dc655e"> 7462</a></span>&#160;<span class="preprocessor">#define ITM_CID1_REG(base)                       ((base)-&gt;CID1)</span></div><div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga5ea3ee7db440781e970bf3eb97d55673"> 7463</a></span>&#160;<span class="preprocessor">#define ITM_CID2_REG(base)                       ((base)-&gt;CID2)</span></div><div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gade0a6ba9d22485697b0889409b4cc976"> 7464</a></span>&#160;<span class="preprocessor">#define ITM_CID3_REG(base)                       ((base)-&gt;CID3)</span></div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160; <span class="comment">/* end of group ITM_Register_Accessor_Macros */</span></div><div class="line"><a name="l07469"></a><span class="lineno"> 7469</span>&#160;</div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;</div><div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07472"></a><span class="lineno"> 7472</span>&#160;<span class="comment">   -- ITM Register Masks</span></div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160; <span class="comment">/* end of group ITM_Register_Masks */</span></div><div class="line"><a name="l07484"></a><span class="lineno"> 7484</span>&#160;</div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;</div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="comment">/* ITM - Peripheral instance base addresses */</span></div><div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___i_t_m___peripheral.html#gafaddee8fe8b6a898d4e5edc43ee0d703"> 7488</a></span>&#160;<span class="preprocessor">#define ITM_BASE_PTR                             ((ITM_MemMapPtr)0xE0000000u)</span></div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;</div><div class="line"><a name="l07490"></a><span class="lineno"> 7490</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;<span class="comment">   -- ITM - Register accessor macros</span></div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07493"></a><span class="lineno"> 7493</span>&#160;</div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;<span class="comment">/* ITM - Register instance definitions */</span></div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;<span class="comment">/* ITM */</span></div><div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga41eefae93b44a2616fd9feac9188bd5b"> 7502</a></span>&#160;<span class="preprocessor">#define ITM_STIM0_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,0)</span></div><div class="line"><a name="l07503"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gac29b16f3533cac91bfa55b3ed6a9e14d"> 7503</a></span>&#160;<span class="preprocessor">#define ITM_STIM0_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,0)</span></div><div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga0539c5b663891628a5157b9e06be3327"> 7504</a></span>&#160;<span class="preprocessor">#define ITM_STIM1_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,1)</span></div><div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gadb4269a2c1aae622c11d8e38853bf0d3"> 7505</a></span>&#160;<span class="preprocessor">#define ITM_STIM1_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,1)</span></div><div class="line"><a name="l07506"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga34d8d4f75c9b1761c099b65fc7b2073e"> 7506</a></span>&#160;<span class="preprocessor">#define ITM_STIM2_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,2)</span></div><div class="line"><a name="l07507"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaef5fd73197cf69307c400cd33e9d5c0a"> 7507</a></span>&#160;<span class="preprocessor">#define ITM_STIM2_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,2)</span></div><div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gac2585aa635223db51bc5dfb64d5901f0"> 7508</a></span>&#160;<span class="preprocessor">#define ITM_STIM3_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,3)</span></div><div class="line"><a name="l07509"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga5dd9fe046bf774394e98b8aae32f09be"> 7509</a></span>&#160;<span class="preprocessor">#define ITM_STIM3_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,3)</span></div><div class="line"><a name="l07510"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga7bc9ebee3625b9f578807478ac2a35fc"> 7510</a></span>&#160;<span class="preprocessor">#define ITM_STIM4_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,4)</span></div><div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga15f21956568cb77bc35327f9f4742b0f"> 7511</a></span>&#160;<span class="preprocessor">#define ITM_STIM4_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,4)</span></div><div class="line"><a name="l07512"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga71729386b6675413e54bbae85ca5f6b4"> 7512</a></span>&#160;<span class="preprocessor">#define ITM_STIM5_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,5)</span></div><div class="line"><a name="l07513"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga07b231bcf27e2a69fe3168aa387fc4b7"> 7513</a></span>&#160;<span class="preprocessor">#define ITM_STIM5_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,5)</span></div><div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga8a39db72396c8cd021762dbe2def218c"> 7514</a></span>&#160;<span class="preprocessor">#define ITM_STIM6_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,6)</span></div><div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gab5f100af2978bf54186d5754e9676f5d"> 7515</a></span>&#160;<span class="preprocessor">#define ITM_STIM6_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,6)</span></div><div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gad3fb2b38ef6a9727bd3036cf014f3d61"> 7516</a></span>&#160;<span class="preprocessor">#define ITM_STIM7_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,7)</span></div><div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga5a34eadd8072ebc43f50398cb76171af"> 7517</a></span>&#160;<span class="preprocessor">#define ITM_STIM7_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,7)</span></div><div class="line"><a name="l07518"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga84e344ea9bb6dd044130f918d1cd3f59"> 7518</a></span>&#160;<span class="preprocessor">#define ITM_STIM8_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,8)</span></div><div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga90288fe5645ad72d65bcf25a4e48cc23"> 7519</a></span>&#160;<span class="preprocessor">#define ITM_STIM8_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,8)</span></div><div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga1c080ae3f53ea5063b86fd6fe6ba264d"> 7520</a></span>&#160;<span class="preprocessor">#define ITM_STIM9_READ                           ITM_STIM_READ_REG(ITM_BASE_PTR,9)</span></div><div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaff1a7b2832a1e4ecef1e171dd126fc48"> 7521</a></span>&#160;<span class="preprocessor">#define ITM_STIM9_WRITE                          ITM_STIM_WRITE_REG(ITM_BASE_PTR,9)</span></div><div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gac52c9a2197fa51dd2395e68ce8f77f21"> 7522</a></span>&#160;<span class="preprocessor">#define ITM_STIM10_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,10)</span></div><div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga777b8d32021dcda309623609448e4042"> 7523</a></span>&#160;<span class="preprocessor">#define ITM_STIM10_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,10)</span></div><div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga0303347d6234c6044d64450073e3111d"> 7524</a></span>&#160;<span class="preprocessor">#define ITM_STIM11_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,11)</span></div><div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga2b6f1a25e7ac17786baf3b401c94a1d9"> 7525</a></span>&#160;<span class="preprocessor">#define ITM_STIM11_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,11)</span></div><div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gabb2b8e4fa01909ba0dda5d7d62bb2b0c"> 7526</a></span>&#160;<span class="preprocessor">#define ITM_STIM12_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,12)</span></div><div class="line"><a name="l07527"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga61fb646c29b6f56928ca4e570b1e4167"> 7527</a></span>&#160;<span class="preprocessor">#define ITM_STIM12_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,12)</span></div><div class="line"><a name="l07528"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga926c47eb7733a253885c7246858defa7"> 7528</a></span>&#160;<span class="preprocessor">#define ITM_STIM13_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,13)</span></div><div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gab8eddf17288ccf56195272767250b472"> 7529</a></span>&#160;<span class="preprocessor">#define ITM_STIM13_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,13)</span></div><div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga17048d30e461864d3d4ff5449fb8558f"> 7530</a></span>&#160;<span class="preprocessor">#define ITM_STIM14_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,14)</span></div><div class="line"><a name="l07531"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga74c1c1c1d5900b5c8553a289ddbab95b"> 7531</a></span>&#160;<span class="preprocessor">#define ITM_STIM14_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,14)</span></div><div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga3ea562a68b32ba37c430e0b6d2507075"> 7532</a></span>&#160;<span class="preprocessor">#define ITM_STIM15_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,15)</span></div><div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga5363027769120ac7fd13164c60346eb1"> 7533</a></span>&#160;<span class="preprocessor">#define ITM_STIM15_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,15)</span></div><div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga9036d1cfac0837b32666e7cb353cfd95"> 7534</a></span>&#160;<span class="preprocessor">#define ITM_STIM16_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,16)</span></div><div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gace1ad469c70d11bf39a60780830605f3"> 7535</a></span>&#160;<span class="preprocessor">#define ITM_STIM16_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,16)</span></div><div class="line"><a name="l07536"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga3f00966b4f023808c0d22b5c88d9ad84"> 7536</a></span>&#160;<span class="preprocessor">#define ITM_STIM17_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,17)</span></div><div class="line"><a name="l07537"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gab955a13756ae2b569880dbef823a29a4"> 7537</a></span>&#160;<span class="preprocessor">#define ITM_STIM17_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,17)</span></div><div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga4d40ae88921303412c9628a350572a8a"> 7538</a></span>&#160;<span class="preprocessor">#define ITM_STIM18_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,18)</span></div><div class="line"><a name="l07539"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga1fb39bc1a36c6aed07b8588d2d1c77b0"> 7539</a></span>&#160;<span class="preprocessor">#define ITM_STIM18_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,18)</span></div><div class="line"><a name="l07540"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaae6a230f21e1fb36ab999e662677ac65"> 7540</a></span>&#160;<span class="preprocessor">#define ITM_STIM19_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,19)</span></div><div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga0dcaa81a5a092538e5d2184087988886"> 7541</a></span>&#160;<span class="preprocessor">#define ITM_STIM19_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,19)</span></div><div class="line"><a name="l07542"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaec08b7ed3a53bdd0c49f608929a323ed"> 7542</a></span>&#160;<span class="preprocessor">#define ITM_STIM20_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,20)</span></div><div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga1e109dc4eb08a82ad21ba29f64b02976"> 7543</a></span>&#160;<span class="preprocessor">#define ITM_STIM20_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,20)</span></div><div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga5e2870c6c2d38a75f0477a1030fc60aa"> 7544</a></span>&#160;<span class="preprocessor">#define ITM_STIM21_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,21)</span></div><div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gac7f186c8addcf22a51326064a6775a33"> 7545</a></span>&#160;<span class="preprocessor">#define ITM_STIM21_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,21)</span></div><div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga65cc639289ac0f598f937c573ed5abde"> 7546</a></span>&#160;<span class="preprocessor">#define ITM_STIM22_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,22)</span></div><div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga7733147e8939d83fbea163a3d3c181d4"> 7547</a></span>&#160;<span class="preprocessor">#define ITM_STIM22_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,22)</span></div><div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaa2155b2b5a6c7d6a8a3cc643a4bd4af6"> 7548</a></span>&#160;<span class="preprocessor">#define ITM_STIM23_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,23)</span></div><div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaca71beb45d1448267f6f0f4ae952ce42"> 7549</a></span>&#160;<span class="preprocessor">#define ITM_STIM23_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,23)</span></div><div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga114f7258f85d135f2e6e5f6bf2fff8a6"> 7550</a></span>&#160;<span class="preprocessor">#define ITM_STIM24_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,24)</span></div><div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaba2149ea4a29fd70514c8e637a6cedd9"> 7551</a></span>&#160;<span class="preprocessor">#define ITM_STIM24_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,24)</span></div><div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga5e80b2d49c4833d6faa2843b39cc71e0"> 7552</a></span>&#160;<span class="preprocessor">#define ITM_STIM25_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,25)</span></div><div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga63f5197346498fb81ab45a43ebc85819"> 7553</a></span>&#160;<span class="preprocessor">#define ITM_STIM25_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,25)</span></div><div class="line"><a name="l07554"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga8c35b9a8ec5da55c3822fd3960b46ffd"> 7554</a></span>&#160;<span class="preprocessor">#define ITM_STIM26_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,26)</span></div><div class="line"><a name="l07555"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga56f074bfff0348baad454e7fba80c007"> 7555</a></span>&#160;<span class="preprocessor">#define ITM_STIM26_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,26)</span></div><div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gad396bfbe5ecd26d08ddcdeb9102e28d2"> 7556</a></span>&#160;<span class="preprocessor">#define ITM_STIM27_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,27)</span></div><div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gae1575242a2ddb0a6d0089f2f49072265"> 7557</a></span>&#160;<span class="preprocessor">#define ITM_STIM27_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,27)</span></div><div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaeedb9934131b7f1d727aab5f0282751f"> 7558</a></span>&#160;<span class="preprocessor">#define ITM_STIM28_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,28)</span></div><div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gadf3581234ae31f01dc8bbc5fe2d5fa06"> 7559</a></span>&#160;<span class="preprocessor">#define ITM_STIM28_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,28)</span></div><div class="line"><a name="l07560"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga91514a35de0d63d08518557abf3a4092"> 7560</a></span>&#160;<span class="preprocessor">#define ITM_STIM29_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,29)</span></div><div class="line"><a name="l07561"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaf42116fa71e252ae421c078e1de7058b"> 7561</a></span>&#160;<span class="preprocessor">#define ITM_STIM29_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,29)</span></div><div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga24e46238f0f743da6b080a2cbb500ff5"> 7562</a></span>&#160;<span class="preprocessor">#define ITM_STIM30_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,30)</span></div><div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga04082ae600d9a3012f4c9861fe7d0ea3"> 7563</a></span>&#160;<span class="preprocessor">#define ITM_STIM30_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,30)</span></div><div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga6643b5b69131aa2163f02c7d27c2305c"> 7564</a></span>&#160;<span class="preprocessor">#define ITM_STIM31_READ                          ITM_STIM_READ_REG(ITM_BASE_PTR,31)</span></div><div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gab792df922db5e627bc1d9917ff6b4ac2"> 7565</a></span>&#160;<span class="preprocessor">#define ITM_STIM31_WRITE                         ITM_STIM_WRITE_REG(ITM_BASE_PTR,31)</span></div><div class="line"><a name="l07566"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga18c94f3236b7d64c83e63cdd586e5e9b"> 7566</a></span>&#160;<span class="preprocessor">#define ITM_TER                                  ITM_TER_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga4a106555b6d58115c86e09d48e199572"> 7567</a></span>&#160;<span class="preprocessor">#define ITM_TPR                                  ITM_TPR_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga935f0be267215442b7cffb0a191c7223"> 7568</a></span>&#160;<span class="preprocessor">#define ITM_TCR                                  ITM_TCR_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaf40951af1991b1b46200b122399187b3"> 7569</a></span>&#160;<span class="preprocessor">#define ITM_LAR                                  ITM_LAR_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaf69b121ad9855a63ecdca38a74895b44"> 7570</a></span>&#160;<span class="preprocessor">#define ITM_LSR                                  ITM_LSR_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga45c704dfd874a21edc7a787dedd505c5"> 7571</a></span>&#160;<span class="preprocessor">#define ITM_PID4                                 ITM_PID4_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07572"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga3d1836080c0c85bda8fd66578a457fb2"> 7572</a></span>&#160;<span class="preprocessor">#define ITM_PID5                                 ITM_PID5_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07573"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gadbef3c510e0b67f6a1d0c70779ac24ea"> 7573</a></span>&#160;<span class="preprocessor">#define ITM_PID6                                 ITM_PID6_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gac2331923a0ef1b1b1cc1e66887a5ba5d"> 7574</a></span>&#160;<span class="preprocessor">#define ITM_PID7                                 ITM_PID7_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gad025d5efc69c5cde9ca4d9f394a8c3f7"> 7575</a></span>&#160;<span class="preprocessor">#define ITM_PID0                                 ITM_PID0_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gadcd8f1659a7509c1085fadfe65455ad1"> 7576</a></span>&#160;<span class="preprocessor">#define ITM_PID1                                 ITM_PID1_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gac9588e1148bb146533327300a8a66e5a"> 7577</a></span>&#160;<span class="preprocessor">#define ITM_PID2                                 ITM_PID2_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07578"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga0b89bf83845d1b5ec32a4ccc8a088138"> 7578</a></span>&#160;<span class="preprocessor">#define ITM_PID3                                 ITM_PID3_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga8b73e9df0bb82de2161b4dea9c582961"> 7579</a></span>&#160;<span class="preprocessor">#define ITM_CID0                                 ITM_CID0_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gaf50cb2dc3f9b8bffc86c7996aecd1317"> 7580</a></span>&#160;<span class="preprocessor">#define ITM_CID1                                 ITM_CID1_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#ga5784d4cd48cfb3eec14ec2ebcb21b479"> 7581</a></span>&#160;<span class="preprocessor">#define ITM_CID2                                 ITM_CID2_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gafee293421dbce031defe620ccbeded36"> 7582</a></span>&#160;<span class="preprocessor">#define ITM_CID3                                 ITM_CID3_REG(ITM_BASE_PTR)</span></div><div class="line"><a name="l07583"></a><span class="lineno"> 7583</span>&#160;</div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;<span class="comment">/* ITM - Register array accessors */</span></div><div class="line"><a name="l07585"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gae105b314bb70bc6bba676139bf20bf4c"> 7585</a></span>&#160;<span class="preprocessor">#define ITM_STIM_READ(index2)                    ITM_STIM_READ_REG(ITM_BASE_PTR,index2)</span></div><div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="group___i_t_m___register___accessor___macros.html#gacdfde2de9665a79e3097f74bd9f3ac29"> 7586</a></span>&#160;<span class="preprocessor">#define ITM_STIM_WRITE(index2)                   ITM_STIM_WRITE_REG(ITM_BASE_PTR,index2)</span></div><div class="line"><a name="l07587"></a><span class="lineno"> 7587</span>&#160; <span class="comment">/* end of group ITM_Register_Accessor_Macros */</span></div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;</div><div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160; <span class="comment">/* end of group ITM_Peripheral */</span></div><div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;</div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;</div><div class="line"><a name="l07598"></a><span class="lineno"> 7598</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;<span class="comment">   -- LLWU</span></div><div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07601"></a><span class="lineno"> 7601</span>&#160;</div><div class="line"><a name="l07608"></a><span class="lineno"> 7608</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_l_l_w_u___mem_map.html">LLWU_MemMap</a> {</div><div class="line"><a name="l07609"></a><span class="lineno"> 7609</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PE1;                                     </div><div class="line"><a name="l07610"></a><span class="lineno"> 7610</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PE2;                                     </div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PE3;                                     </div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PE4;                                     </div><div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ME;                                      </div><div class="line"><a name="l07614"></a><span class="lineno"> 7614</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> F1;                                      </div><div class="line"><a name="l07615"></a><span class="lineno"> 7615</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> F2;                                      </div><div class="line"><a name="l07616"></a><span class="lineno"> 7616</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> F3;                                      </div><div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___mem_map.html#ac87c6987805ce2ffa553e315e9ac0804"> 7617</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="struct_l_l_w_u___mem_map.html#ac87c6987805ce2ffa553e315e9ac0804">CS</a>;                                      </div><div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___l_l_w_u___peripheral.html#ga03cfefad45ecbfeb2cd16eb85ccfe186">LLWU_MemMapPtr</a>;</div><div class="line"><a name="l07619"></a><span class="lineno"> 7619</span>&#160;</div><div class="line"><a name="l07620"></a><span class="lineno"> 7620</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07621"></a><span class="lineno"> 7621</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div><div class="line"><a name="l07622"></a><span class="lineno"> 7622</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;</div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="comment">/* LLWU - Register accessors */</span></div><div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gada86612bb2a3cb6d479429beaca258a8"> 7631</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_REG(base)                       ((base)-&gt;PE1)</span></div><div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga13e23bebded99c5538c165fec2ffa41f"> 7632</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_REG(base)                       ((base)-&gt;PE2)</span></div><div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga0b72bd64b08303c30d4de21aa8bb06b8"> 7633</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_REG(base)                       ((base)-&gt;PE3)</span></div><div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaff14d2acccbae996be61c4ba7893024f"> 7634</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_REG(base)                       ((base)-&gt;PE4)</span></div><div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gad2163c47741ae9561ed0cf28003dc06d"> 7635</a></span>&#160;<span class="preprocessor">#define LLWU_ME_REG(base)                        ((base)-&gt;ME)</span></div><div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga3f4c680add377053731e36faf88c85c2"> 7636</a></span>&#160;<span class="preprocessor">#define LLWU_F1_REG(base)                        ((base)-&gt;F1)</span></div><div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga9824713b71d34e05dd1783c6e0153a3c"> 7637</a></span>&#160;<span class="preprocessor">#define LLWU_F2_REG(base)                        ((base)-&gt;F2)</span></div><div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga8369b30780db4c76aa70c8adf1a763fa"> 7638</a></span>&#160;<span class="preprocessor">#define LLWU_F3_REG(base)                        ((base)-&gt;F3)</span></div><div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga4c0d49cd090e1c221d332b1f1d2dcade"> 7639</a></span>&#160;<span class="preprocessor">#define LLWU_CS_REG(base)                        ((base)-&gt;CS)</span></div><div class="line"><a name="l07640"></a><span class="lineno"> 7640</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div><div class="line"><a name="l07644"></a><span class="lineno"> 7644</span>&#160;</div><div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;</div><div class="line"><a name="l07646"></a><span class="lineno"> 7646</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;<span class="comment">   -- LLWU Register Masks</span></div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;</div><div class="line"><a name="l07655"></a><span class="lineno"> 7655</span>&#160;<span class="comment">/* PE1 Bit Fields */</span></div><div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6ed6c56a8797caa64d27eb915c164dad"> 7656</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      0x3u</span></div><div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga234c02ee9c2b3e3e248c90473e922336"> 7657</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     0</span></div><div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad0111a325ce3f549a1726373cde88f96"> 7658</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE0_SHIFT))&amp;LLWU_PE1_WUPE0_MASK)</span></div><div class="line"><a name="l07659"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac0c417f78992f2ebaca7267ef06d888a"> 7659</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      0xCu</span></div><div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa9b8224f389f9c3d4f13772d8e5fbeee"> 7660</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     2</span></div><div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga51ac5ef18e9ddf78bd29e79575408a00"> 7661</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE1_SHIFT))&amp;LLWU_PE1_WUPE1_MASK)</span></div><div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga97e8e2fc8ce673f6b4625d307bc94b4a"> 7662</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      0x30u</span></div><div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0b1bb86eb31a82a18ad1491b0305000b"> 7663</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     4</span></div><div class="line"><a name="l07664"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf0bb98cad9b61c52ec222ab4443f6999"> 7664</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE2_SHIFT))&amp;LLWU_PE1_WUPE2_MASK)</span></div><div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga44cae929b3178e210eb5e1346a4ce997"> 7665</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      0xC0u</span></div><div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaceee1b1b6323ba4d33abf875718e885a"> 7666</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     6</span></div><div class="line"><a name="l07667"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa17ad889c6732bb2f6352d4e5877058c"> 7667</a></span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE3_SHIFT))&amp;LLWU_PE1_WUPE3_MASK)</span></div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="comment">/* PE2 Bit Fields */</span></div><div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga94128d26c60f13d22acf47200f4f37e0"> 7669</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      0x3u</span></div><div class="line"><a name="l07670"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga12aa6ffb998e5273a8dd548ac434ad41"> 7670</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     0</span></div><div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga66bcf97ee2fda285ac3a24ba5cc0b1a1"> 7671</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE4_SHIFT))&amp;LLWU_PE2_WUPE4_MASK)</span></div><div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gacfb855231e7a1c11c64d8b4e951817be"> 7672</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      0xCu</span></div><div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4e823ada9bfc21dca4729eedf4e63778"> 7673</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     2</span></div><div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac3a8a230033b46633beb6b1ddb282bfd"> 7674</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE5_SHIFT))&amp;LLWU_PE2_WUPE5_MASK)</span></div><div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0db50e96153e1ca74874da97d1c22f41"> 7675</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      0x30u</span></div><div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa7a0191eaf60166333a8bee953239c85"> 7676</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     4</span></div><div class="line"><a name="l07677"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad35ab3e8d69e872723948df07a8ba2c9"> 7677</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE6_SHIFT))&amp;LLWU_PE2_WUPE6_MASK)</span></div><div class="line"><a name="l07678"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga39b30f51fdd7f83bb5aa29bf2bc87c26"> 7678</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      0xC0u</span></div><div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga82bfb99732d7f90dacdc01ef5222a59a"> 7679</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     6</span></div><div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga8e25a99e51b43f2817a9e5da0e62e3bd"> 7680</a></span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE7_SHIFT))&amp;LLWU_PE2_WUPE7_MASK)</span></div><div class="line"><a name="l07681"></a><span class="lineno"> 7681</span>&#160;<span class="comment">/* PE3 Bit Fields */</span></div><div class="line"><a name="l07682"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabe7fce492e2c0201c4bb5af893f5a63d"> 7682</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_MASK                      0x3u</span></div><div class="line"><a name="l07683"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaf02591badd7f37915120d0fd627cdf27"> 7683</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8_SHIFT                     0</span></div><div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga61f1881833fb1eecf76dca9958fe19b2"> 7684</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE8(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE8_SHIFT))&amp;LLWU_PE3_WUPE8_MASK)</span></div><div class="line"><a name="l07685"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad03733955d18194da002aeceedc2edf5"> 7685</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_MASK                      0xCu</span></div><div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga26cad28b7fe4fd2da53ece9d3744016c"> 7686</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9_SHIFT                     2</span></div><div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac73074d8d4040f05f97c8738c2617350"> 7687</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE9(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE9_SHIFT))&amp;LLWU_PE3_WUPE9_MASK)</span></div><div class="line"><a name="l07688"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6d8e812233df26a72459712117996efa"> 7688</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_MASK                     0x30u</span></div><div class="line"><a name="l07689"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1686c8515045158eeef3fc0c5df480d9"> 7689</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10_SHIFT                    4</span></div><div class="line"><a name="l07690"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga08307363da95dd3aef24ec6c32a04f81"> 7690</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE10(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE10_SHIFT))&amp;LLWU_PE3_WUPE10_MASK)</span></div><div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad46cfb926e4e6bbc0cba079fb07a2bfd"> 7691</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_MASK                     0xC0u</span></div><div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad8a60b9eab4fe9a0c559bae94033ca1e"> 7692</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11_SHIFT                    6</span></div><div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga04f71e0da1d8aa3f07fcab88cad7fb67"> 7693</a></span>&#160;<span class="preprocessor">#define LLWU_PE3_WUPE11(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE3_WUPE11_SHIFT))&amp;LLWU_PE3_WUPE11_MASK)</span></div><div class="line"><a name="l07694"></a><span class="lineno"> 7694</span>&#160;<span class="comment">/* PE4 Bit Fields */</span></div><div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0d1b6351b58cc9fbf3099dc653754205"> 7695</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_MASK                     0x3u</span></div><div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaddb0a17347a85705dc2c2975129a7942"> 7696</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12_SHIFT                    0</span></div><div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga8e7cffacb80520d478d473836699ca90"> 7697</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE12(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE12_SHIFT))&amp;LLWU_PE4_WUPE12_MASK)</span></div><div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4d9218c37bd27ed586a5e73aa1b20a84"> 7698</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_MASK                     0xCu</span></div><div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga176680468b0cf75fbccc4a8be5d45388"> 7699</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13_SHIFT                    2</span></div><div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gafa974009218f2ecef874d09fa44d6f39"> 7700</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE13(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE13_SHIFT))&amp;LLWU_PE4_WUPE13_MASK)</span></div><div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae3a1e7b7497f719cfebd559f31dc4d07"> 7701</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_MASK                     0x30u</span></div><div class="line"><a name="l07702"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1942d07f99eb5afb836650dcfb2185af"> 7702</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14_SHIFT                    4</span></div><div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6d2ccf1ee3bb00a3c57a1ccb073b60b3"> 7703</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE14(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE14_SHIFT))&amp;LLWU_PE4_WUPE14_MASK)</span></div><div class="line"><a name="l07704"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga53e48ffd153996ab89adb3c4df7511ee"> 7704</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_MASK                     0xC0u</span></div><div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaeaf1e05b8de75133c46d6f11b3346732"> 7705</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15_SHIFT                    6</span></div><div class="line"><a name="l07706"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa8cf72eace0e0615ae08b40bbf46fa1b"> 7706</a></span>&#160;<span class="preprocessor">#define LLWU_PE4_WUPE15(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE4_WUPE15_SHIFT))&amp;LLWU_PE4_WUPE15_MASK)</span></div><div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="comment">/* ME Bit Fields */</span></div><div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5f1588218d510ac13093055708ceae49"> 7708</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       0x1u</span></div><div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7f653f4ce89c4512437c0114f4659502"> 7709</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      0</span></div><div class="line"><a name="l07710"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga99b29643134140d21a3d4259b7f64c86"> 7710</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_MASK                       0x2u</span></div><div class="line"><a name="l07711"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac623d0db3076972370ee795830b555c1"> 7711</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      1</span></div><div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9f19f501dd2ad4aa2f7b01ac8edf8056"> 7712</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_MASK                       0x4u</span></div><div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga383c567df0dbc9edf2773d29676a7b30"> 7713</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      2</span></div><div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6f6ea286130568de4df073a50fbdc282"> 7714</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_MASK                       0x8u</span></div><div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga394f6049d44881fafbc58b62e3ea8f44"> 7715</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      3</span></div><div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4b7fa4566d64069e93d5bf9bf69efcf4"> 7716</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_MASK                       0x10u</span></div><div class="line"><a name="l07717"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gad162d87bd892f7bfcd34c74941168e64"> 7717</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      4</span></div><div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadeab309cd88e84e94433398ea4656511"> 7718</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_MASK                       0x20u</span></div><div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga8eb531aa288bc7d32d75950b7bf9b1a5"> 7719</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      5</span></div><div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4f4902c05f5e93174a1ef5afaa426d01"> 7720</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_MASK                       0x40u</span></div><div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaba71957dbca47b2dd3aaec44106b013e"> 7721</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      6</span></div><div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga455f995ef197eea9796910ff1b7327a0"> 7722</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_MASK                       0x80u</span></div><div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1676e95c4d2477005c4c37ee97b45db3"> 7723</a></span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      7</span></div><div class="line"><a name="l07724"></a><span class="lineno"> 7724</span>&#160;<span class="comment">/* F1 Bit Fields */</span></div><div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1308a2e0d967a81b7fc32af6816cb532"> 7725</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        0x1u</span></div><div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6a004e1e5a54356cf5b70d9f17b96afc"> 7726</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       0</span></div><div class="line"><a name="l07727"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3513d59cf672e1dfd8884672b57c879b"> 7727</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_MASK                        0x2u</span></div><div class="line"><a name="l07728"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadfac3bafc6a624b27f059e3d9cf3a899"> 7728</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       1</span></div><div class="line"><a name="l07729"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabc46629018d0f2eb7a39896eb5225933"> 7729</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_MASK                        0x4u</span></div><div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab99e1778fd26ccd69f31a56d94709e41"> 7730</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       2</span></div><div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga7c81d1a3309d56f967355042ac08c299"> 7731</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_MASK                        0x8u</span></div><div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gada64305bc36dde8d293f511de2183d0c"> 7732</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       3</span></div><div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga9dad2dc81874baa09dac37d10cc4781d"> 7733</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_MASK                        0x10u</span></div><div class="line"><a name="l07734"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga4ce65dd6db7f89bd5e6f0fb7df47a399"> 7734</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       4</span></div><div class="line"><a name="l07735"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2ba67283979e853e1601bd15a534523e"> 7735</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_MASK                        0x20u</span></div><div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga56f1fa2e4a277de750be421a3b35df87"> 7736</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       5</span></div><div class="line"><a name="l07737"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga25c6fc1f914e4e6cdc9863e9910a7a18"> 7737</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_MASK                        0x40u</span></div><div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gadc6ba47e215a21859a0cdb07637e3720"> 7738</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       6</span></div><div class="line"><a name="l07739"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga085396c6707e1233072318b9f791a179"> 7739</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_MASK                        0x80u</span></div><div class="line"><a name="l07740"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6ec44402fb6f1879376fce39e4f48618"> 7740</a></span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       7</span></div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;<span class="comment">/* F2 Bit Fields */</span></div><div class="line"><a name="l07742"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga76228bf3593a9417e43e509166c07fad"> 7742</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_MASK                        0x1u</span></div><div class="line"><a name="l07743"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga88963ab5583725d163689b615ce5a638"> 7743</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF8_SHIFT                       0</span></div><div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga28d89e3d08f5a7db6ffbe56e9e35d771"> 7744</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_MASK                        0x2u</span></div><div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabc3e93b75e1e8e95f392b59b5dbf6edf"> 7745</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF9_SHIFT                       1</span></div><div class="line"><a name="l07746"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae005607b6cb3ebf1a7def97cd8b2abc5"> 7746</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_MASK                       0x4u</span></div><div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga0ac579128aa08740377c46fd52be2bb5"> 7747</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF10_SHIFT                      2</span></div><div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga618834480f34a7997f2f4fab80d87400"> 7748</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_MASK                       0x8u</span></div><div class="line"><a name="l07749"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga37c17efe2e5332ad92f9a05d9a15a2f2"> 7749</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF11_SHIFT                      3</span></div><div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga59dfa340c96f0c04fe3667e00dfb0575"> 7750</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_MASK                       0x10u</span></div><div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gae04234ed612320f80fe119820ae78e39"> 7751</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF12_SHIFT                      4</span></div><div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6618b24b83e2e28d9268c1f5fac431af"> 7752</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_MASK                       0x20u</span></div><div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6c8e71714d1a4c5e9b8dddb08d41679e"> 7753</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF13_SHIFT                      5</span></div><div class="line"><a name="l07754"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5f6f604b22d249edf1101cd9aa087072"> 7754</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_MASK                       0x40u</span></div><div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga775751b74c858d4adf406ff063630bbf"> 7755</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF14_SHIFT                      6</span></div><div class="line"><a name="l07756"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaa56b2f78b177bd14e66b3863dbb14625"> 7756</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_MASK                       0x80u</span></div><div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaae1c32b7e20bbc817c4c5af4479e2a91"> 7757</a></span>&#160;<span class="preprocessor">#define LLWU_F2_WUF15_SHIFT                      7</span></div><div class="line"><a name="l07758"></a><span class="lineno"> 7758</span>&#160;<span class="comment">/* F3 Bit Fields */</span></div><div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1bb6bf136de15f4cc67eee67d53361a9"> 7759</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       0x1u</span></div><div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3b2c7982efa30073491d05e0dbc698e8"> 7760</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      0</span></div><div class="line"><a name="l07761"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gafe847acbd5a46291dd05b8ab682efffe"> 7761</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       0x2u</span></div><div class="line"><a name="l07762"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6de4a2380bde727b70758cd1c818c859"> 7762</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      1</span></div><div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga3414123c30550a3dea14d84f931e2a0c"> 7763</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       0x4u</span></div><div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac83dee08de7a4bdce21d454a9cfab059"> 7764</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      2</span></div><div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gab85f671f2c6f2112c4e2e14845ef998b"> 7765</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       0x8u</span></div><div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga91a71ba06b95076252cd2594112da05d"> 7766</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      3</span></div><div class="line"><a name="l07767"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabd85c849a3b177444a91aa37457252a8"> 7767</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       0x10u</span></div><div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac1d2eb89a620cf503f11eecf9e8ece1f"> 7768</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      4</span></div><div class="line"><a name="l07769"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaeb14754fa2d5b4c1fd50b9df98f11b01"> 7769</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       0x20u</span></div><div class="line"><a name="l07770"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gac8a9d2de72a5034fae66714d25aa5f33"> 7770</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      5</span></div><div class="line"><a name="l07771"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gabd1f915448c7918a8aabc74239d7e773"> 7771</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       0x40u</span></div><div class="line"><a name="l07772"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaab649d98d5d8eb9f2f272649ace225c4"> 7772</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      6</span></div><div class="line"><a name="l07773"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga2ddb11dc5e9f8a8404ccf99f10046b5a"> 7773</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       0x80u</span></div><div class="line"><a name="l07774"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaee31def5b074844cbf46f9d7e54d2d4f"> 7774</a></span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      7</span></div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;<span class="comment">/* CS Bit Fields */</span></div><div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga6f4b9c886f8c6ae0ebfe6e9f5e42c5d9"> 7776</a></span>&#160;<span class="preprocessor">#define LLWU_CS_FLTR_MASK                        0x1u</span></div><div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gacf36e6ab335e1c2eba198576b5e83c85"> 7777</a></span>&#160;<span class="preprocessor">#define LLWU_CS_FLTR_SHIFT                       0</span></div><div class="line"><a name="l07778"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga06c0fb6961f5851f5c3ad7a1be7eab05"> 7778</a></span>&#160;<span class="preprocessor">#define LLWU_CS_FLTEP_MASK                       0x2u</span></div><div class="line"><a name="l07779"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga5a01d2c1ffbcc63a4e59de492de806f0"> 7779</a></span>&#160;<span class="preprocessor">#define LLWU_CS_FLTEP_SHIFT                      1</span></div><div class="line"><a name="l07780"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#gaaf436b9fe7526ef4acebf41787c7e05d"> 7780</a></span>&#160;<span class="preprocessor">#define LLWU_CS_ACKISO_MASK                      0x80u</span></div><div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___masks.html#ga1b0666eec878d329580b2d83cbaee827"> 7781</a></span>&#160;<span class="preprocessor">#define LLWU_CS_ACKISO_SHIFT                     7</span></div><div class="line"><a name="l07782"></a><span class="lineno"> 7782</span>&#160; <span class="comment">/* end of group LLWU_Register_Masks */</span></div><div class="line"><a name="l07786"></a><span class="lineno"> 7786</span>&#160;</div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;</div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span></div><div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral.html#ga89c97b9e8756088cb3d8617c022ae6ac"> 7790</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTR                            ((LLWU_MemMapPtr)0x4007C000u)</span></div><div class="line"><a name="l07791"></a><span class="lineno"> 7791</span>&#160;</div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div><div class="line"><a name="l07794"></a><span class="lineno"> 7794</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;</div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;<span class="comment">/* LLWU - Register instance definitions */</span></div><div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;<span class="comment">/* LLWU */</span></div><div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaef03e73b53506377462ca326729d4ff7"> 7804</a></span>&#160;<span class="preprocessor">#define LLWU_PE1                                 LLWU_PE1_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga870481fe118dd8de33a1f8e85120a11c"> 7805</a></span>&#160;<span class="preprocessor">#define LLWU_PE2                                 LLWU_PE2_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l07806"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaac6d06ddf8f05c05fb16b45e44696829"> 7806</a></span>&#160;<span class="preprocessor">#define LLWU_PE3                                 LLWU_PE3_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gada12ddd62f9a667b60702dfd8b4f69ff"> 7807</a></span>&#160;<span class="preprocessor">#define LLWU_PE4                                 LLWU_PE4_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gabe3a2c1d3bd364f60d4ef36944dd0d7e"> 7808</a></span>&#160;<span class="preprocessor">#define LLWU_ME                                  LLWU_ME_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l07809"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga0b1034b705393cb19dc8bdc643242e0b"> 7809</a></span>&#160;<span class="preprocessor">#define LLWU_F1                                  LLWU_F1_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l07810"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaf234482694d2528fddefe57b14eaa942"> 7810</a></span>&#160;<span class="preprocessor">#define LLWU_F2                                  LLWU_F2_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#gaaf3f95074e10d498b1522014ab7d5bfe"> 7811</a></span>&#160;<span class="preprocessor">#define LLWU_F3                                  LLWU_F3_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l07812"></a><span class="lineno"><a class="line" href="group___l_l_w_u___register___accessor___macros.html#ga1997697f6b1528fedce0281101e589fb"> 7812</a></span>&#160;<span class="preprocessor">#define LLWU_CS                                  LLWU_CS_REG(LLWU_BASE_PTR)</span></div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div><div class="line"><a name="l07817"></a><span class="lineno"> 7817</span>&#160;</div><div class="line"><a name="l07818"></a><span class="lineno"> 7818</span>&#160; <span class="comment">/* end of group LLWU_Peripheral */</span></div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;</div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;</div><div class="line"><a name="l07824"></a><span class="lineno"> 7824</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07825"></a><span class="lineno"> 7825</span>&#160;<span class="comment">   -- LPTMR</span></div><div class="line"><a name="l07826"></a><span class="lineno"> 7826</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07827"></a><span class="lineno"> 7827</span>&#160;</div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_l_p_t_m_r___mem_map.html">LPTMR_MemMap</a> {</div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CSR;                                    </div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PSR;                                    </div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CMR;                                    </div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CNR;                                    </div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___l_p_t_m_r___peripheral.html#ga765226e2eeb35160c12820d4a2541320">LPTMR_MemMapPtr</a>;</div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;</div><div class="line"><a name="l07841"></a><span class="lineno"> 7841</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07842"></a><span class="lineno"> 7842</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div><div class="line"><a name="l07843"></a><span class="lineno"> 7843</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07844"></a><span class="lineno"> 7844</span>&#160;</div><div class="line"><a name="l07851"></a><span class="lineno"> 7851</span>&#160;<span class="comment">/* LPTMR - Register accessors */</span></div><div class="line"><a name="l07852"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga10321db77b5ec14e5985fe94395f437d"> 7852</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_REG(base)                      ((base)-&gt;CSR)</span></div><div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#gaecd9b9ac7bad67f904628f9ecc653285"> 7853</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_REG(base)                      ((base)-&gt;PSR)</span></div><div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga7a7ca80913d5f4e2ceed4be05272267a"> 7854</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_REG(base)                      ((base)-&gt;CMR)</span></div><div class="line"><a name="l07855"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#gac2f4b2b992990404896f3b23f4d666cb"> 7855</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_REG(base)                      ((base)-&gt;CNR)</span></div><div class="line"><a name="l07856"></a><span class="lineno"> 7856</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div><div class="line"><a name="l07860"></a><span class="lineno"> 7860</span>&#160;</div><div class="line"><a name="l07861"></a><span class="lineno"> 7861</span>&#160;</div><div class="line"><a name="l07862"></a><span class="lineno"> 7862</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07863"></a><span class="lineno"> 7863</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07865"></a><span class="lineno"> 7865</span>&#160;</div><div class="line"><a name="l07871"></a><span class="lineno"> 7871</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4ed197f1cb8d0e954324b4854ff14a83"> 7872</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div><div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gada00f24f79b11a91e8404b4531d66733"> 7873</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0</span></div><div class="line"><a name="l07874"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga57ee593a57d844d7bb4b87c127765558"> 7874</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div><div class="line"><a name="l07875"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaeac406c6a48e15c6ec5784fb891b51b6"> 7875</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1</span></div><div class="line"><a name="l07876"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaca581598c0f319b0002deda730479842"> 7876</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div><div class="line"><a name="l07877"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaee3d1b59f30f6217f1f74b18cf973c4a"> 7877</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2</span></div><div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga020eee1550f2943c10d51f8b56930e62"> 7878</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div><div class="line"><a name="l07879"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga62be70d70bd4e88e26e5cc8437f6fd55"> 7879</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3</span></div><div class="line"><a name="l07880"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3502ccff1cbdb70bb99b73c035ab1e19"> 7880</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div><div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7759d842742bfedd91788d41ef12fb8d"> 7881</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4</span></div><div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gac9a5296718b4ce691d3ea7be07b20a79"> 7882</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div><div class="line"><a name="l07883"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gabb726cb43d5f6ee38339048c69a5f086"> 7883</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div><div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaaedba0195b3abfcae6e8669f84f39d5d"> 7884</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6</span></div><div class="line"><a name="l07885"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga13b5dd6085ca2a8cf0f06550b7557b6b"> 7885</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div><div class="line"><a name="l07886"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga0ffa48fac670327deffc2e17ef1dea68"> 7886</a></span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7</span></div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div><div class="line"><a name="l07888"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga40daa10db43ec0c0a1944e6289ca29cc"> 7888</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div><div class="line"><a name="l07889"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaf258bce874ad60601d6d76cefc72c52e"> 7889</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0</span></div><div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga6b5b85beaa5760eaa1b5e0fd252bf9a2"> 7890</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div><div class="line"><a name="l07891"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gab3daae6085cf702b31db5be78fe03872"> 7891</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div><div class="line"><a name="l07892"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga4bb5021e396db697f5e597fdcdc222e3"> 7892</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2</span></div><div class="line"><a name="l07893"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga93a6fe3fb169a73716a837cedb92dbef"> 7893</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div><div class="line"><a name="l07894"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga7ed76902e13634d0c543ade3ef47525a"> 7894</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3</span></div><div class="line"><a name="l07895"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gaeb71c6e1dd5200d74099db29087a59e3"> 7895</a></span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div><div class="line"><a name="l07897"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga55cc95c022500b353f1724f2cbfe7a8f"> 7897</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div><div class="line"><a name="l07898"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae1a525e22dc8b9c6960ae2e859a64232"> 7898</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0</span></div><div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#gae5d4cd399ca7bee0964efa18b131a7a9"> 7899</a></span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div><div class="line"><a name="l07901"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga134708aff0fe3bd31d703e32966c08fc"> 7901</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div><div class="line"><a name="l07902"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga3769a974a3d95250e32bb154fa134c3f"> 7902</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0</span></div><div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___masks.html#ga2acac25722b0527dbb388488e26850f3"> 7903</a></span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div><div class="line"><a name="l07908"></a><span class="lineno"> 7908</span>&#160;</div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;</div><div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div><div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral.html#ga90a9194151ad11b422bcab162e797eda"> 7912</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE_PTR                          ((LPTMR_MemMapPtr)0x40040000u)</span></div><div class="line"><a name="l07913"></a><span class="lineno"> 7913</span>&#160;</div><div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07915"></a><span class="lineno"> 7915</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div><div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;</div><div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="comment">/* LPTMR - Register instance definitions */</span></div><div class="line"><a name="l07925"></a><span class="lineno"> 7925</span>&#160;<span class="comment">/* LPTMR0 */</span></div><div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga92117617fde3b4150e2c04e6f828f565"> 7926</a></span>&#160;<span class="preprocessor">#define LPTMR0_CSR                               LPTMR_CSR_REG(LPTMR0_BASE_PTR)</span></div><div class="line"><a name="l07927"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#ga69b40af8e215d5b29b3f9677d7f8d632"> 7927</a></span>&#160;<span class="preprocessor">#define LPTMR0_PSR                               LPTMR_PSR_REG(LPTMR0_BASE_PTR)</span></div><div class="line"><a name="l07928"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#gac109508795b1b22820940313ddb4c620"> 7928</a></span>&#160;<span class="preprocessor">#define LPTMR0_CMR                               LPTMR_CMR_REG(LPTMR0_BASE_PTR)</span></div><div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___register___accessor___macros.html#gada9bf6b3d564321571ac27faa4d263ad"> 7929</a></span>&#160;<span class="preprocessor">#define LPTMR0_CNR                               LPTMR_CNR_REG(LPTMR0_BASE_PTR)</span></div><div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;</div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral */</span></div><div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;</div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;</div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="comment">   -- MC</span></div><div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;</div><div class="line"><a name="l07951"></a><span class="lineno"><a class="line" href="struct_m_c___mem_map.html"> 7951</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_c___mem_map.html">MC_MemMap</a> {</div><div class="line"><a name="l07952"></a><span class="lineno"><a class="line" href="struct_m_c___mem_map.html#afcccae19489d29a8edafec4f949b33d2"> 7952</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="struct_m_c___mem_map.html#afcccae19489d29a8edafec4f949b33d2">SRSH</a>;                                    </div><div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="struct_m_c___mem_map.html#a30d9c6061830ab2b5eb71ce3a31e0f33"> 7953</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="struct_m_c___mem_map.html#a30d9c6061830ab2b5eb71ce3a31e0f33">SRSL</a>;                                    </div><div class="line"><a name="l07954"></a><span class="lineno"><a class="line" href="struct_m_c___mem_map.html#a757aa627fdb6c7a5b724ddf9ca47afdb"> 7954</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="struct_m_c___mem_map.html#a757aa627fdb6c7a5b724ddf9ca47afdb">PMPROT</a>;                                  </div><div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="struct_m_c___mem_map.html#aa56e1e7f2bc106a9fc8fdba356e4e7bf"> 7955</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="struct_m_c___mem_map.html#aa56e1e7f2bc106a9fc8fdba356e4e7bf">PMCTRL</a>;                                  </div><div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_c___peripheral.html#gaf8e0db4524de5478847695b38cd4d570">MC_MemMapPtr</a>;</div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;</div><div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="comment">   -- MC - Register accessor macros</span></div><div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;</div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="comment">/* MC - Register accessors */</span></div><div class="line"><a name="l07969"></a><span class="lineno"><a class="line" href="group___m_c___register___accessor___macros.html#ga1864ad8023b9154624af31a4c2a5895d"> 7969</a></span>&#160;<span class="preprocessor">#define MC_SRSH_REG(base)                        ((base)-&gt;SRSH)</span></div><div class="line"><a name="l07970"></a><span class="lineno"><a class="line" href="group___m_c___register___accessor___macros.html#ga8582409296554aec23ceb7b4a46eb877"> 7970</a></span>&#160;<span class="preprocessor">#define MC_SRSL_REG(base)                        ((base)-&gt;SRSL)</span></div><div class="line"><a name="l07971"></a><span class="lineno"><a class="line" href="group___m_c___register___accessor___macros.html#gabf474cc558ffa4ca7e65d184423d1d45"> 7971</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_REG(base)                      ((base)-&gt;PMPROT)</span></div><div class="line"><a name="l07972"></a><span class="lineno"><a class="line" href="group___m_c___register___accessor___macros.html#ga40227780510380fa54e9ae6e30217b0e"> 7972</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_REG(base)                      ((base)-&gt;PMCTRL)</span></div><div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160; <span class="comment">/* end of group MC_Register_Accessor_Macros */</span></div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;</div><div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;</div><div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="comment">   -- MC Register Masks</span></div><div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;</div><div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;<span class="comment">/* SRSH Bit Fields */</span></div><div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gab302a7877df83ec326673fa0ad86c610"> 7989</a></span>&#160;<span class="preprocessor">#define MC_SRSH_JTAG_MASK                        0x1u</span></div><div class="line"><a name="l07990"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga728d5942e5c66ff4ef86410f76f7bc71"> 7990</a></span>&#160;<span class="preprocessor">#define MC_SRSH_JTAG_SHIFT                       0</span></div><div class="line"><a name="l07991"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga4ce0e16c7970230093885f7bda395886"> 7991</a></span>&#160;<span class="preprocessor">#define MC_SRSH_LOCKUP_MASK                      0x2u</span></div><div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga457b7a308d7c168c0c849944ca8bf5c1"> 7992</a></span>&#160;<span class="preprocessor">#define MC_SRSH_LOCKUP_SHIFT                     1</span></div><div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga9e60169ace2f61deb3c4d133aab8ec4b"> 7993</a></span>&#160;<span class="preprocessor">#define MC_SRSH_SW_MASK                          0x4u</span></div><div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga99301ffac03d7da851f4a279b2e22da3"> 7994</a></span>&#160;<span class="preprocessor">#define MC_SRSH_SW_SHIFT                         2</span></div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="comment">/* SRSL Bit Fields */</span></div><div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga323a86bca79f5495bfa8a4b230f37a35"> 7996</a></span>&#160;<span class="preprocessor">#define MC_SRSL_WAKEUP_MASK                      0x1u</span></div><div class="line"><a name="l07997"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga944f90f0cbd5d3480524ca17bfa0b9e2"> 7997</a></span>&#160;<span class="preprocessor">#define MC_SRSL_WAKEUP_SHIFT                     0</span></div><div class="line"><a name="l07998"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga2915a9bef39090d3ccc81b948afea977"> 7998</a></span>&#160;<span class="preprocessor">#define MC_SRSL_LVD_MASK                         0x2u</span></div><div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga62c24e0534c073a31351d65272f78eaa"> 7999</a></span>&#160;<span class="preprocessor">#define MC_SRSL_LVD_SHIFT                        1</span></div><div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gabb3416a665d35c407d20a9c835f8f0bf"> 8000</a></span>&#160;<span class="preprocessor">#define MC_SRSL_LOC_MASK                         0x4u</span></div><div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga0519f1e6dd4ac23c7ed8fcf3695051d2"> 8001</a></span>&#160;<span class="preprocessor">#define MC_SRSL_LOC_SHIFT                        2</span></div><div class="line"><a name="l08002"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gadd96d87536ac689bd56d157e5d45c76e"> 8002</a></span>&#160;<span class="preprocessor">#define MC_SRSL_COP_MASK                         0x20u</span></div><div class="line"><a name="l08003"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gaa3635723882078e2c22f01234628e6e3"> 8003</a></span>&#160;<span class="preprocessor">#define MC_SRSL_COP_SHIFT                        5</span></div><div class="line"><a name="l08004"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga0ccc34dcb4e3631fdfb94a1144704235"> 8004</a></span>&#160;<span class="preprocessor">#define MC_SRSL_PIN_MASK                         0x40u</span></div><div class="line"><a name="l08005"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga52d8106fc971c14fa8628c3c592f7707"> 8005</a></span>&#160;<span class="preprocessor">#define MC_SRSL_PIN_SHIFT                        6</span></div><div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga312bf4b36b5283bf17037a92ad2d8eca"> 8006</a></span>&#160;<span class="preprocessor">#define MC_SRSL_POR_MASK                         0x80u</span></div><div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga6cb35cd7df388c52ff63ff99e274f612"> 8007</a></span>&#160;<span class="preprocessor">#define MC_SRSL_POR_SHIFT                        7</span></div><div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div><div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga883acef215765c6e5b7c77f596be05f4"> 8009</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLLS1_MASK                    0x1u</span></div><div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga4de8174a50aee767588c0550f39d74a0"> 8010</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLLS1_SHIFT                   0</span></div><div class="line"><a name="l08011"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga401dddedf77ed34c8829d542bec38033"> 8011</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLLS2_MASK                    0x2u</span></div><div class="line"><a name="l08012"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gaa52097c2663ad04f54455e87668f25ec"> 8012</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLLS2_SHIFT                   1</span></div><div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga9df967c9d484bfb27ed78aab09341ddd"> 8013</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLLS3_MASK                    0x4u</span></div><div class="line"><a name="l08014"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gaf9f58665458bc923a6779ea37bd71908"> 8014</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLLS3_SHIFT                   2</span></div><div class="line"><a name="l08015"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga23ca238ebf23d93ec3b2db623ec98685"> 8015</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_ALLS_MASK                      0x10u</span></div><div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga63be65fe9d126f5b7a4588d50046f15d"> 8016</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_ALLS_SHIFT                     4</span></div><div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gacbb3285ad01804a6750da9ae4e54cc5a"> 8017</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLP_MASK                      0x20u</span></div><div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gad47b6985017afedb6de121fa7ff202f3"> 8018</a></span>&#160;<span class="preprocessor">#define MC_PMPROT_AVLP_SHIFT                     5</span></div><div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div><div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gaeed24ea6d5e9f9a1517c1e8f7da7fab9"> 8020</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_LPLLSM_MASK                    0x7u</span></div><div class="line"><a name="l08021"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gaa57200fba1c08d70059c2c2f2549f416"> 8021</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_LPLLSM_SHIFT                   0</span></div><div class="line"><a name="l08022"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga4fb315b0ebacb11c6eea513f4dfb26f0"> 8022</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_LPLLSM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;MC_PMCTRL_LPLLSM_SHIFT))&amp;MC_PMCTRL_LPLLSM_MASK)</span></div><div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga26d9f59eaf18fbaedc6a295ac1e54ca0"> 8023</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_RUNM_MASK                      0x60u</span></div><div class="line"><a name="l08024"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#gac4f11a25b9713f3a10ab70a6b33ace00"> 8024</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_RUNM_SHIFT                     5</span></div><div class="line"><a name="l08025"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga4b6c8f890440f6137dc9e20f5e52563b"> 8025</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_RUNM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;MC_PMCTRL_RUNM_SHIFT))&amp;MC_PMCTRL_RUNM_MASK)</span></div><div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga71e4537684ad48dae78be13d6ca8db96"> 8026</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_LPWUI_MASK                     0x80u</span></div><div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group___m_c___register___masks.html#ga9d2cb129e97b54aabab4886d488ec0ce"> 8027</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL_LPWUI_SHIFT                    7</span></div><div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160; <span class="comment">/* end of group MC_Register_Masks */</span></div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;</div><div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;</div><div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;<span class="comment">/* MC - Peripheral instance base addresses */</span></div><div class="line"><a name="l08036"></a><span class="lineno"><a class="line" href="group___m_c___peripheral.html#gaaceb8e18ec89863925b35b4e058bcd7e"> 8036</a></span>&#160;<span class="preprocessor">#define MC_BASE_PTR                              ((MC_MemMapPtr)0x4007E000u)</span></div><div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;</div><div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="comment">   -- MC - Register accessor macros</span></div><div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;</div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;<span class="comment">/* MC - Register instance definitions */</span></div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="comment">/* MC */</span></div><div class="line"><a name="l08050"></a><span class="lineno"><a class="line" href="group___m_c___register___accessor___macros.html#ga1d8e24d1263749b6f73f3afe5ee2178d"> 8050</a></span>&#160;<span class="preprocessor">#define MC_SRSH                                  MC_SRSH_REG(MC_BASE_PTR)</span></div><div class="line"><a name="l08051"></a><span class="lineno"><a class="line" href="group___m_c___register___accessor___macros.html#gaae7435dd9b07fb2e6ba71f7c069db587"> 8051</a></span>&#160;<span class="preprocessor">#define MC_SRSL                                  MC_SRSL_REG(MC_BASE_PTR)</span></div><div class="line"><a name="l08052"></a><span class="lineno"><a class="line" href="group___m_c___register___accessor___macros.html#ga8947242639ef0efd5dc4a5f6b1af4d26"> 8052</a></span>&#160;<span class="preprocessor">#define MC_PMPROT                                MC_PMPROT_REG(MC_BASE_PTR)</span></div><div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group___m_c___register___accessor___macros.html#gafd7ffc3698f0a2037e8bdb64461a67b2"> 8053</a></span>&#160;<span class="preprocessor">#define MC_PMCTRL                                MC_PMCTRL_REG(MC_BASE_PTR)</span></div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160; <span class="comment">/* end of group MC_Register_Accessor_Macros */</span></div><div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;</div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160; <span class="comment">/* end of group MC_Peripheral */</span></div><div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;</div><div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;</div><div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;<span class="comment">   -- MCG</span></div><div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;</div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_c_g___mem_map.html">MCG_MemMap</a> {</div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C1;                                      </div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C2;                                      </div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C3;                                      </div><div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C4;                                      </div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C5;                                      </div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C6;                                      </div><div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> S;                                       </div><div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[1];</div><div class="line"><a name="l08084"></a><span class="lineno"><a class="line" href="struct_m_c_g___mem_map.html#a5b3c88c7546109af0786b2639f80f6c4"> 8084</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> <a class="code" href="struct_m_c_g___mem_map.html#a5b3c88c7546109af0786b2639f80f6c4">ATC</a>;                                     </div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[1];</div><div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ATCVH;                                   </div><div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ATCVL;                                   </div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_c_g___peripheral.html#ga1cb93dd00863c129e7753ec45a7c3563">MCG_MemMapPtr</a>;</div><div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;</div><div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div><div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;</div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="comment">/* MCG - Register accessors */</span></div><div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gae34b03d76caea16a8366fb11838560ea"> 8101</a></span>&#160;<span class="preprocessor">#define MCG_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l08102"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga81f0c07fe9169d8b0d87c8dc497b4732"> 8102</a></span>&#160;<span class="preprocessor">#define MCG_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l08103"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga0a47f442b7ba0665e9536b8d187c2f92"> 8103</a></span>&#160;<span class="preprocessor">#define MCG_C3_REG(base)                         ((base)-&gt;C3)</span></div><div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga8b1f5173fccdea7dfd4e2ea46db8002f"> 8104</a></span>&#160;<span class="preprocessor">#define MCG_C4_REG(base)                         ((base)-&gt;C4)</span></div><div class="line"><a name="l08105"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gaf5c35c53a6183c707c255e7a9aeaca49"> 8105</a></span>&#160;<span class="preprocessor">#define MCG_C5_REG(base)                         ((base)-&gt;C5)</span></div><div class="line"><a name="l08106"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gadbc313b8733938cb5efd4ffa9050d84b"> 8106</a></span>&#160;<span class="preprocessor">#define MCG_C6_REG(base)                         ((base)-&gt;C6)</span></div><div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga69f3bd6d5a19734d5e76e9948464eb7b"> 8107</a></span>&#160;<span class="preprocessor">#define MCG_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l08108"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gae255e0fbd997ba71534c9034763a6549"> 8108</a></span>&#160;<span class="preprocessor">#define MCG_ATC_REG(base)                        ((base)-&gt;ATC)</span></div><div class="line"><a name="l08109"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gad874adcb4ac61be011c975d1e0441273"> 8109</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_REG(base)                      ((base)-&gt;ATCVH)</span></div><div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga474ad360067826ccee78bcec3713b1d2"> 8110</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_REG(base)                      ((base)-&gt;ATCVL)</span></div><div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div><div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;</div><div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;</div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="comment">   -- MCG Register Masks</span></div><div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;</div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l08127"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga275f9145f8c55ff4c836cbd20ab06139"> 8127</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     0x1u</span></div><div class="line"><a name="l08128"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga10e0a80bfe715350aba6d5f5212617bc"> 8128</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    0</span></div><div class="line"><a name="l08129"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga50398d9dc80a3016fddc6a2aef3df994"> 8129</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      0x2u</span></div><div class="line"><a name="l08130"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c4305645e7c2b3977dcd0d35c7eaab9"> 8130</a></span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     1</span></div><div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gadc14970d17e8ee736a16805a412a87fe"> 8131</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_MASK                        0x4u</span></div><div class="line"><a name="l08132"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gada376a938782b95d20788418a2564476"> 8132</a></span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       2</span></div><div class="line"><a name="l08133"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac7762b84f41121882f4d1fbcaa839aeb"> 8133</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_MASK                        0x38u</span></div><div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaee124d0ce81f6e815dbbcac62440708b"> 8134</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       3</span></div><div class="line"><a name="l08135"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae985172a227b87028daa388a2d8f5c93"> 8135</a></span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_FRDIV_SHIFT))&amp;MCG_C1_FRDIV_MASK)</span></div><div class="line"><a name="l08136"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae9a1db29d56ef219e4df3dc9d945b08e"> 8136</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_MASK                         0xC0u</span></div><div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9ca1068f336097a94984ba4bba0798d6"> 8137</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        6</span></div><div class="line"><a name="l08138"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0a02c1e393278df8c0f9fec88693df8f"> 8138</a></span>&#160;<span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_CLKS_SHIFT))&amp;MCG_C1_CLKS_MASK)</span></div><div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaef3ef9fc35df3b7d404dd2b7279051cb"> 8140</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         0x1u</span></div><div class="line"><a name="l08141"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9a364696151f81b7a671bafd25cf16d1"> 8141</a></span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        0</span></div><div class="line"><a name="l08142"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga204f588f13f46a9ae20bc7aecfdf4f37"> 8142</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_MASK                           0x2u</span></div><div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2c16a5396267a83c2059741d31c3af1a"> 8143</a></span>&#160;<span class="preprocessor">#define MCG_C2_LP_SHIFT                          1</span></div><div class="line"><a name="l08144"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae9a32b79976c185a9b6567cc74b2d5af"> 8144</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_MASK                        0x4u</span></div><div class="line"><a name="l08145"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1cea960436deb685a7f131203e4898b5"> 8145</a></span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                       2</span></div><div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga58de06b4d4514888ca2e7cbc68e50ccc"> 8146</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_MASK                          0x8u</span></div><div class="line"><a name="l08147"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga881979b382aef0029c4e4990e365d8f5"> 8147</a></span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_SHIFT                         3</span></div><div class="line"><a name="l08148"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5436f4e93034d8536c23eabcac1b1a43"> 8148</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_MASK                        0x30u</span></div><div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0198b0ee825233bd73c2681c2072e5d6"> 8149</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_SHIFT                       4</span></div><div class="line"><a name="l08150"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad9be2e7ac8a4e19b0d6607e433157a51"> 8150</a></span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_RANGE_SHIFT))&amp;MCG_C2_RANGE0_MASK)</span></div><div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l08152"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga44433c6372539508fbf3090b591f3d89"> 8152</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       0xFFu</span></div><div class="line"><a name="l08153"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8b5c3c55be188745fefec24b945110b7"> 8153</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      0</span></div><div class="line"><a name="l08154"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga6b77fdc5ccef1d81f2f78baa917b117c"> 8154</a></span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C3_SCTRIM_SHIFT))&amp;MCG_C3_SCTRIM_MASK)</span></div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l08156"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7386e83fdee774ec5d6ec402bae1e432"> 8156</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      0x1u</span></div><div class="line"><a name="l08157"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga1114052674119b01137ef4b4885ab757"> 8157</a></span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     0</span></div><div class="line"><a name="l08158"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga91610035649d14c5027419db0bfa3231"> 8158</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       0x1Eu</span></div><div class="line"><a name="l08159"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0a1b1f2be0b8e9afc3ff91ab11d71a1e"> 8159</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      1</span></div><div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae3b32644a70a2a5bf1a36f8dc0c09837"> 8160</a></span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_FCTRIM_SHIFT))&amp;MCG_C4_FCTRIM_MASK)</span></div><div class="line"><a name="l08161"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga7f6629e8d17efb2cec3d2f63d09ede5a"> 8161</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     0x60u</span></div><div class="line"><a name="l08162"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga27d4baa0c8a770f1f67ab47e6407e948"> 8162</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    5</span></div><div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga4cba7b614163bf1244629a1006509c37"> 8163</a></span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DRST_DRS_SHIFT))&amp;MCG_C4_DRST_DRS_MASK)</span></div><div class="line"><a name="l08164"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5d16ac35cf87b3cdeeefca1c16a0eda0"> 8164</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_MASK                        0x80u</span></div><div class="line"><a name="l08165"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga12d73b2d4a4fd1f2fb21a1cbe87aaa83"> 8165</a></span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       7</span></div><div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l08167"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga28ab0b9007f9941707395660db088172"> 8167</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0_MASK                        0x1Fu</span></div><div class="line"><a name="l08168"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga365043bcc722b49ba0304f9f0ddc2ba6"> 8168</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV_SHIFT                       0</span></div><div class="line"><a name="l08169"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaafae1346cb61ccf99320c05d4fe51ae9"> 8169</a></span>&#160;<span class="preprocessor">#define MCG_C5_PRDIV0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C5_PRDIV_SHIFT))&amp;MCG_C5_PRDIV_MASK0)</span></div><div class="line"><a name="l08170"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga6e9012fb4771631696eb261b34130e31"> 8170</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN_MASK                      0x20u</span></div><div class="line"><a name="l08171"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaa66818d3e9c0aa682bf5f7612459ca23"> 8171</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLSTEN_SHIFT                     5</span></div><div class="line"><a name="l08172"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaa5b6c4dbca228be833310a8c24e39796"> 8172</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN_MASK                     0x40u</span></div><div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2e6e280569083cbd612cde3d62993cec"> 8173</a></span>&#160;<span class="preprocessor">#define MCG_C5_PLLCLKEN_SHIFT                    6</span></div><div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;<span class="comment">/* C6 Bit Fields */</span></div><div class="line"><a name="l08175"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacf93ac207865bd372d9148f10dce7267"> 8175</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0_MASK                         0x1Fu</span></div><div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga37d60fb1c50e4115132f9154b33c8b75"> 8176</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV_SHIFT                        0</span></div><div class="line"><a name="l08177"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaac5b6e92ac0ca98d1feadbf5d6ce2159"> 8177</a></span>&#160;<span class="preprocessor">#define MCG_C6_VDIV0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_VDIV_SHIFT))&amp;MCG_C6_VDIV0_MASK)</span></div><div class="line"><a name="l08178"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga2e0daa102ec3f225ed9297f7bc9f8239"> 8178</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_MASK                          0x20u</span></div><div class="line"><a name="l08179"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga096e62e71f69f5b749999d671d800090"> 8179</a></span>&#160;<span class="preprocessor">#define MCG_C6_CME0_SHIFT                         5</span></div><div class="line"><a name="l08180"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga66a1dfdde86a9c165d7bdec17c77578f"> 8180</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_MASK                         0x40u</span></div><div class="line"><a name="l08181"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga690a1869788f450cfa53d73f983a1c05"> 8181</a></span>&#160;<span class="preprocessor">#define MCG_C6_PLLS_SHIFT                        6</span></div><div class="line"><a name="l08182"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga570e4d94e6cf7ddb93c1f2fc64aa1ddd"> 8182</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE_MASK                        0x80u</span></div><div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga13a0cab6f8d95b32cfb4648a3815b641"> 8183</a></span>&#160;<span class="preprocessor">#define MCG_C6_LOLIE_SHIFT                       7</span></div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad6f7e58c7e79711422f08b90667f4056"> 8185</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST0_MASK                         0x1u</span></div><div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9abb1ad8f00a085572bb58ab815b7afd"> 8186</a></span>&#160;<span class="preprocessor">#define MCG_S_IRCST_SHIFT                        0</span></div><div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga75a97c37fbe3689889ea81fd04f13805"> 8187</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_MASK                       0x2u</span></div><div class="line"><a name="l08188"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gad4f77495f587ae7218d74ebc14939067"> 8188</a></span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT_SHIFT                      1</span></div><div class="line"><a name="l08189"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf43507c78cdda211a04b5ae0509edb2e"> 8189</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_MASK                         0xCu</span></div><div class="line"><a name="l08190"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gab0768a667adb2dc2e1fb7972f9fd85a4"> 8190</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST_SHIFT                        2</span></div><div class="line"><a name="l08191"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gabb753abc57dbb658ff413c418d8b68c8"> 8191</a></span>&#160;<span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_CLKST_SHIFT))&amp;MCG_S_CLKST_MASK)</span></div><div class="line"><a name="l08192"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga5bf822a90d9c1e67d5297420157e1dd0"> 8192</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_MASK                        0x10u</span></div><div class="line"><a name="l08193"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga4a2727883c339845e709dacc0c2fd71a"> 8193</a></span>&#160;<span class="preprocessor">#define MCG_S_IREFST_SHIFT                       4</span></div><div class="line"><a name="l08194"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga6f176d95968a5b7b1af67ae81734c854"> 8194</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_MASK                         0x20u</span></div><div class="line"><a name="l08195"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gafddddab311f8f0cb58e7b7941f6d9a8d"> 8195</a></span>&#160;<span class="preprocessor">#define MCG_S_PLLST_SHIFT                        5</span></div><div class="line"><a name="l08196"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga6cb486757d45c5211baa3b130e720b97"> 8196</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK0_MASK                          0x40u</span></div><div class="line"><a name="l08197"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacc29a27c61aa52dab016068cb88ee85c"> 8197</a></span>&#160;<span class="preprocessor">#define MCG_S_LOCK_SHIFT                         6</span></div><div class="line"><a name="l08198"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae5967720d747b4d6f9fa748c94570c6d"> 8198</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS0_MASK                          0x80u</span></div><div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gae1d3f34b04899a885dcbd465e5154191"> 8199</a></span>&#160;<span class="preprocessor">#define MCG_S_LOLS_SHIFT                         7</span></div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="comment">/* ATC Bit Fields */</span></div><div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga52c0e87e69e31a3d3b52801954e8766d"> 8201</a></span>&#160;<span class="preprocessor">#define MCG_ATC_ATMF_MASK                        0x20u</span></div><div class="line"><a name="l08202"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga30c10fccd03e4aab62e365e087745846"> 8202</a></span>&#160;<span class="preprocessor">#define MCG_ATC_ATMF_SHIFT                       5</span></div><div class="line"><a name="l08203"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gace2a38b6b1da646afc583d79f529f0bb"> 8203</a></span>&#160;<span class="preprocessor">#define MCG_ATC_ATMS_MASK                        0x40u</span></div><div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacd3f7f605b02c21501e845c06b67ae97"> 8204</a></span>&#160;<span class="preprocessor">#define MCG_ATC_ATMS_SHIFT                       6</span></div><div class="line"><a name="l08205"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga8a244ecc9697dc22588c1350e71ed854"> 8205</a></span>&#160;<span class="preprocessor">#define MCG_ATC_ATME_MASK                        0x80u</span></div><div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gacf9350731977d03f7330db5e30901f72"> 8206</a></span>&#160;<span class="preprocessor">#define MCG_ATC_ATME_SHIFT                       7</span></div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="comment">/* ATCVH Bit Fields */</span></div><div class="line"><a name="l08208"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gaf989f84acb1a8c91c7c98c2255651b00"> 8208</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     0xFFu</span></div><div class="line"><a name="l08209"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga0fec2d450a98ab78dc7a2e4e9e33dbc6"> 8209</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    0</span></div><div class="line"><a name="l08210"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gabc2689bb75b7c4cc672293dd43cdcc9d"> 8210</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVH_ATCVH_SHIFT))&amp;MCG_ATCVH_ATCVH_MASK)</span></div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="comment">/* ATCVL Bit Fields */</span></div><div class="line"><a name="l08212"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga48750526150212b524f731e303a7e3cf"> 8212</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     0xFFu</span></div><div class="line"><a name="l08213"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#ga9e3e0eab24aaf1bf2905ae0cf4803eb3"> 8213</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    0</span></div><div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="group___m_c_g___register___masks.html#gac69adca2b6c2222d1f35d7194b82ee41"> 8214</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVL_ATCVL_SHIFT))&amp;MCG_ATCVL_ATCVL_MASK)</span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160; <span class="comment">/* end of group MCG_Register_Masks */</span></div><div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;</div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;</div><div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span></div><div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral.html#gaceefc72e93a47a35f59a31c57dddf41b"> 8223</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTR                             ((MCG_MemMapPtr)0x40064000u)</span></div><div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;</div><div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;</div><div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;<span class="comment">/* MCG - Register instance definitions */</span></div><div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;<span class="comment">/* MCG */</span></div><div class="line"><a name="l08237"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga3f1a2c81a59d97251a06534341ad3303"> 8237</a></span>&#160;<span class="preprocessor">#define MCG_C1                                   MCG_C1_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gabaeaf7dd44e609a83f01b9fec0dec0c3"> 8238</a></span>&#160;<span class="preprocessor">#define MCG_C2                                   MCG_C2_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l08239"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gaea76a22acf5112243d988d5d73c5a459"> 8239</a></span>&#160;<span class="preprocessor">#define MCG_C3                                   MCG_C3_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l08240"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga38959856c816b6ac3eaa205b8975690e"> 8240</a></span>&#160;<span class="preprocessor">#define MCG_C4                                   MCG_C4_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l08241"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga58b6d1507eed2b85ca93214ef39a076a"> 8241</a></span>&#160;<span class="preprocessor">#define MCG_C5                                   MCG_C5_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga19abff612e5c2e4f4144032d0a5eb0d1"> 8242</a></span>&#160;<span class="preprocessor">#define MCG_C6                                   MCG_C6_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga371e03281a8383e9dd300c0502fbcaf6"> 8243</a></span>&#160;<span class="preprocessor">#define MCG_S                                    MCG_S_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l08244"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#gabd0a7b1bb379aff17b67d3b397089509"> 8244</a></span>&#160;<span class="preprocessor">#define MCG_ATC                                  MCG_ATC_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga1cb18ffdb73d4eaad4573563aec49be0"> 8245</a></span>&#160;<span class="preprocessor">#define MCG_ATCVH                                MCG_ATCVH_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l08246"></a><span class="lineno"><a class="line" href="group___m_c_g___register___accessor___macros.html#ga4999439546569874f8c31b012637d15f"> 8246</a></span>&#160;<span class="preprocessor">#define MCG_ATCVL                                MCG_ATCVL_REG(MCG_BASE_PTR)</span></div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div><div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;</div><div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160; <span class="comment">/* end of group MCG_Peripheral */</span></div><div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;</div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;</div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;<span class="comment">   -- MCM</span></div><div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08261"></a><span class="lineno"> 8261</span>&#160;</div><div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_c_m___mem_map.html">MCM_MemMap</a> {</div><div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[8];</div><div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> PLASC;                                  </div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> PLAMC;                                  </div><div class="line"><a name="l08272"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a7e427ba6d40677a375476077fd051b04"> 8272</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_m_c_m___mem_map.html#a7e427ba6d40677a375476077fd051b04">SRAMAP</a>;                                 </div><div class="line"><a name="l08273"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a94394dd07a739357ea5163369af0fbb6"> 8273</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_m_c_m___mem_map.html#a94394dd07a739357ea5163369af0fbb6">ISR</a>;                                    </div><div class="line"><a name="l08274"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#a2d99ca168bd0840c724da29daca2c355"> 8274</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_m_c_m___mem_map.html#a2d99ca168bd0840c724da29daca2c355">ETBCC</a>;                                  </div><div class="line"><a name="l08275"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#ae4d8c3979038482e324840c3bfa856d7"> 8275</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_m_c_m___mem_map.html#ae4d8c3979038482e324840c3bfa856d7">ETBRL</a>;                                  </div><div class="line"><a name="l08276"></a><span class="lineno"><a class="line" href="struct_m_c_m___mem_map.html#adfc2ce9910687ae02d33cb7a1584a919"> 8276</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_m_c_m___mem_map.html#adfc2ce9910687ae02d33cb7a1584a919">ETBCNT</a>;                                 </div><div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_c_m___peripheral.html#ga72e8bbe428d9410917903164d3a5f675">MCM_MemMapPtr</a>;</div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;</div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div><div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;</div><div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160;<span class="comment">/* MCM - Register accessors */</span></div><div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gad331cc7eeaf62bb3d0fc388993df2a8f"> 8290</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_REG(base)                      ((base)-&gt;PLASC)</span></div><div class="line"><a name="l08291"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga56804c4b9f516c18d994d033cae1dc30"> 8291</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_REG(base)                      ((base)-&gt;PLAMC)</span></div><div class="line"><a name="l08292"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gaa9b5f68219c6999f065f771723a23c40"> 8292</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_REG(base)                     ((base)-&gt;SRAMAP)</span></div><div class="line"><a name="l08293"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga7b1bf4ac9973931126074ef241b54d40"> 8293</a></span>&#160;<span class="preprocessor">#define MCM_ISR_REG(base)                        ((base)-&gt;ISR)</span></div><div class="line"><a name="l08294"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gab88a04ecfdb01a192fb627f315a66abb"> 8294</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_REG(base)                      ((base)-&gt;ETBCC)</span></div><div class="line"><a name="l08295"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gab144bfdec0d6f7c4d122fa43df862204"> 8295</a></span>&#160;<span class="preprocessor">#define MCM_ETBRL_REG(base)                      ((base)-&gt;ETBRL)</span></div><div class="line"><a name="l08296"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gab85d93512507faf0c706eba59d5533db"> 8296</a></span>&#160;<span class="preprocessor">#define MCM_ETBCNT_REG(base)                     ((base)-&gt;ETBCNT)</span></div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;</div><div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;</div><div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="comment">   -- MCM Register Masks</span></div><div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;</div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div><div class="line"><a name="l08313"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga215cf860c41174735020a34e7ccf9590"> 8313</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div><div class="line"><a name="l08314"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga88f833168fd51e1b3c950e21b00bbfc3"> 8314</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0</span></div><div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gadbabfd7e827544257764056bbc98fd34"> 8315</a></span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div><div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div><div class="line"><a name="l08317"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7988227df54012705c7f522f348214ee"> 8317</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div><div class="line"><a name="l08318"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaa1b3153d0bf749f80fffacd948dd4bd4"> 8318</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0</span></div><div class="line"><a name="l08319"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga62d94ee71c272adf6c5a19fad692672c"> 8319</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;<span class="comment">/* SRAMAP Bit Fields */</span></div><div class="line"><a name="l08321"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaea81ea6e952fefeccd24ea32ca2e1d19"> 8321</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMUAP_MASK                  0x3000000u</span></div><div class="line"><a name="l08322"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8eb0f229beebbb842a2f53eba9721800"> 8322</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMUAP_SHIFT                 24</span></div><div class="line"><a name="l08323"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8a29d7e51903d09e2bc4aa96bc116ce7"> 8323</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMUAP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_SRAMAP_SRAMUAP_SHIFT))&amp;MCM_SRAMAP_SRAMUAP_MASK)</span></div><div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga51cc51d53d040b5210db11eb298ab8c2"> 8324</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMUWP_MASK                  0x4000000u</span></div><div class="line"><a name="l08325"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6c8ee7627c2a66ec379d94b9164deb41"> 8325</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMUWP_SHIFT                 26</span></div><div class="line"><a name="l08326"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4a81bd3e9ed7116fb4c5b1278d57ee9f"> 8326</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMLAP_MASK                  0x30000000u</span></div><div class="line"><a name="l08327"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga117a856a25e32983f5a0e2e7b561bbd9"> 8327</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMLAP_SHIFT                 28</span></div><div class="line"><a name="l08328"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0473c826ce45deefc07f1e4520fded6f"> 8328</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMLAP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_SRAMAP_SRAMLAP_SHIFT))&amp;MCM_SRAMAP_SRAMLAP_MASK)</span></div><div class="line"><a name="l08329"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0beeb7cc649b24a1dd695dac44cd9c96"> 8329</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMLWP_MASK                  0x40000000u</span></div><div class="line"><a name="l08330"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaf520c22b65ed17ceb0d1d2b157be3a17"> 8330</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP_SRAMLWP_SHIFT                 30</span></div><div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="comment">/* ISR Bit Fields */</span></div><div class="line"><a name="l08332"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga506c541ac574b69cfd550f672a629ba3"> 8332</a></span>&#160;<span class="preprocessor">#define MCM_ISR_IRQ_MASK                         0x2u</span></div><div class="line"><a name="l08333"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga666d11d7cfd1210371f4bd3e71511bd6"> 8333</a></span>&#160;<span class="preprocessor">#define MCM_ISR_IRQ_SHIFT                        1</span></div><div class="line"><a name="l08334"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga1c841c383ca635d9795909e1210c95e5"> 8334</a></span>&#160;<span class="preprocessor">#define MCM_ISR_NMI_MASK                         0x4u</span></div><div class="line"><a name="l08335"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gac9755daab7e754704e66c87f34ce55a4"> 8335</a></span>&#160;<span class="preprocessor">#define MCM_ISR_NMI_SHIFT                        2</span></div><div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;<span class="comment">/* ETBCC Bit Fields */</span></div><div class="line"><a name="l08337"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gaaffa6b23f821bd7647db6b0abcaf504a"> 8337</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_CNTEN_MASK                     0x1u</span></div><div class="line"><a name="l08338"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga8262666b7fec7b20ea3e871bdb325dc1"> 8338</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_CNTEN_SHIFT                    0</span></div><div class="line"><a name="l08339"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga155cfa2bfc46e64c665a8aeed061da6f"> 8339</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT_MASK                      0x6u</span></div><div class="line"><a name="l08340"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga7e85c0a405fa8e736ea6b11e2a2ce2cf"> 8340</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT_SHIFT                     1</span></div><div class="line"><a name="l08341"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga662ac6f34a5c06e2209edeb7f4ec3fd3"> 8341</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RSPT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBCC_RSPT_SHIFT))&amp;MCM_ETBCC_RSPT_MASK)</span></div><div class="line"><a name="l08342"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga16853921aa4b5ded12e5bf4d2c8509fb"> 8342</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RLRQ_MASK                      0x8u</span></div><div class="line"><a name="l08343"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga9ea97398989700f275f186a44b5d86b7"> 8343</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_RLRQ_SHIFT                     3</span></div><div class="line"><a name="l08344"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga4e65e76bc2ffbd1a4577fb31da7e5fbb"> 8344</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_ETDIS_MASK                     0x10u</span></div><div class="line"><a name="l08345"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga40fefdc2fb703f686abf76fda0ec6859"> 8345</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_ETDIS_SHIFT                    4</span></div><div class="line"><a name="l08346"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga390a11a02383ea3369843438b3a5ff80"> 8346</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_ITDIS_MASK                     0x20u</span></div><div class="line"><a name="l08347"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga92bf57df9f719917686203be01c3d141"> 8347</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC_ITDIS_SHIFT                    5</span></div><div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;<span class="comment">/* ETBRL Bit Fields */</span></div><div class="line"><a name="l08349"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#gab63bbd758727921d1744034311a25c81"> 8349</a></span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD_MASK                    0x7FFu</span></div><div class="line"><a name="l08350"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga04c87446d72a2644f3ee4d493f5febba"> 8350</a></span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD_SHIFT                   0</span></div><div class="line"><a name="l08351"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga53a4722fc980bec9ee5eef81c820c33b"> 8351</a></span>&#160;<span class="preprocessor">#define MCM_ETBRL_RELOAD(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBRL_RELOAD_SHIFT))&amp;MCM_ETBRL_RELOAD_MASK)</span></div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;<span class="comment">/* ETBCNT Bit Fields */</span></div><div class="line"><a name="l08353"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga0ad096c8133f83aad1812ed0263a47a7"> 8353</a></span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER_MASK                  0x7FFu</span></div><div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga6f3bfee5c1a266db914bfcce1b33e40f"> 8354</a></span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER_SHIFT                 0</span></div><div class="line"><a name="l08355"></a><span class="lineno"><a class="line" href="group___m_c_m___register___masks.html#ga39cc90d272fd862daffa4e7dd56ea620"> 8355</a></span>&#160;<span class="preprocessor">#define MCM_ETBCNT_COUNTER(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_ETBCNT_COUNTER_SHIFT))&amp;MCM_ETBCNT_COUNTER_MASK)</span></div><div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div><div class="line"><a name="l08360"></a><span class="lineno"> 8360</span>&#160;</div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;</div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l08364"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral.html#gad41e931f176c230831e3dbad45117841"> 8364</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTR                             ((MCM_MemMapPtr)0xE0080000u)</span></div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;</div><div class="line"><a name="l08366"></a><span class="lineno"> 8366</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div><div class="line"><a name="l08368"></a><span class="lineno"> 8368</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;</div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="comment">/* MCM - Register instance definitions */</span></div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;<span class="comment">/* MCM */</span></div><div class="line"><a name="l08378"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga1741cb7cdef46052c2ac9e7d28fb2b53"> 8378</a></span>&#160;<span class="preprocessor">#define MCM_PLASC                                MCM_PLASC_REG(MCM_BASE_PTR)</span></div><div class="line"><a name="l08379"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga63f36c9c5700eb5fca4fe3852e1d6dfd"> 8379</a></span>&#160;<span class="preprocessor">#define MCM_PLAMC                                MCM_PLAMC_REG(MCM_BASE_PTR)</span></div><div class="line"><a name="l08380"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga68e7c75538d9413fa9ceabc1a8da924a"> 8380</a></span>&#160;<span class="preprocessor">#define MCM_SRAMAP                               MCM_SRAMAP_REG(MCM_BASE_PTR)</span></div><div class="line"><a name="l08381"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#ga087580a63a0b37ef4983390e0d42452d"> 8381</a></span>&#160;<span class="preprocessor">#define MCM_ISR                                  MCM_ISR_REG(MCM_BASE_PTR)</span></div><div class="line"><a name="l08382"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gaaa981a4a4947bdf2556ffe864df81b8e"> 8382</a></span>&#160;<span class="preprocessor">#define MCM_ETBCC                                MCM_ETBCC_REG(MCM_BASE_PTR)</span></div><div class="line"><a name="l08383"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gaabd766627a0d39299cadde42fbc3898d"> 8383</a></span>&#160;<span class="preprocessor">#define MCM_ETBRL                                MCM_ETBRL_REG(MCM_BASE_PTR)</span></div><div class="line"><a name="l08384"></a><span class="lineno"><a class="line" href="group___m_c_m___register___accessor___macros.html#gad7fbf5aacd6ee04a2151f28b74e6bfe6"> 8384</a></span>&#160;<span class="preprocessor">#define MCM_ETBCNT                               MCM_ETBCNT_REG(MCM_BASE_PTR)</span></div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l08389"></a><span class="lineno"> 8389</span>&#160;</div><div class="line"><a name="l08390"></a><span class="lineno"> 8390</span>&#160; <span class="comment">/* end of group MCM_Peripheral */</span></div><div class="line"><a name="l08394"></a><span class="lineno"> 8394</span>&#160;</div><div class="line"><a name="l08395"></a><span class="lineno"> 8395</span>&#160;</div><div class="line"><a name="l08396"></a><span class="lineno"> 8396</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08397"></a><span class="lineno"> 8397</span>&#160;<span class="comment">   -- MPU</span></div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;</div><div class="line"><a name="l08406"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html"> 8406</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_m_p_u___mem_map.html">MPU_MemMap</a> {</div><div class="line"><a name="l08407"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html#a1cc318bbbdd6c24c5d1ce0df9ebc3c8a"> 8407</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_m_p_u___mem_map.html#a1cc318bbbdd6c24c5d1ce0df9ebc3c8a">CESR</a>;                                   </div><div class="line"><a name="l08408"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html#a3dd74b55a705fe781eb86b887592e24b"> 8408</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[12];</div><div class="line"><a name="l08409"></a><span class="lineno"> 8409</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x8 */</span></div><div class="line"><a name="l08410"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html#af28c58a8a9b1388f572207a9fcb3cad6"> 8410</a></span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_m_p_u___mem_map.html#af28c58a8a9b1388f572207a9fcb3cad6">EAR</a>;                                    </div><div class="line"><a name="l08411"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html#aada7844acbf37325b398320ad59b2049"> 8411</a></span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_m_p_u___mem_map.html#aada7844acbf37325b398320ad59b2049">EDR</a>;                                    </div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;  } SP[5];</div><div class="line"><a name="l08413"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html#a063144d8fb358740ad26f84f15b031d8"> 8413</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[968];</div><div class="line"><a name="l08414"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html#a368e8f44db9da2769d43df7f33167d78"> 8414</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="union___w_o_r_d.html">WORD</a>[12][4];                            </div><div class="line"><a name="l08415"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html#a782f60048a9f8cc72aaeb5877b0aa7db"> 8415</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[832];</div><div class="line"><a name="l08416"></a><span class="lineno"><a class="line" href="struct_m_p_u___mem_map.html#a299d9ea041a2912c3cef5786c597796d"> 8416</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RGDAAC[12];                             </div><div class="line"><a name="l08417"></a><span class="lineno"> 8417</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___m_p_u___peripheral.html#gac3cd3449552560380e80c90b2207d18b">MPU_MemMapPtr</a>;</div><div class="line"><a name="l08418"></a><span class="lineno"> 8418</span>&#160;</div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="comment">   -- MPU - Register accessor macros</span></div><div class="line"><a name="l08421"></a><span class="lineno"> 8421</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08422"></a><span class="lineno"> 8422</span>&#160;</div><div class="line"><a name="l08429"></a><span class="lineno"> 8429</span>&#160;<span class="comment">/* MPU - Register accessors */</span></div><div class="line"><a name="l08430"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga384f0913132f4436b210f5471aa2bc76"> 8430</a></span>&#160;<span class="preprocessor">#define MPU_CESR_REG(base)                       ((base)-&gt;CESR)</span></div><div class="line"><a name="l08431"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gafde49426a0663bf8cbd3b327071d5244"> 8431</a></span>&#160;<span class="preprocessor">#define MPU_EAR_REG(base,index)                  ((base)-&gt;SP[index].EAR)</span></div><div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gab5f1a86206f206716183f511c3530425"> 8432</a></span>&#160;<span class="preprocessor">#define MPU_EDR_REG(base,index)                  ((base)-&gt;SP[index].EDR)</span></div><div class="line"><a name="l08433"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga4bd0f804682db1d2e2887f98b3e45e72"> 8433</a></span>&#160;<span class="preprocessor">#define MPU_WORD_REG(base,index,index2)          ((base)-&gt;WORD[index][index2])</span></div><div class="line"><a name="l08434"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga23cb65d4881e41613a4fc75dda589b13"> 8434</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_REG(base,index)               ((base)-&gt;RGDAAC[index])</span></div><div class="line"><a name="l08435"></a><span class="lineno"> 8435</span>&#160; <span class="comment">/* end of group MPU_Register_Accessor_Macros */</span></div><div class="line"><a name="l08439"></a><span class="lineno"> 8439</span>&#160;</div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;</div><div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08442"></a><span class="lineno"> 8442</span>&#160;<span class="comment">   -- MPU Register Masks</span></div><div class="line"><a name="l08443"></a><span class="lineno"> 8443</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08444"></a><span class="lineno"> 8444</span>&#160;</div><div class="line"><a name="l08450"></a><span class="lineno"> 8450</span>&#160;<span class="comment">/* CESR Bit Fields */</span></div><div class="line"><a name="l08451"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga97170048bb44b005879eac9ef8db2c14"> 8451</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_MASK                        0x1u</span></div><div class="line"><a name="l08452"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga78bad194c9de3bebb9eba101cf58c613"> 8452</a></span>&#160;<span class="preprocessor">#define MPU_CESR_VLD_SHIFT                       0</span></div><div class="line"><a name="l08453"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab2bc6f6060eddc0403a79f7f5e31f270"> 8453</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_MASK                       0xF00u</span></div><div class="line"><a name="l08454"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga30493ea4dcacc6d2bf116459dd57362e"> 8454</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD_SHIFT                      8</span></div><div class="line"><a name="l08455"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7409b2905721fcdbd64058717f0f97af"> 8455</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NRGD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NRGD_SHIFT))&amp;MPU_CESR_NRGD_MASK)</span></div><div class="line"><a name="l08456"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadfa15098e24cc47d3c919a4a50702050"> 8456</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_MASK                        0xF000u</span></div><div class="line"><a name="l08457"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3c9da72b898ef6552faa993528e58157"> 8457</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP_SHIFT                       12</span></div><div class="line"><a name="l08458"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5639f383deeba2d71767b811cb8998da"> 8458</a></span>&#160;<span class="preprocessor">#define MPU_CESR_NSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_NSP_SHIFT))&amp;MPU_CESR_NSP_MASK)</span></div><div class="line"><a name="l08459"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac91de83bf386f4896d634b4283e3ac12"> 8459</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_MASK                        0xF0000u</span></div><div class="line"><a name="l08460"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9e19f94c8fa7c703ae194f8df2920795"> 8460</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL_SHIFT                       16</span></div><div class="line"><a name="l08461"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga766ed7d8ee03f0a9ede81c0f88604bff"> 8461</a></span>&#160;<span class="preprocessor">#define MPU_CESR_HRL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_HRL_SHIFT))&amp;MPU_CESR_HRL_MASK)</span></div><div class="line"><a name="l08462"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga92110b62cfcd6178c2b26e7aaef222b1"> 8462</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR_MASK                      0xF8000000u</span></div><div class="line"><a name="l08463"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga69779e128c116e87116f7aa67b9a8dcc"> 8463</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR_SHIFT                     27</span></div><div class="line"><a name="l08464"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga75132936153b01c17b2909bc8a61c395"> 8464</a></span>&#160;<span class="preprocessor">#define MPU_CESR_SPERR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_CESR_SPERR_SHIFT))&amp;MPU_CESR_SPERR_MASK)</span></div><div class="line"><a name="l08465"></a><span class="lineno"> 8465</span>&#160;<span class="comment">/* EAR Bit Fields */</span></div><div class="line"><a name="l08466"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2fec46c3866c88337f8ee0639c8d81b5"> 8466</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2bbd867e08b8ad2b609ab33a558e501c"> 8467</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR_SHIFT                      0</span></div><div class="line"><a name="l08468"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7815747123ac5e47bae56092e96eb1df"> 8468</a></span>&#160;<span class="preprocessor">#define MPU_EAR_EADDR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EAR_EADDR_SHIFT))&amp;MPU_EAR_EADDR_MASK)</span></div><div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="comment">/* EDR Bit Fields */</span></div><div class="line"><a name="l08470"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga469d59f7f1a51f8d7041b2404a246fb6"> 8470</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_MASK                         0x1u</span></div><div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga927ea9ae9756926304a7199714ee646a"> 8471</a></span>&#160;<span class="preprocessor">#define MPU_EDR_ERW_SHIFT                        0</span></div><div class="line"><a name="l08472"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga92ec1bda4da654cec287d9c1bfadd4e7"> 8472</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_MASK                       0xEu</span></div><div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac76941d0d78453dcab7b06fc204a1abb"> 8473</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR_SHIFT                      1</span></div><div class="line"><a name="l08474"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0f229cd86e20adbcced8b6a914bedd8a"> 8474</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EATTR(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EATTR_SHIFT))&amp;MPU_EDR_EATTR_MASK)</span></div><div class="line"><a name="l08475"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga57901086814557690f671d195d886423"> 8475</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_MASK                         0xF0u</span></div><div class="line"><a name="l08476"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad27c9ef1ae37201a6c16976311c5e1b3"> 8476</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN_SHIFT                        4</span></div><div class="line"><a name="l08477"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga96dd5486570e5f2b830023213e5bcefc"> 8477</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EMN(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EMN_SHIFT))&amp;MPU_EDR_EMN_MASK)</span></div><div class="line"><a name="l08478"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga68e110ced075e97030f5c5a2f0cda968"> 8478</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_MASK                        0xFFFF0000u</span></div><div class="line"><a name="l08479"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac82a810678a3390409319ea636e93d84"> 8479</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD_SHIFT                       16</span></div><div class="line"><a name="l08480"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9ce24407fd20ff7c01bbf20cd7ac483b"> 8480</a></span>&#160;<span class="preprocessor">#define MPU_EDR_EACD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_EDR_EACD_SHIFT))&amp;MPU_EDR_EACD_MASK)</span></div><div class="line"><a name="l08481"></a><span class="lineno"> 8481</span>&#160;<span class="comment">/* WORD Bit Fields */</span></div><div class="line"><a name="l08482"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga81c4b50e1693f2f64236771f4588ce0e"> 8482</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM_MASK                       0x7u</span></div><div class="line"><a name="l08483"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga636500a039c88639b9b03b0624e934ce"> 8483</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM_SHIFT                      0</span></div><div class="line"><a name="l08484"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac8ad5fbbc8d2e40ebb08b042feb3e74b"> 8484</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M0UM_SHIFT))&amp;MPU_WORD_M0UM_MASK)</span></div><div class="line"><a name="l08485"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga44e24e528550aa8ae4520965651fc1d9"> 8485</a></span>&#160;<span class="preprocessor">#define MPU_WORD_VLD_MASK                        0x1u</span></div><div class="line"><a name="l08486"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9b01ac6c738050f879b0d513ac37afbd"> 8486</a></span>&#160;<span class="preprocessor">#define MPU_WORD_VLD_SHIFT                       0</span></div><div class="line"><a name="l08487"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gafda0a1d29fd430d9445e755ca6966426"> 8487</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM_MASK                       0x18u</span></div><div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga71cd35cba4582e00c7461d7c65b8756b"> 8488</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM_SHIFT                      3</span></div><div class="line"><a name="l08489"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3223afbff439164af87eac4fe36c5594"> 8489</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M0SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M0SM_SHIFT))&amp;MPU_WORD_M0SM_MASK)</span></div><div class="line"><a name="l08490"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad5d1a04b42678bcb2600ef9ee33a97b2"> 8490</a></span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR_MASK                    0xFFFFFFE0u</span></div><div class="line"><a name="l08491"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga66676fa259feddcd6fb70b638dd7442e"> 8491</a></span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR_SHIFT                   5</span></div><div class="line"><a name="l08492"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga25bb84bdf148dee22d783795502fb1e6"> 8492</a></span>&#160;<span class="preprocessor">#define MPU_WORD_ENDADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_ENDADDR_SHIFT))&amp;MPU_WORD_ENDADDR_MASK)</span></div><div class="line"><a name="l08493"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga99ac4386c2eefb943305a1faec44419c"> 8493</a></span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR_MASK                    0xFFFFFFE0u</span></div><div class="line"><a name="l08494"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2a0a92430b9fff9f248ae1ffbe086513"> 8494</a></span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR_SHIFT                   5</span></div><div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad6ec8fe07240efe4518dd5ebef31ce9c"> 8495</a></span>&#160;<span class="preprocessor">#define MPU_WORD_SRTADDR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_SRTADDR_SHIFT))&amp;MPU_WORD_SRTADDR_MASK)</span></div><div class="line"><a name="l08496"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaeac86ca30363b0e3680afeb453979567"> 8496</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM_MASK                       0x1C0u</span></div><div class="line"><a name="l08497"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaddd6babdd00ce10ca794e6fb8b49c1a8"> 8497</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM_SHIFT                      6</span></div><div class="line"><a name="l08498"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae11f573fe800b2d63444a84c207f84e2"> 8498</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M1UM_SHIFT))&amp;MPU_WORD_M1UM_MASK)</span></div><div class="line"><a name="l08499"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga693c293e0d79e4e10f3e2c955a07afaf"> 8499</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM_MASK                       0x600u</span></div><div class="line"><a name="l08500"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga41b28fc0062d523a3f560d2362a1505b"> 8500</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM_SHIFT                      9</span></div><div class="line"><a name="l08501"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae178cca964045d76f0534d075cf0455e"> 8501</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M1SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M1SM_SHIFT))&amp;MPU_WORD_M1SM_MASK)</span></div><div class="line"><a name="l08502"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8ac2b629f0deac03fa994c2159e8714c"> 8502</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM_MASK                       0x7000u</span></div><div class="line"><a name="l08503"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab0b3fbb6bf7c3bf27b3e26ed22015a9a"> 8503</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM_SHIFT                      12</span></div><div class="line"><a name="l08504"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf4c62967d9bb5b92777d5524c099f95d"> 8504</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M2UM_SHIFT))&amp;MPU_WORD_M2UM_MASK)</span></div><div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1fd18149f5a26686b45d9bbc90de70e0"> 8505</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM_MASK                       0x18000u</span></div><div class="line"><a name="l08506"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0e28cfb776dbafafa4c04e094872ecc9"> 8506</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM_SHIFT                      15</span></div><div class="line"><a name="l08507"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga871bc0506da3b310637f72847dc00926"> 8507</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M2SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M2SM_SHIFT))&amp;MPU_WORD_M2SM_MASK)</span></div><div class="line"><a name="l08508"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaaae46e6e46ff4089de2e00ef4f10396f"> 8508</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM_MASK                       0x1C0000u</span></div><div class="line"><a name="l08509"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2256d09a97da4bc4e20aceefdd6870f1"> 8509</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM_SHIFT                      18</span></div><div class="line"><a name="l08510"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga4613804e66aa7ba84932de4f06b9eaf6"> 8510</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3UM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M3UM_SHIFT))&amp;MPU_WORD_M3UM_MASK)</span></div><div class="line"><a name="l08511"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga66fa2f8378ee3158e24b8733413da43d"> 8511</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM_MASK                       0x600000u</span></div><div class="line"><a name="l08512"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga41a8f42d1e7fab735444f5576ccbf61e"> 8512</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM_SHIFT                      21</span></div><div class="line"><a name="l08513"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaff4b0e7afa09ba14fa78b6338d2cd5af"> 8513</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M3SM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_WORD_M3SM_SHIFT))&amp;MPU_WORD_M3SM_MASK)</span></div><div class="line"><a name="l08514"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac3a983687d94df3019c562fa26c8d07e"> 8514</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M4WE_MASK                       0x1000000u</span></div><div class="line"><a name="l08515"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa32f6731588dff2a7e5ee20e10a86937"> 8515</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M4WE_SHIFT                      24</span></div><div class="line"><a name="l08516"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga529413212f8c7cf7bd2d1ab6a050d1c8"> 8516</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M4RE_MASK                       0x2000000u</span></div><div class="line"><a name="l08517"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga72594f986e13433ed74e6eabfacf5253"> 8517</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M4RE_SHIFT                      25</span></div><div class="line"><a name="l08518"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga918f8ced0f8de1a54cc59c57328a18f3"> 8518</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M5WE_MASK                       0x4000000u</span></div><div class="line"><a name="l08519"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa25703033160cedcbc90416722c87fc9"> 8519</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M5WE_SHIFT                      26</span></div><div class="line"><a name="l08520"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga04e6c19c601a7bd3dd87a889f309a9f4"> 8520</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M5RE_MASK                       0x8000000u</span></div><div class="line"><a name="l08521"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa33945bb1d9469089a504d285a8dc021"> 8521</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M5RE_SHIFT                      27</span></div><div class="line"><a name="l08522"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga954333596403a1acfee73052cb5ea1f9"> 8522</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M6WE_MASK                       0x10000000u</span></div><div class="line"><a name="l08523"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1cd57764e1dc69513f0bb0bb63c7ca44"> 8523</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M6WE_SHIFT                      28</span></div><div class="line"><a name="l08524"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaea71b8ad714cf0bc8e007cca8a9a6fd4"> 8524</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M6RE_MASK                       0x20000000u</span></div><div class="line"><a name="l08525"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga302e27597edfb853b8d08552c27d4a17"> 8525</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M6RE_SHIFT                      29</span></div><div class="line"><a name="l08526"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab63d3094e6173e76e2df25ce9faca8a0"> 8526</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M7WE_MASK                       0x40000000u</span></div><div class="line"><a name="l08527"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga38c58ef487241b3084e6df9b7d6e316e"> 8527</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M7WE_SHIFT                      30</span></div><div class="line"><a name="l08528"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gad6a0ce43c3940a0870853a8601402248"> 8528</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M7RE_MASK                       0x80000000u</span></div><div class="line"><a name="l08529"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab8b7a9573658248eaba1a55f660f8ca1"> 8529</a></span>&#160;<span class="preprocessor">#define MPU_WORD_M7RE_SHIFT                      31</span></div><div class="line"><a name="l08530"></a><span class="lineno"> 8530</span>&#160;<span class="comment">/* RGDAAC Bit Fields */</span></div><div class="line"><a name="l08531"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa4855af22b69592db90ae0eef06608fc"> 8531</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_MASK                     0x7u</span></div><div class="line"><a name="l08532"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3ba290e2151d652e653e23a97738b1e5"> 8532</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM_SHIFT                    0</span></div><div class="line"><a name="l08533"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga065c036590b595a2800d34891f5bcebb"> 8533</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0UM_SHIFT))&amp;MPU_RGDAAC_M0UM_MASK)</span></div><div class="line"><a name="l08534"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gada28730c0d3bd624b681e09a736c120e"> 8534</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_MASK                     0x18u</span></div><div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gadad72890c36bcb3eea5e72c8f95af64a"> 8535</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM_SHIFT                    3</span></div><div class="line"><a name="l08536"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga7afbf5583defee207ca692236622207f"> 8536</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M0SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M0SM_SHIFT))&amp;MPU_RGDAAC_M0SM_MASK)</span></div><div class="line"><a name="l08537"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9c612a4add9fc4bd1e8866fe06d5a0f0"> 8537</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_MASK                     0x1C0u</span></div><div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab78a3ecaa69ce9b7a985e4efa7b4620d"> 8538</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM_SHIFT                    6</span></div><div class="line"><a name="l08539"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga53c71a1269e004bbdd91060144767525"> 8539</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1UM_SHIFT))&amp;MPU_RGDAAC_M1UM_MASK)</span></div><div class="line"><a name="l08540"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae1b8caa92c79f5d2c8063322a5648949"> 8540</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_MASK                     0x600u</span></div><div class="line"><a name="l08541"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa7b953ee18610f335e223411d85d8cfa"> 8541</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM_SHIFT                    9</span></div><div class="line"><a name="l08542"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga5689e7ead576f5f6f11da872e038692e"> 8542</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M1SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M1SM_SHIFT))&amp;MPU_RGDAAC_M1SM_MASK)</span></div><div class="line"><a name="l08543"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga8d7b4cc87aa01ac1fc57eee990df39c7"> 8543</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_MASK                     0x7000u</span></div><div class="line"><a name="l08544"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga1d5c046770993c99be4542472930ca76"> 8544</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM_SHIFT                    12</span></div><div class="line"><a name="l08545"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac64278901508100a0d6ad9072218bb95"> 8545</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2UM_SHIFT))&amp;MPU_RGDAAC_M2UM_MASK)</span></div><div class="line"><a name="l08546"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga6add3ff0b896e284766090212deee537"> 8546</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_MASK                     0x18000u</span></div><div class="line"><a name="l08547"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga3ad37821b5be6daf16f1a497562a34e8"> 8547</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM_SHIFT                    15</span></div><div class="line"><a name="l08548"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2ca6bcca3d16364c0c0b26396b34f569"> 8548</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M2SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M2SM_SHIFT))&amp;MPU_RGDAAC_M2SM_MASK)</span></div><div class="line"><a name="l08549"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaf2452a83e10e064460faa1161376e227"> 8549</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_MASK                     0x1C0000u</span></div><div class="line"><a name="l08550"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac64ad669637020d4ed932759c5018a1a"> 8550</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM_SHIFT                    18</span></div><div class="line"><a name="l08551"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gac7dd7fa0732590802f8e632cc491834b"> 8551</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3UM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3UM_SHIFT))&amp;MPU_RGDAAC_M3UM_MASK)</span></div><div class="line"><a name="l08552"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae5e6d54ab5d669ec57740a22ea1a9840"> 8552</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_MASK                     0x600000u</span></div><div class="line"><a name="l08553"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2100b16ac6437948090913ee54184df6"> 8553</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM_SHIFT                    21</span></div><div class="line"><a name="l08554"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga666481f8dfe05dff0c698b5725723cea"> 8554</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M3SM(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MPU_RGDAAC_M3SM_SHIFT))&amp;MPU_RGDAAC_M3SM_MASK)</span></div><div class="line"><a name="l08555"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga83e0fd88964bf881fff84ec5148be122"> 8555</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_MASK                     0x1000000u</span></div><div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gab956bade9f6a200c49007ae0385b5838"> 8556</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4WE_SHIFT                    24</span></div><div class="line"><a name="l08557"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga19bff0a0a5537826851816728dbe1845"> 8557</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_MASK                     0x2000000u</span></div><div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2396d0d3aa02d1ce7d63b375306171db"> 8558</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M4RE_SHIFT                    25</span></div><div class="line"><a name="l08559"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga9a15b77ff19841d163202e5f08e59941"> 8559</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_MASK                     0x4000000u</span></div><div class="line"><a name="l08560"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga32b48238ec363343bb84eb701503ac64"> 8560</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5WE_SHIFT                    26</span></div><div class="line"><a name="l08561"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga96965e716b1fba479c7903a5ae64e305"> 8561</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_MASK                     0x8000000u</span></div><div class="line"><a name="l08562"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga80db0bdec596e5f2ae168cf02b3e68d0"> 8562</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M5RE_SHIFT                    27</span></div><div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga675c429d4b18a11c7dd4d6f81e8fec4b"> 8563</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_MASK                     0x10000000u</span></div><div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga67ade60c5f10bf98e10770b8af8d2a87"> 8564</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6WE_SHIFT                    28</span></div><div class="line"><a name="l08565"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga520ccd7afefe94f2c563302f3996dbe3"> 8565</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_MASK                     0x20000000u</span></div><div class="line"><a name="l08566"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga0166b93dc6445dac1d73289ecdb8eda1"> 8566</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M6RE_SHIFT                    29</span></div><div class="line"><a name="l08567"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gae26a39c4f03a041788d55172d23c277a"> 8567</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_MASK                     0x40000000u</span></div><div class="line"><a name="l08568"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#gaa8390e90127f6bfa83f10b5987ac2ec7"> 8568</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7WE_SHIFT                    30</span></div><div class="line"><a name="l08569"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga91e2f6e31b038f7103f4824968045be5"> 8569</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_MASK                     0x80000000u</span></div><div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="group___m_p_u___register___masks.html#ga2ca22b48cd61a2b77f11fd0d41b0e475"> 8570</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC_M7RE_SHIFT                    31</span></div><div class="line"><a name="l08571"></a><span class="lineno"> 8571</span>&#160; <span class="comment">/* end of group MPU_Register_Masks */</span></div><div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;</div><div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;</div><div class="line"><a name="l08577"></a><span class="lineno"> 8577</span>&#160;<span class="comment">/* MPU - Peripheral instance base addresses */</span></div><div class="line"><a name="l08579"></a><span class="lineno"><a class="line" href="group___m_p_u___peripheral.html#gae2d60f80178d84225d77e5f0214d1f1d"> 8579</a></span>&#160;<span class="preprocessor">#define MPU_BASE_PTR                             ((MPU_MemMapPtr)0x4000D000u)</span></div><div class="line"><a name="l08580"></a><span class="lineno"> 8580</span>&#160;</div><div class="line"><a name="l08581"></a><span class="lineno"> 8581</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08582"></a><span class="lineno"> 8582</span>&#160;<span class="comment">   -- MPU - Register accessor macros</span></div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;</div><div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;<span class="comment">/* MPU - Register instance definitions */</span></div><div class="line"><a name="l08592"></a><span class="lineno"> 8592</span>&#160;<span class="comment">/* MPU */</span></div><div class="line"><a name="l08593"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga4acb3e496c40cc58cf9aa69ad7696550"> 8593</a></span>&#160;<span class="preprocessor">#define MPU_CESR                                 MPU_CESR_REG(MPU_BASE_PTR)</span></div><div class="line"><a name="l08594"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga705410694c17e4cc863a6c7648337845"> 8594</a></span>&#160;<span class="preprocessor">#define MPU_EAR0                                 MPU_EAR_REG(MPU_BASE_PTR,0)</span></div><div class="line"><a name="l08595"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga763fe9247b44b10ee381600ba111bc1a"> 8595</a></span>&#160;<span class="preprocessor">#define MPU_EDR0                                 MPU_EDR_REG(MPU_BASE_PTR,0)</span></div><div class="line"><a name="l08596"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaaee95249c1613dbe7ab825234746582e"> 8596</a></span>&#160;<span class="preprocessor">#define MPU_EAR1                                 MPU_EAR_REG(MPU_BASE_PTR,1)</span></div><div class="line"><a name="l08597"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga69a87c7cb4c5d849e48f6883817c7bce"> 8597</a></span>&#160;<span class="preprocessor">#define MPU_EDR1                                 MPU_EDR_REG(MPU_BASE_PTR,1)</span></div><div class="line"><a name="l08598"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaa7321f2d2ffa28113a71058fb94c395c"> 8598</a></span>&#160;<span class="preprocessor">#define MPU_EAR2                                 MPU_EAR_REG(MPU_BASE_PTR,2)</span></div><div class="line"><a name="l08599"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga549fbce9060675a6695c3725bf945814"> 8599</a></span>&#160;<span class="preprocessor">#define MPU_EDR2                                 MPU_EDR_REG(MPU_BASE_PTR,2)</span></div><div class="line"><a name="l08600"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga5d833539c45ef73b054b08f4beaa1608"> 8600</a></span>&#160;<span class="preprocessor">#define MPU_EAR3                                 MPU_EAR_REG(MPU_BASE_PTR,3)</span></div><div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga010f8142de287864ac97612bc69928ed"> 8601</a></span>&#160;<span class="preprocessor">#define MPU_EDR3                                 MPU_EDR_REG(MPU_BASE_PTR,3)</span></div><div class="line"><a name="l08602"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga7c59ff9a301b03f4f3ce83477c2cd61f"> 8602</a></span>&#160;<span class="preprocessor">#define MPU_EAR4                                 MPU_EAR_REG(MPU_BASE_PTR,4)</span></div><div class="line"><a name="l08603"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaca6d6c700ad07e97b4c5d4345a4e2227"> 8603</a></span>&#160;<span class="preprocessor">#define MPU_EDR4                                 MPU_EDR_REG(MPU_BASE_PTR,4)</span></div><div class="line"><a name="l08604"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga8c8bcf5ea823adc821cc04bfe84e2f22"> 8604</a></span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,0,0)</span></div><div class="line"><a name="l08605"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga99e9dac3fdad036a0867a13fa907b46a"> 8605</a></span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,0,1)</span></div><div class="line"><a name="l08606"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaad62e3247717439d9ecc100f15791acb"> 8606</a></span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,0,2)</span></div><div class="line"><a name="l08607"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gac6e06b12f22cc8b792dd81c64e89b9da"> 8607</a></span>&#160;<span class="preprocessor">#define MPU_RGD0_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,0,3)</span></div><div class="line"><a name="l08608"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaa2ea4b1856e054ee15efee4860427d10"> 8608</a></span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,1,0)</span></div><div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga01811cf8e5e1c693e72661fbd0c8381b"> 8609</a></span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,1,1)</span></div><div class="line"><a name="l08610"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gac317cfc09a60a9931baa051eb230c8df"> 8610</a></span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,1,2)</span></div><div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gab5bd4f7ae1941ab1fae2363f1b402ade"> 8611</a></span>&#160;<span class="preprocessor">#define MPU_RGD1_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,1,3)</span></div><div class="line"><a name="l08612"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga27f7d3e91bf447b38be4687e39529f2c"> 8612</a></span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,2,0)</span></div><div class="line"><a name="l08613"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga0d02a8934264e559ede948b61da3d3da"> 8613</a></span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,2,1)</span></div><div class="line"><a name="l08614"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga1acf5c43b8a76d3e41a2b2b31722fd7c"> 8614</a></span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,2,2)</span></div><div class="line"><a name="l08615"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gab85c0accc674d2ea25f3cc7440f1a10b"> 8615</a></span>&#160;<span class="preprocessor">#define MPU_RGD2_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,2,3)</span></div><div class="line"><a name="l08616"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga6f8ae98e9a4c49f6dddec3363a7322cf"> 8616</a></span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,3,0)</span></div><div class="line"><a name="l08617"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga7d8fc007799790e7da1f87f5b03cc455"> 8617</a></span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,3,1)</span></div><div class="line"><a name="l08618"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga107ae842371d3536fbc15ca2f261bbe4"> 8618</a></span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,3,2)</span></div><div class="line"><a name="l08619"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gad2ea52e05952feac126e5fbcc01fd6ef"> 8619</a></span>&#160;<span class="preprocessor">#define MPU_RGD3_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,3,3)</span></div><div class="line"><a name="l08620"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga919006df74fef810e4c5e7f2a7b028fd"> 8620</a></span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,4,0)</span></div><div class="line"><a name="l08621"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga94e8cab14c6b4b2b981748d679dce4c8"> 8621</a></span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,4,1)</span></div><div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga2dacfad14acb78cf23afcc1573eeb457"> 8622</a></span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,4,2)</span></div><div class="line"><a name="l08623"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga79c351ec2317791844d827711e72819d"> 8623</a></span>&#160;<span class="preprocessor">#define MPU_RGD4_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,4,3)</span></div><div class="line"><a name="l08624"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaf21c93bc82424e971f8ae536b8b2a1ca"> 8624</a></span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,5,0)</span></div><div class="line"><a name="l08625"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga2860c8fb8b3a4c811b2bf6612a1130e5"> 8625</a></span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,5,1)</span></div><div class="line"><a name="l08626"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga2e94a9cf605e1251193b0a3949067fa2"> 8626</a></span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,5,2)</span></div><div class="line"><a name="l08627"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga764714e09a465f388c002afeb0103196"> 8627</a></span>&#160;<span class="preprocessor">#define MPU_RGD5_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,5,3)</span></div><div class="line"><a name="l08628"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga4bd65032a314b6e4f466a5881f3f4b35"> 8628</a></span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,6,0)</span></div><div class="line"><a name="l08629"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaed36481f3a64687f55a12c42d8af6c1b"> 8629</a></span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,6,1)</span></div><div class="line"><a name="l08630"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga59bdc9a413fde445d2420dcb633d8423"> 8630</a></span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,6,2)</span></div><div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga347f3e9804d6d7c9ff0a6067282e44fe"> 8631</a></span>&#160;<span class="preprocessor">#define MPU_RGD6_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,6,3)</span></div><div class="line"><a name="l08632"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga616e31b29165971c5cf0aadbc3afbe0d"> 8632</a></span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,7,0)</span></div><div class="line"><a name="l08633"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga6859cb5a282a17348e973197e8c1c62c"> 8633</a></span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,7,1)</span></div><div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gab4ff2e389ffa299dde54ae725538f47e"> 8634</a></span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,7,2)</span></div><div class="line"><a name="l08635"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga108666443b99fa2a3f1baac629933c92"> 8635</a></span>&#160;<span class="preprocessor">#define MPU_RGD7_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,7,3)</span></div><div class="line"><a name="l08636"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga9ea9005e478009f35751f86737447a06"> 8636</a></span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,8,0)</span></div><div class="line"><a name="l08637"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gac71151a2fb6e9c5ebc2eda0ce0dbc0df"> 8637</a></span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,8,1)</span></div><div class="line"><a name="l08638"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga84f84af37f2bd5663e8ce1e3dbf4c519"> 8638</a></span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,8,2)</span></div><div class="line"><a name="l08639"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga0368f44f59dd6ed39ec25cd9555277e2"> 8639</a></span>&#160;<span class="preprocessor">#define MPU_RGD8_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,8,3)</span></div><div class="line"><a name="l08640"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga45cf4555557fc2548f4331619eb6500b"> 8640</a></span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD0                           MPU_WORD_REG(MPU_BASE_PTR,9,0)</span></div><div class="line"><a name="l08641"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga7874f68e3ee26a23e1e2dd66849412b9"> 8641</a></span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD1                           MPU_WORD_REG(MPU_BASE_PTR,9,1)</span></div><div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gad453aa3cdcea423c32345af2d3fdcd3c"> 8642</a></span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD2                           MPU_WORD_REG(MPU_BASE_PTR,9,2)</span></div><div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaba366a48928d4c195c3450986ca98603"> 8643</a></span>&#160;<span class="preprocessor">#define MPU_RGD9_WORD3                           MPU_WORD_REG(MPU_BASE_PTR,9,3)</span></div><div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga57da8ab5ca2e0258c510d1dd6486fbe4"> 8644</a></span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD0                          MPU_WORD_REG(MPU_BASE_PTR,10,0)</span></div><div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaea7680347f24883ee109acbc2b334e1c"> 8645</a></span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD1                          MPU_WORD_REG(MPU_BASE_PTR,10,1)</span></div><div class="line"><a name="l08646"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga698b2e5c89e0e58944a6e8bf16b9f6ac"> 8646</a></span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD2                          MPU_WORD_REG(MPU_BASE_PTR,10,2)</span></div><div class="line"><a name="l08647"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga1d3aa87e2dc136a6a93c84874093c013"> 8647</a></span>&#160;<span class="preprocessor">#define MPU_RGD10_WORD3                          MPU_WORD_REG(MPU_BASE_PTR,10,3)</span></div><div class="line"><a name="l08648"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gacf3b36d8188270dcf2409cdebd061d6a"> 8648</a></span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD0                          MPU_WORD_REG(MPU_BASE_PTR,11,0)</span></div><div class="line"><a name="l08649"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaf3c09ad359359a3504efdd0320f16647"> 8649</a></span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD1                          MPU_WORD_REG(MPU_BASE_PTR,11,1)</span></div><div class="line"><a name="l08650"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga07c73c6b39c56a07687d92ea808d3a95"> 8650</a></span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD2                          MPU_WORD_REG(MPU_BASE_PTR,11,2)</span></div><div class="line"><a name="l08651"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga32cf06f5c5696a816be177c6fa4116d1"> 8651</a></span>&#160;<span class="preprocessor">#define MPU_RGD11_WORD3                          MPU_WORD_REG(MPU_BASE_PTR,11,3)</span></div><div class="line"><a name="l08652"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga78b7d95e1492b4eb6b00783e99c814b5"> 8652</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC0                              MPU_RGDAAC_REG(MPU_BASE_PTR,0)</span></div><div class="line"><a name="l08653"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaf5564ef4506a226fa6cca17a9321171c"> 8653</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC1                              MPU_RGDAAC_REG(MPU_BASE_PTR,1)</span></div><div class="line"><a name="l08654"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga00ab93d39750eff511ce507df05ab40b"> 8654</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC2                              MPU_RGDAAC_REG(MPU_BASE_PTR,2)</span></div><div class="line"><a name="l08655"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga0186879c7fa17e52ef873440f13a5d73"> 8655</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC3                              MPU_RGDAAC_REG(MPU_BASE_PTR,3)</span></div><div class="line"><a name="l08656"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga81fcd402b712fb778ed9540b6a914d17"> 8656</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC4                              MPU_RGDAAC_REG(MPU_BASE_PTR,4)</span></div><div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gad707484e35248d27ea7aeed1dbf34fd1"> 8657</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC5                              MPU_RGDAAC_REG(MPU_BASE_PTR,5)</span></div><div class="line"><a name="l08658"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga44cb2405a1c4afa68195e6f2dde4c4ec"> 8658</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC6                              MPU_RGDAAC_REG(MPU_BASE_PTR,6)</span></div><div class="line"><a name="l08659"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga886cae5b0270464cd39a374f06f59087"> 8659</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC7                              MPU_RGDAAC_REG(MPU_BASE_PTR,7)</span></div><div class="line"><a name="l08660"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gad45fca75b73bad776c50830b658a4e2b"> 8660</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC8                              MPU_RGDAAC_REG(MPU_BASE_PTR,8)</span></div><div class="line"><a name="l08661"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga3e3f30b43e8efa144c47ac33dae34e1b"> 8661</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC9                              MPU_RGDAAC_REG(MPU_BASE_PTR,9)</span></div><div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga292b1e644a869d87a8d3b3cccb3238a9"> 8662</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC10                             MPU_RGDAAC_REG(MPU_BASE_PTR,10)</span></div><div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gae07692fb12f583bba1af90aeb1895c73"> 8663</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC11                             MPU_RGDAAC_REG(MPU_BASE_PTR,11)</span></div><div class="line"><a name="l08664"></a><span class="lineno"> 8664</span>&#160;</div><div class="line"><a name="l08665"></a><span class="lineno"> 8665</span>&#160;<span class="comment">/* MPU - Register array accessors */</span></div><div class="line"><a name="l08666"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#gaf23e635efc6023dbffa5815bef3b0e97"> 8666</a></span>&#160;<span class="preprocessor">#define MPU_EAR(index)                           MPU_EAR_REG(MPU_BASE_PTR,index)</span></div><div class="line"><a name="l08667"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga50da449922c4ff9bdda167bba9e12498"> 8667</a></span>&#160;<span class="preprocessor">#define MPU_EDR(index)                           MPU_EDR_REG(MPU_BASE_PTR,index)</span></div><div class="line"><a name="l08668"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga647e834ed4b9989ae28b0d9fc4f99839"> 8668</a></span>&#160;<span class="preprocessor">#define MPU_WORD(index,index2)                   MPU_WORD_REG(MPU_BASE_PTR,index,index2)</span></div><div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="group___m_p_u___register___accessor___macros.html#ga530fd57aa72634b1863ddf25ea5a1ceb"> 8669</a></span>&#160;<span class="preprocessor">#define MPU_RGDAAC(index)                        MPU_RGDAAC_REG(MPU_BASE_PTR,index)</span></div><div class="line"><a name="l08670"></a><span class="lineno"> 8670</span>&#160; <span class="comment">/* end of group MPU_Register_Accessor_Macros */</span></div><div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;</div><div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160; <span class="comment">/* end of group MPU_Peripheral */</span></div><div class="line"><a name="l08679"></a><span class="lineno"> 8679</span>&#160;</div><div class="line"><a name="l08680"></a><span class="lineno"> 8680</span>&#160;</div><div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="comment">   -- NVIC</span></div><div class="line"><a name="l08683"></a><span class="lineno"> 8683</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08684"></a><span class="lineno"> 8684</span>&#160;</div><div class="line"><a name="l08691"></a><span class="lineno"> 8691</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_n_v_i_c___mem_map.html">NVIC_MemMap</a> {</div><div class="line"><a name="l08692"></a><span class="lineno"> 8692</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ISER[4];                                </div><div class="line"><a name="l08693"></a><span class="lineno"> 8693</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[112];</div><div class="line"><a name="l08694"></a><span class="lineno"> 8694</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ICER[4];                                </div><div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[112];</div><div class="line"><a name="l08696"></a><span class="lineno"> 8696</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ISPR[4];                                </div><div class="line"><a name="l08697"></a><span class="lineno"> 8697</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[112];</div><div class="line"><a name="l08698"></a><span class="lineno"> 8698</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ICPR[4];                                </div><div class="line"><a name="l08699"></a><span class="lineno"> 8699</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[112];</div><div class="line"><a name="l08700"></a><span class="lineno"> 8700</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> IABR[4];                                </div><div class="line"><a name="l08701"></a><span class="lineno"> 8701</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[240];</div><div class="line"><a name="l08702"></a><span class="lineno"> 8702</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> IP[104];                                 </div><div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[2712];</div><div class="line"><a name="l08704"></a><span class="lineno"> 8704</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> STIR[1];                                </div><div class="line"><a name="l08705"></a><span class="lineno"> 8705</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___n_v_i_c___peripheral.html#ga685d87c766bb24fb3330aa8cc48fa0e7">NVIC_MemMapPtr</a>;</div><div class="line"><a name="l08706"></a><span class="lineno"> 8706</span>&#160;</div><div class="line"><a name="l08707"></a><span class="lineno"> 8707</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08708"></a><span class="lineno"> 8708</span>&#160;<span class="comment">   -- NVIC - Register accessor macros</span></div><div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;</div><div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;<span class="comment">/* NVIC - Register accessors */</span></div><div class="line"><a name="l08718"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga7009a9a09ee7fbb0b2af4cf99eadac4f"> 8718</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_REG(base,index)                ((base)-&gt;ISER[index])</span></div><div class="line"><a name="l08719"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gac8c6980a2505e16c70595552bc4da081"> 8719</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_REG(base,index)                ((base)-&gt;ICER[index])</span></div><div class="line"><a name="l08720"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga6678e35df7fd1dd4a3f515e73983377c"> 8720</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_REG(base,index)                ((base)-&gt;ISPR[index])</span></div><div class="line"><a name="l08721"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gac541bfbfb551d341170d1535a18208b9"> 8721</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_REG(base,index)                ((base)-&gt;ICPR[index])</span></div><div class="line"><a name="l08722"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gafa3b717b76dfe3379645d3c4eaebaf6b"> 8722</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_REG(base,index)                ((base)-&gt;IABR[index])</span></div><div class="line"><a name="l08723"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gac7b3df65f95ff3ad60a655db439a45a2"> 8723</a></span>&#160;<span class="preprocessor">#define NVIC_IP_REG(base,index)                  ((base)-&gt;IP[index])</span></div><div class="line"><a name="l08724"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gae670827a5fdf3912afe9fa24578a19e3"> 8724</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_REG(base,index)                ((base)-&gt;STIR[index])</span></div><div class="line"><a name="l08725"></a><span class="lineno"> 8725</span>&#160; <span class="comment">/* end of group NVIC_Register_Accessor_Macros */</span></div><div class="line"><a name="l08729"></a><span class="lineno"> 8729</span>&#160;</div><div class="line"><a name="l08730"></a><span class="lineno"> 8730</span>&#160;</div><div class="line"><a name="l08731"></a><span class="lineno"> 8731</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l08732"></a><span class="lineno"> 8732</span>&#160;<span class="comment">   -- NVIC Register Masks</span></div><div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;</div><div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;<span class="comment">/* ISER Bit Fields */</span></div><div class="line"><a name="l08741"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7e67471c208e3986c0cdd8e7e1319a30"> 8741</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l08742"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9965b5df5f4c6c8d3a1c8e89d03d9489"> 8742</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA_SHIFT                   0</span></div><div class="line"><a name="l08743"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac70bcd8b1faa97c22828b5191e806522"> 8743</a></span>&#160;<span class="preprocessor">#define NVIC_ISER_SETENA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ISER_SETENA_SHIFT))&amp;NVIC_ISER_SETENA_MASK)</span></div><div class="line"><a name="l08744"></a><span class="lineno"> 8744</span>&#160;<span class="comment">/* ICER Bit Fields */</span></div><div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad8da511197e454095edbfeb501e8b2f5"> 8745</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l08746"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga35b241c6ab2dbf18cf15503076dcb9a8"> 8746</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA_SHIFT                   0</span></div><div class="line"><a name="l08747"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3e88bf73edea1bb19a921edcffc6c52e"> 8747</a></span>&#160;<span class="preprocessor">#define NVIC_ICER_CLRENA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ICER_CLRENA_SHIFT))&amp;NVIC_ICER_CLRENA_MASK)</span></div><div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;<span class="comment">/* ISPR Bit Fields */</span></div><div class="line"><a name="l08749"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0dfd5e3a045907297c9dd71464796792"> 8749</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l08750"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga67398055aa260b7d62bdcb6c7e1aa202"> 8750</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND_SHIFT                  0</span></div><div class="line"><a name="l08751"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga482c043a170912b0f33d89a75f340fdc"> 8751</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR_SETPEND(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ISPR_SETPEND_SHIFT))&amp;NVIC_ISPR_SETPEND_MASK)</span></div><div class="line"><a name="l08752"></a><span class="lineno"> 8752</span>&#160;<span class="comment">/* ICPR Bit Fields */</span></div><div class="line"><a name="l08753"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga16ce69a282193dc237cb2a889a314ad2"> 8753</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l08754"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6391b14d641916849bb245233f7689c2"> 8754</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND_SHIFT                  0</span></div><div class="line"><a name="l08755"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2bb3c4fb6a79c518df75a22d9cb1b256"> 8755</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR_CLRPEND(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_ICPR_CLRPEND_SHIFT))&amp;NVIC_ICPR_CLRPEND_MASK)</span></div><div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;<span class="comment">/* IABR Bit Fields */</span></div><div class="line"><a name="l08757"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae64d55712faee5d6e852fcce362e8012"> 8757</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l08758"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac8dcfe7e4f395144b0e6e76762ee7ec5"> 8758</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE_SHIFT                   0</span></div><div class="line"><a name="l08759"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5f7fd0d76d8c5ad89ee6663aa010e74d"> 8759</a></span>&#160;<span class="preprocessor">#define NVIC_IABR_ACTIVE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_IABR_ACTIVE_SHIFT))&amp;NVIC_IABR_ACTIVE_MASK)</span></div><div class="line"><a name="l08760"></a><span class="lineno"> 8760</span>&#160;<span class="comment">/* IP Bit Fields */</span></div><div class="line"><a name="l08761"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3dc0f7581dace9e268dedeb54e4d2d48"> 8761</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI0_MASK                        0xFFu</span></div><div class="line"><a name="l08762"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gace60574829a4c50fdb97f48a9f2c510e"> 8762</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI0_SHIFT                       0</span></div><div class="line"><a name="l08763"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8795fff1780f9124da8ccec7f920452c"> 8763</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI0_SHIFT))&amp;NVIC_IP_PRI0_MASK)</span></div><div class="line"><a name="l08764"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga181c4641dc78254d7358a4effa0d1d4f"> 8764</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI1_MASK                        0xFFu</span></div><div class="line"><a name="l08765"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga853fbb1bf63b13c38ac2e18f9f73b721"> 8765</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI1_SHIFT                       0</span></div><div class="line"><a name="l08766"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga73ed75f09fe08073eae04f2af5488c5f"> 8766</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI1(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI1_SHIFT))&amp;NVIC_IP_PRI1_MASK)</span></div><div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gacbb2835d54792f9f5e813ccc777ad715"> 8767</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI2_MASK                        0xFFu</span></div><div class="line"><a name="l08768"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabe9648efde49c592f41ddab5cd314b04"> 8768</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI2_SHIFT                       0</span></div><div class="line"><a name="l08769"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf19cd5f0754c394ef8d537ad00217c2a"> 8769</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI2(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI2_SHIFT))&amp;NVIC_IP_PRI2_MASK)</span></div><div class="line"><a name="l08770"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga4be2c7d4f279634219ceddcb881ea603"> 8770</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI3_MASK                        0xFFu</span></div><div class="line"><a name="l08771"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5a4416c544f24934b29fc3f45e7ed14a"> 8771</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI3_SHIFT                       0</span></div><div class="line"><a name="l08772"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf81ab6f754d1656c98582f7cf0573bae"> 8772</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI3(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI3_SHIFT))&amp;NVIC_IP_PRI3_MASK)</span></div><div class="line"><a name="l08773"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga59f57c90bd7c46ed6c87901ac3da11b9"> 8773</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI4_MASK                        0xFFu</span></div><div class="line"><a name="l08774"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga264f36af41e6065db5b9ebd5b480cb98"> 8774</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI4_SHIFT                       0</span></div><div class="line"><a name="l08775"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa65e43b9a992f22db3a29f3d80797418"> 8775</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI4(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI4_SHIFT))&amp;NVIC_IP_PRI4_MASK)</span></div><div class="line"><a name="l08776"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gadd2c33b343d9554100d927b29516992c"> 8776</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI5_MASK                        0xFFu</span></div><div class="line"><a name="l08777"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga4e187f129a89901a64f5c31138ad7bb9"> 8777</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI5_SHIFT                       0</span></div><div class="line"><a name="l08778"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga175549509ad3b81d1fd48a78572d7dc5"> 8778</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI5(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI5_SHIFT))&amp;NVIC_IP_PRI5_MASK)</span></div><div class="line"><a name="l08779"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabe1c4b7db20634e365bae4ff7299baaf"> 8779</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI6_MASK                        0xFFu</span></div><div class="line"><a name="l08780"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gacc6a98b0d2caedef82001277ba4ad760"> 8780</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI6_SHIFT                       0</span></div><div class="line"><a name="l08781"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2ed954fed7811adcb9c5360cf2670731"> 8781</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI6(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI6_SHIFT))&amp;NVIC_IP_PRI6_MASK)</span></div><div class="line"><a name="l08782"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga53234b1783798e957f5e34a7e8ff07f4"> 8782</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI7_MASK                        0xFFu</span></div><div class="line"><a name="l08783"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga4bdd4a859bde67e42af6aed5438d0b63"> 8783</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI7_SHIFT                       0</span></div><div class="line"><a name="l08784"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac8b5a26fa67222209e56261da0e07f1a"> 8784</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI7(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI7_SHIFT))&amp;NVIC_IP_PRI7_MASK)</span></div><div class="line"><a name="l08785"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga40bd92bf1d3e99163cfab70619a16f18"> 8785</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI8_MASK                        0xFFu</span></div><div class="line"><a name="l08786"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5fdaa91b04e267ff4519ac7b8b58ba82"> 8786</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI8_SHIFT                       0</span></div><div class="line"><a name="l08787"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga685e449a4a50dfdc12ace814c6ae4287"> 8787</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI8(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI8_SHIFT))&amp;NVIC_IP_PRI8_MASK)</span></div><div class="line"><a name="l08788"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga06fe99df9fd723b8b3a6dab6707c7ed7"> 8788</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI9_MASK                        0xFFu</span></div><div class="line"><a name="l08789"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7a8e57f4e3c2631de25758b96e2681da"> 8789</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI9_SHIFT                       0</span></div><div class="line"><a name="l08790"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6fb2304d8a578857a4f32b6c030d7d83"> 8790</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI9(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI9_SHIFT))&amp;NVIC_IP_PRI9_MASK)</span></div><div class="line"><a name="l08791"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafff8d9c66138c77e092753f47502b166"> 8791</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI10_MASK                       0xFFu</span></div><div class="line"><a name="l08792"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga87794742aeea3f7f2ab52e73e9f9db5d"> 8792</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI10_SHIFT                      0</span></div><div class="line"><a name="l08793"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9b71b5fc158fc91d760fff1f6b315247"> 8793</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI10(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI10_SHIFT))&amp;NVIC_IP_PRI10_MASK)</span></div><div class="line"><a name="l08794"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7b5a3e3066c5182f03daa31b9eb9b86e"> 8794</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI11_MASK                       0xFFu</span></div><div class="line"><a name="l08795"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8993ee67036a42b068f379cf79e00055"> 8795</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI11_SHIFT                      0</span></div><div class="line"><a name="l08796"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga17552ec6f1dbbb89decaaf615c301e68"> 8796</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI11(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI11_SHIFT))&amp;NVIC_IP_PRI11_MASK)</span></div><div class="line"><a name="l08797"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad0fb4b171a031d28f108178295f49e1e"> 8797</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI12_MASK                       0xFFu</span></div><div class="line"><a name="l08798"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabe6373dee977905c5aec4e9eadd03ef9"> 8798</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI12_SHIFT                      0</span></div><div class="line"><a name="l08799"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac26671c8099e2cd4d99b4c6ce6244076"> 8799</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI12(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI12_SHIFT))&amp;NVIC_IP_PRI12_MASK)</span></div><div class="line"><a name="l08800"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8b0064b513f2b656b6e2fdaa9d7f8ef0"> 8800</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI13_MASK                       0xFFu</span></div><div class="line"><a name="l08801"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8324ec7c81e9340bde17fb528d5d2cc8"> 8801</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI13_SHIFT                      0</span></div><div class="line"><a name="l08802"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga173de4611fc3da177afdb94a58e45aa6"> 8802</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI13(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI13_SHIFT))&amp;NVIC_IP_PRI13_MASK)</span></div><div class="line"><a name="l08803"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3e36f642e1164dfe6743152bea991661"> 8803</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI14_MASK                       0xFFu</span></div><div class="line"><a name="l08804"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafcfefb4bfe834f3140d66a4fbe8ad691"> 8804</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI14_SHIFT                      0</span></div><div class="line"><a name="l08805"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3e91c7ddeef52937eda5d7bea99ccaec"> 8805</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI14(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI14_SHIFT))&amp;NVIC_IP_PRI14_MASK)</span></div><div class="line"><a name="l08806"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa1fc3277dd8dde0dceb9bc3efbe25b3c"> 8806</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI15_MASK                       0xFFu</span></div><div class="line"><a name="l08807"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gade7196abb0ec453091181bc50e0920ce"> 8807</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI15_SHIFT                      0</span></div><div class="line"><a name="l08808"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga79d1863e55a6b3b44e77bb2cb2b9b74d"> 8808</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI15(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI15_SHIFT))&amp;NVIC_IP_PRI15_MASK)</span></div><div class="line"><a name="l08809"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gacdb2ba49f70d44f5014cf3d227a8f624"> 8809</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI16_MASK                       0xFFu</span></div><div class="line"><a name="l08810"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga549bcef41863e0037ef4d53c3a5ad38c"> 8810</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI16_SHIFT                      0</span></div><div class="line"><a name="l08811"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gade74f304d5879761129f2258a73a1b0d"> 8811</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI16(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI16_SHIFT))&amp;NVIC_IP_PRI16_MASK)</span></div><div class="line"><a name="l08812"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gadb5750380dd5143e80ef816a92fb05c6"> 8812</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI17_MASK                       0xFFu</span></div><div class="line"><a name="l08813"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaeda811db4c0f1df5af9afc734ef1b959"> 8813</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI17_SHIFT                      0</span></div><div class="line"><a name="l08814"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga162ac5ece979d9b8f76ad8d6baa9d085"> 8814</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI17(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI17_SHIFT))&amp;NVIC_IP_PRI17_MASK)</span></div><div class="line"><a name="l08815"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gacddbeaf8e482e49e9b693221762ceb08"> 8815</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI18_MASK                       0xFFu</span></div><div class="line"><a name="l08816"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5b3a78309e7202f36cb568444614d2a2"> 8816</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI18_SHIFT                      0</span></div><div class="line"><a name="l08817"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae65b6d9b4863d9af9772794cb942667b"> 8817</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI18(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI18_SHIFT))&amp;NVIC_IP_PRI18_MASK)</span></div><div class="line"><a name="l08818"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaeb997ed2960311e45ddb73b596b7603e"> 8818</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI19_MASK                       0xFFu</span></div><div class="line"><a name="l08819"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac301695607a1a02a9990d15e34e74c25"> 8819</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI19_SHIFT                      0</span></div><div class="line"><a name="l08820"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5599b4504ee4c1fbb2d042559684442e"> 8820</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI19(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI19_SHIFT))&amp;NVIC_IP_PRI19_MASK)</span></div><div class="line"><a name="l08821"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa16f6b01e6d9cd95fec227cab319f196"> 8821</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI20_MASK                       0xFFu</span></div><div class="line"><a name="l08822"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaed6e9caf4759aa282345ea3afe43d78e"> 8822</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI20_SHIFT                      0</span></div><div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga211f3359ca4e345eb37541f7825b9a7d"> 8823</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI20(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI20_SHIFT))&amp;NVIC_IP_PRI20_MASK)</span></div><div class="line"><a name="l08824"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga438a1e92dedcee01125619c45422e0d4"> 8824</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI21_MASK                       0xFFu</span></div><div class="line"><a name="l08825"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga58e0b32333e793fc4153bc39370fad2e"> 8825</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI21_SHIFT                      0</span></div><div class="line"><a name="l08826"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga290365eb32fb18590fc9aea9132c996e"> 8826</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI21(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI21_SHIFT))&amp;NVIC_IP_PRI21_MASK)</span></div><div class="line"><a name="l08827"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa6f3ca1674cbd51bd26295dd67c9e99d"> 8827</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI22_MASK                       0xFFu</span></div><div class="line"><a name="l08828"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaed329bc0ce6bd355bef1b88b55cda40a"> 8828</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI22_SHIFT                      0</span></div><div class="line"><a name="l08829"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga68beece84805f68578bd39bd007ecfe3"> 8829</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI22(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI22_SHIFT))&amp;NVIC_IP_PRI22_MASK)</span></div><div class="line"><a name="l08830"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga372050bfcc4aa59b744da6c41c343615"> 8830</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI23_MASK                       0xFFu</span></div><div class="line"><a name="l08831"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1d305286e1b025ac4eb96489399b259f"> 8831</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI23_SHIFT                      0</span></div><div class="line"><a name="l08832"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaedf71c1ccd03debbbdf13d1ddb3f1e23"> 8832</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI23(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI23_SHIFT))&amp;NVIC_IP_PRI23_MASK)</span></div><div class="line"><a name="l08833"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa73ef95f88d7118350e5cf30c4fbbe96"> 8833</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI24_MASK                       0xFFu</span></div><div class="line"><a name="l08834"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3d01ac140e5f81472c930ab95d06927c"> 8834</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI24_SHIFT                      0</span></div><div class="line"><a name="l08835"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga08cc27672e6d5e3c74d1e89fa59231e3"> 8835</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI24(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI24_SHIFT))&amp;NVIC_IP_PRI24_MASK)</span></div><div class="line"><a name="l08836"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga980811f031765f21efade537a3c2f37b"> 8836</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI25_MASK                       0xFFu</span></div><div class="line"><a name="l08837"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gade4e63ee73f8224c3798541243bfb4da"> 8837</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI25_SHIFT                      0</span></div><div class="line"><a name="l08838"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga95dc876ef539351a5f6b16d390c553ec"> 8838</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI25(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI25_SHIFT))&amp;NVIC_IP_PRI25_MASK)</span></div><div class="line"><a name="l08839"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga16c30ac91bb87c2bb3d376a31cea5d75"> 8839</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI26_MASK                       0xFFu</span></div><div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf00fecc356a4e1844b1f3223ca81c14d"> 8840</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI26_SHIFT                      0</span></div><div class="line"><a name="l08841"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga034fa4ae3fccfe126cc8306a523f455d"> 8841</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI26(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI26_SHIFT))&amp;NVIC_IP_PRI26_MASK)</span></div><div class="line"><a name="l08842"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf9c2540f6148e97240cf6a7443535ca3"> 8842</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI27_MASK                       0xFFu</span></div><div class="line"><a name="l08843"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga76765cac0d13b476bbb50d001e5fabf6"> 8843</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI27_SHIFT                      0</span></div><div class="line"><a name="l08844"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5b06d9b71f5699c4cdea57d73053320a"> 8844</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI27(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI27_SHIFT))&amp;NVIC_IP_PRI27_MASK)</span></div><div class="line"><a name="l08845"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae730888f73dad6ea5d495d47dbec6b16"> 8845</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI28_MASK                       0xFFu</span></div><div class="line"><a name="l08846"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9479c6cbd53dda17950c1a0f26a8246b"> 8846</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI28_SHIFT                      0</span></div><div class="line"><a name="l08847"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga532c1e5c2ec0d32dc1b1e7e711d4e133"> 8847</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI28(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI28_SHIFT))&amp;NVIC_IP_PRI28_MASK)</span></div><div class="line"><a name="l08848"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga701432ea62b9440be077b1514502c740"> 8848</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI29_MASK                       0xFFu</span></div><div class="line"><a name="l08849"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9d795094f3e5be211ceeb25b4e20a015"> 8849</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI29_SHIFT                      0</span></div><div class="line"><a name="l08850"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga86df480f5e860ad5791161fccc202cd5"> 8850</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI29(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI29_SHIFT))&amp;NVIC_IP_PRI29_MASK)</span></div><div class="line"><a name="l08851"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gacaaafd939b4c24ac8103480884d4832f"> 8851</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI30_MASK                       0xFFu</span></div><div class="line"><a name="l08852"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga22f64890b01fc2a8a0b9262e3ad73a1f"> 8852</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI30_SHIFT                      0</span></div><div class="line"><a name="l08853"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga72da71aff40dac249219e20a295efa31"> 8853</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI30(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI30_SHIFT))&amp;NVIC_IP_PRI30_MASK)</span></div><div class="line"><a name="l08854"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5641ade953b4340b6dfb3e232a83edab"> 8854</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI31_MASK                       0xFFu</span></div><div class="line"><a name="l08855"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa2551187c8cb06e66343245d645c4934"> 8855</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI31_SHIFT                      0</span></div><div class="line"><a name="l08856"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga92f54d9330341ccdc609191487fa2344"> 8856</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI31(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI31_SHIFT))&amp;NVIC_IP_PRI31_MASK)</span></div><div class="line"><a name="l08857"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad6b0ca9385217e755883eed60eb85a67"> 8857</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI32_MASK                       0xFFu</span></div><div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga650ae8199393e8b0242ec909e1ef9c95"> 8858</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI32_SHIFT                      0</span></div><div class="line"><a name="l08859"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9c9ca6ce0cbf7f1cc5fcaf05a29bf08a"> 8859</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI32(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI32_SHIFT))&amp;NVIC_IP_PRI32_MASK)</span></div><div class="line"><a name="l08860"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae08526d79e3dd64a99d619b615af4140"> 8860</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI33_MASK                       0xFFu</span></div><div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa43389facdcdb5d51175c9dfffa831d0"> 8861</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI33_SHIFT                      0</span></div><div class="line"><a name="l08862"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga48f6935bd9a97f012e0f182d78072ecc"> 8862</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI33(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI33_SHIFT))&amp;NVIC_IP_PRI33_MASK)</span></div><div class="line"><a name="l08863"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6f782b2b415e3c27935830ee42dcb8f6"> 8863</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI34_MASK                       0xFFu</span></div><div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga479ed7007cd39304a3aa2da546ae8236"> 8864</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI34_SHIFT                      0</span></div><div class="line"><a name="l08865"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab8716be32f28531c6a08a73ab4490cc1"> 8865</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI34(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI34_SHIFT))&amp;NVIC_IP_PRI34_MASK)</span></div><div class="line"><a name="l08866"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2b424bdc603b1bd16324b30b0274d5e3"> 8866</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI35_MASK                       0xFFu</span></div><div class="line"><a name="l08867"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga644968ce75390237139242037898baa8"> 8867</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI35_SHIFT                      0</span></div><div class="line"><a name="l08868"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab7f902735d3847b6eccf3ed5cdb9167e"> 8868</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI35(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI35_SHIFT))&amp;NVIC_IP_PRI35_MASK)</span></div><div class="line"><a name="l08869"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga44ea286c22e5459ca6ad0e3cbf6ca25f"> 8869</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI36_MASK                       0xFFu</span></div><div class="line"><a name="l08870"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad7ad4240183c571ecf9a3c0b03e9a1c7"> 8870</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI36_SHIFT                      0</span></div><div class="line"><a name="l08871"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga34d31009952c83baf7d637b86517ebd3"> 8871</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI36(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI36_SHIFT))&amp;NVIC_IP_PRI36_MASK)</span></div><div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga32b318b49afb7dec684b884c5301083c"> 8872</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI37_MASK                       0xFFu</span></div><div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga63496bb9a0dfa906cc3175a124c4d9c6"> 8873</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI37_SHIFT                      0</span></div><div class="line"><a name="l08874"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga085dc6f0a679cc6fc7c7810272820794"> 8874</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI37(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI37_SHIFT))&amp;NVIC_IP_PRI37_MASK)</span></div><div class="line"><a name="l08875"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9883d806214f231565b18dc4786901a5"> 8875</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI38_MASK                       0xFFu</span></div><div class="line"><a name="l08876"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga543504ca332b4b01612f4f9ed98830e7"> 8876</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI38_SHIFT                      0</span></div><div class="line"><a name="l08877"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa8b654d5f6f474dfd201432d49f024ae"> 8877</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI38(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI38_SHIFT))&amp;NVIC_IP_PRI38_MASK)</span></div><div class="line"><a name="l08878"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8814435b4a4980b231b593bfac1a967c"> 8878</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI39_MASK                       0xFFu</span></div><div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga99038e7e0eac2424df606cc22c796dd9"> 8879</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI39_SHIFT                      0</span></div><div class="line"><a name="l08880"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9807f4aedf0f0b433cc26ca1d3cf6474"> 8880</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI39(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI39_SHIFT))&amp;NVIC_IP_PRI39_MASK)</span></div><div class="line"><a name="l08881"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab8a1211c281be4c39460f09a1f814558"> 8881</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI40_MASK                       0xFFu</span></div><div class="line"><a name="l08882"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf798b455dac2cafb5ee5a3b0ff7c8a52"> 8882</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI40_SHIFT                      0</span></div><div class="line"><a name="l08883"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga78538bed78d9b7cb308cfc86ddd2a240"> 8883</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI40(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI40_SHIFT))&amp;NVIC_IP_PRI40_MASK)</span></div><div class="line"><a name="l08884"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga34c24f2adc1cb740a6ea39ef65d5ffed"> 8884</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI41_MASK                       0xFFu</span></div><div class="line"><a name="l08885"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa18ee9b6dd42d28ef87e6f4b71002051"> 8885</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI41_SHIFT                      0</span></div><div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab285d460669275058e3b49b0e1fe4089"> 8886</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI41(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI41_SHIFT))&amp;NVIC_IP_PRI41_MASK)</span></div><div class="line"><a name="l08887"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga4a21fa2fcc875070f287c906d2327308"> 8887</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI42_MASK                       0xFFu</span></div><div class="line"><a name="l08888"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga367f1a67cd0eb037c12ac51695e41ab6"> 8888</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI42_SHIFT                      0</span></div><div class="line"><a name="l08889"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga57e51eda38f43519acb72dba5b682d54"> 8889</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI42(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI42_SHIFT))&amp;NVIC_IP_PRI42_MASK)</span></div><div class="line"><a name="l08890"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga98865f2a8529f1610eeb0ed2321f7115"> 8890</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI43_MASK                       0xFFu</span></div><div class="line"><a name="l08891"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga740cf79c3a0217978c5fb0d9bf4f7928"> 8891</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI43_SHIFT                      0</span></div><div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6aebd898717991f35da71e6d202b2e6e"> 8892</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI43(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI43_SHIFT))&amp;NVIC_IP_PRI43_MASK)</span></div><div class="line"><a name="l08893"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab838d0a6505727e91517207dbb6874ea"> 8893</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI44_MASK                       0xFFu</span></div><div class="line"><a name="l08894"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga30b7ecd19dc175be16c68618c24f5820"> 8894</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI44_SHIFT                      0</span></div><div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa73334e5d48cac1cd0d2ffaf588cbf66"> 8895</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI44(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI44_SHIFT))&amp;NVIC_IP_PRI44_MASK)</span></div><div class="line"><a name="l08896"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga58c5f0e1d07366c3bd04ac4c093f21df"> 8896</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI45_MASK                       0xFFu</span></div><div class="line"><a name="l08897"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9612ea4114060dda77f53c8896c4afe8"> 8897</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI45_SHIFT                      0</span></div><div class="line"><a name="l08898"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9b33684427d8c651d2992f2c928ba30b"> 8898</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI45(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI45_SHIFT))&amp;NVIC_IP_PRI45_MASK)</span></div><div class="line"><a name="l08899"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad588fc492c122a1939ae27479dba9744"> 8899</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI46_MASK                       0xFFu</span></div><div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab9e40e9d99ee9c614693eac734eea7df"> 8900</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI46_SHIFT                      0</span></div><div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga099cf2b28cdd50e481c6502cc9cacc10"> 8901</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI46(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI46_SHIFT))&amp;NVIC_IP_PRI46_MASK)</span></div><div class="line"><a name="l08902"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2e06766178b4030d2745c29f003e5714"> 8902</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI47_MASK                       0xFFu</span></div><div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf3e703482ca769c6cb37305245e6ed68"> 8903</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI47_SHIFT                      0</span></div><div class="line"><a name="l08904"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa3da5634df694a2e36e108ef1584d6bb"> 8904</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI47(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI47_SHIFT))&amp;NVIC_IP_PRI47_MASK)</span></div><div class="line"><a name="l08905"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0c6bb320041e3fdfc12fb0cb2a1c3f24"> 8905</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI48_MASK                       0xFFu</span></div><div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa2df6c28d8516d3465126febad2be9f8"> 8906</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI48_SHIFT                      0</span></div><div class="line"><a name="l08907"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf61009f8945664ceadd9731181afcda2"> 8907</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI48(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI48_SHIFT))&amp;NVIC_IP_PRI48_MASK)</span></div><div class="line"><a name="l08908"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga666a721ff853fd0e203762c58b6ee052"> 8908</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI49_MASK                       0xFFu</span></div><div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaaa410b281055ab3c731186a2b6be80ef"> 8909</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI49_SHIFT                      0</span></div><div class="line"><a name="l08910"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0f724940ab5fa7bb7bd9880f0625d329"> 8910</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI49(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI49_SHIFT))&amp;NVIC_IP_PRI49_MASK)</span></div><div class="line"><a name="l08911"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabc74a652c868ef97825bab3e66f3ef0c"> 8911</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI50_MASK                       0xFFu</span></div><div class="line"><a name="l08912"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga903c4a3518564d6124eedcec8a816dbd"> 8912</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI50_SHIFT                      0</span></div><div class="line"><a name="l08913"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga081c9b815ad1fb81f1d88fda0b7717f0"> 8913</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI50(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI50_SHIFT))&amp;NVIC_IP_PRI50_MASK)</span></div><div class="line"><a name="l08914"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gacebbcf17aacb8ef864d746e814e0e309"> 8914</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI51_MASK                       0xFFu</span></div><div class="line"><a name="l08915"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab1342927c6a75c99bd75d2f0ffe74368"> 8915</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI51_SHIFT                      0</span></div><div class="line"><a name="l08916"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga69e40b4e8acc2bf66360442616c5aa5f"> 8916</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI51(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI51_SHIFT))&amp;NVIC_IP_PRI51_MASK)</span></div><div class="line"><a name="l08917"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafa8858fc0f5749da7f9570b1118bc871"> 8917</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI52_MASK                       0xFFu</span></div><div class="line"><a name="l08918"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafcb3398a8d7461baf9ee7e866833798d"> 8918</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI52_SHIFT                      0</span></div><div class="line"><a name="l08919"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga65316627894e19c441782ec8dc23de49"> 8919</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI52(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI52_SHIFT))&amp;NVIC_IP_PRI52_MASK)</span></div><div class="line"><a name="l08920"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga87480496cdf8e266169a83531bd150f1"> 8920</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI53_MASK                       0xFFu</span></div><div class="line"><a name="l08921"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga610daeab51e073b2e19452d276256fc8"> 8921</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI53_SHIFT                      0</span></div><div class="line"><a name="l08922"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga12d11e3a51228566d0fca5ba8f0947bb"> 8922</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI53(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI53_SHIFT))&amp;NVIC_IP_PRI53_MASK)</span></div><div class="line"><a name="l08923"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6bbb45fa6644101ef0c6a8aa94f67a92"> 8923</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI54_MASK                       0xFFu</span></div><div class="line"><a name="l08924"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6598ea6ccc9274c8c5696374147d39ac"> 8924</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI54_SHIFT                      0</span></div><div class="line"><a name="l08925"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2f76a682da434bf66fb866cac8e1d94b"> 8925</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI54(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI54_SHIFT))&amp;NVIC_IP_PRI54_MASK)</span></div><div class="line"><a name="l08926"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab70cc1d36ae3c84c22c43192125e2e7f"> 8926</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI55_MASK                       0xFFu</span></div><div class="line"><a name="l08927"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga43f444070cece069574415a8b1bf2a34"> 8927</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI55_SHIFT                      0</span></div><div class="line"><a name="l08928"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac627266239639c768cfef49fa0638092"> 8928</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI55(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI55_SHIFT))&amp;NVIC_IP_PRI55_MASK)</span></div><div class="line"><a name="l08929"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga686ae462e1ec7fa96b42a2c699450df2"> 8929</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI56_MASK                       0xFFu</span></div><div class="line"><a name="l08930"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gacf82aab97150f28d3655e4d243ed7848"> 8930</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI56_SHIFT                      0</span></div><div class="line"><a name="l08931"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9ba5f395283cfa74aeae732eacc24098"> 8931</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI56(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI56_SHIFT))&amp;NVIC_IP_PRI56_MASK)</span></div><div class="line"><a name="l08932"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad5e78fabd7e15eca1f45b57f3590554c"> 8932</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI57_MASK                       0xFFu</span></div><div class="line"><a name="l08933"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafb5f790242f6f5580586943a7ce83010"> 8933</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI57_SHIFT                      0</span></div><div class="line"><a name="l08934"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga90c7ddb1a8a417716c3570d0fc5a6146"> 8934</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI57(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI57_SHIFT))&amp;NVIC_IP_PRI57_MASK)</span></div><div class="line"><a name="l08935"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa88c75ace0f1db70a758e56086a673bc"> 8935</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI58_MASK                       0xFFu</span></div><div class="line"><a name="l08936"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3dd20728bbdae39f9c008a0f615b3df8"> 8936</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI58_SHIFT                      0</span></div><div class="line"><a name="l08937"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga64aff0c989c290f9be0093fe0d568237"> 8937</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI58(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI58_SHIFT))&amp;NVIC_IP_PRI58_MASK)</span></div><div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5eb7ed9e63a765d595ecc3c4b5679663"> 8938</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI59_MASK                       0xFFu</span></div><div class="line"><a name="l08939"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae8e768054512b851ebf013ee707bc9b9"> 8939</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI59_SHIFT                      0</span></div><div class="line"><a name="l08940"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga83d5f4de31732651441a18926e39c0bd"> 8940</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI59(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI59_SHIFT))&amp;NVIC_IP_PRI59_MASK)</span></div><div class="line"><a name="l08941"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga36c9341d2f81a79375c9e4e131f5ba5e"> 8941</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI60_MASK                       0xFFu</span></div><div class="line"><a name="l08942"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa0a90b89fc70d2b18b9fae170bafd76b"> 8942</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI60_SHIFT                      0</span></div><div class="line"><a name="l08943"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga75c08fea9753f484435edca67e0bae5f"> 8943</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI60(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI60_SHIFT))&amp;NVIC_IP_PRI60_MASK)</span></div><div class="line"><a name="l08944"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5df72327aa135cd86fa59f62286f2927"> 8944</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI61_MASK                       0xFFu</span></div><div class="line"><a name="l08945"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga80e948207d6695fb5ff9ff0fe9bb00ba"> 8945</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI61_SHIFT                      0</span></div><div class="line"><a name="l08946"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad071c2b7ce553e6b335879b3fdce186e"> 8946</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI61(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI61_SHIFT))&amp;NVIC_IP_PRI61_MASK)</span></div><div class="line"><a name="l08947"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2099bbe97e6361311d94e2ea4ee079fd"> 8947</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI62_MASK                       0xFFu</span></div><div class="line"><a name="l08948"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5b6a58c994e748a59e6393a2a7a6c6bb"> 8948</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI62_SHIFT                      0</span></div><div class="line"><a name="l08949"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf6905cb50552221f7d4e66f1b566e0a9"> 8949</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI62(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI62_SHIFT))&amp;NVIC_IP_PRI62_MASK)</span></div><div class="line"><a name="l08950"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga4e7a88df7e2b6239fd5b28fe46c59f21"> 8950</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI63_MASK                       0xFFu</span></div><div class="line"><a name="l08951"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0efbe774c41923b5d7859734e51dbbcf"> 8951</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI63_SHIFT                      0</span></div><div class="line"><a name="l08952"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaaedcdb8c5aa1b4b8862f50fe4bbdd109"> 8952</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI63(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI63_SHIFT))&amp;NVIC_IP_PRI63_MASK)</span></div><div class="line"><a name="l08953"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaf0e5e8911cd7aeef322b905fd9aa7a72"> 8953</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI64_MASK                       0xFFu</span></div><div class="line"><a name="l08954"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1b911f730f5ec0e3defd2d90c88fda7f"> 8954</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI64_SHIFT                      0</span></div><div class="line"><a name="l08955"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga91fbea104cffe6f89e8e086fa15673a2"> 8955</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI64(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI64_SHIFT))&amp;NVIC_IP_PRI64_MASK)</span></div><div class="line"><a name="l08956"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga53cac130da577cc67e476869de6a7e2f"> 8956</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI65_MASK                       0xFFu</span></div><div class="line"><a name="l08957"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gacb02af802ed0a121a55dad817a8c5108"> 8957</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI65_SHIFT                      0</span></div><div class="line"><a name="l08958"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1e61544f290b30e488bb5fdcc12c8772"> 8958</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI65(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI65_SHIFT))&amp;NVIC_IP_PRI65_MASK)</span></div><div class="line"><a name="l08959"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaba1c5a6943b18240542c4a7f0bccb872"> 8959</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI66_MASK                       0xFFu</span></div><div class="line"><a name="l08960"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab45fa71f8c1c76e7e82b45672b156f82"> 8960</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI66_SHIFT                      0</span></div><div class="line"><a name="l08961"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae5fa09a6a892e2179df754222c824de6"> 8961</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI66(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI66_SHIFT))&amp;NVIC_IP_PRI66_MASK)</span></div><div class="line"><a name="l08962"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga8a5bd5989bf6f6d7175bf3ef8fa6e635"> 8962</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI67_MASK                       0xFFu</span></div><div class="line"><a name="l08963"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gadfb5c1386558ff7fdf0195233cd609f8"> 8963</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI67_SHIFT                      0</span></div><div class="line"><a name="l08964"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga66c12522561c1771c5844d52b37d3cfc"> 8964</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI67(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI67_SHIFT))&amp;NVIC_IP_PRI67_MASK)</span></div><div class="line"><a name="l08965"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga10f732a1a432fc9aac5aa4af5713ddea"> 8965</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI68_MASK                       0xFFu</span></div><div class="line"><a name="l08966"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaef4ddbde61a5b980b6b058d098bfd5f7"> 8966</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI68_SHIFT                      0</span></div><div class="line"><a name="l08967"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga08910a1085d45ca72afda13b03400a9d"> 8967</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI68(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI68_SHIFT))&amp;NVIC_IP_PRI68_MASK)</span></div><div class="line"><a name="l08968"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3c8bff456d90bf193ee4170e23c75e92"> 8968</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI69_MASK                       0xFFu</span></div><div class="line"><a name="l08969"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga922c8ef8aecda2db297ecb2a86de506d"> 8969</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI69_SHIFT                      0</span></div><div class="line"><a name="l08970"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gadb4a0b661297af09fa2065b721497d43"> 8970</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI69(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI69_SHIFT))&amp;NVIC_IP_PRI69_MASK)</span></div><div class="line"><a name="l08971"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9db959bd8ccb0bc4c551bdadbeaf0d7b"> 8971</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI70_MASK                       0xFFu</span></div><div class="line"><a name="l08972"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae423f60c1245aa4e0b2d163ab91e8b50"> 8972</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI70_SHIFT                      0</span></div><div class="line"><a name="l08973"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9433bb4b8da9bed98265cd3333a427ff"> 8973</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI70(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI70_SHIFT))&amp;NVIC_IP_PRI70_MASK)</span></div><div class="line"><a name="l08974"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6355f249aba6934c123023fd185eb873"> 8974</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI71_MASK                       0xFFu</span></div><div class="line"><a name="l08975"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaea0cd4f1e6a9aa32ce49435e99d6c3a9"> 8975</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI71_SHIFT                      0</span></div><div class="line"><a name="l08976"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1cddcb0417b23e6abfe9923c3b39a822"> 8976</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI71(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI71_SHIFT))&amp;NVIC_IP_PRI71_MASK)</span></div><div class="line"><a name="l08977"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab53a2debd9d28c69e531285f666c15c9"> 8977</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI72_MASK                       0xFFu</span></div><div class="line"><a name="l08978"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabe45faa003bcfb912df58f41a07f51fc"> 8978</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI72_SHIFT                      0</span></div><div class="line"><a name="l08979"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga203ad547d73082c5722f264e8d39ebde"> 8979</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI72(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI72_SHIFT))&amp;NVIC_IP_PRI72_MASK)</span></div><div class="line"><a name="l08980"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2e5ed7c2df92da233fe31881f88f72e4"> 8980</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI73_MASK                       0xFFu</span></div><div class="line"><a name="l08981"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa91642d3021f494c8c4ed4767a88c997"> 8981</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI73_SHIFT                      0</span></div><div class="line"><a name="l08982"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga62e6a80ddf369bc2ac3e92982b843105"> 8982</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI73(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI73_SHIFT))&amp;NVIC_IP_PRI73_MASK)</span></div><div class="line"><a name="l08983"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9f7ed55cfb2b087267126a3871404c8f"> 8983</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI74_MASK                       0xFFu</span></div><div class="line"><a name="l08984"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gade1aa7259f845e0441c7f2d9e78f3de2"> 8984</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI74_SHIFT                      0</span></div><div class="line"><a name="l08985"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabc3b69855ca6e9681acf624226b1a5ab"> 8985</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI74(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI74_SHIFT))&amp;NVIC_IP_PRI74_MASK)</span></div><div class="line"><a name="l08986"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga33b53383778c4f79267e4f5e085bbb26"> 8986</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI75_MASK                       0xFFu</span></div><div class="line"><a name="l08987"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa52b9bab0c5d773678a0d428820284c8"> 8987</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI75_SHIFT                      0</span></div><div class="line"><a name="l08988"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3dcceb8f2f7bd635df6e7deac126769f"> 8988</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI75(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI75_SHIFT))&amp;NVIC_IP_PRI75_MASK)</span></div><div class="line"><a name="l08989"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae38b82857a9f23d9af7a5b8a78d6a7b6"> 8989</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI76_MASK                       0xFFu</span></div><div class="line"><a name="l08990"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae428eaa004561cff08cd684d38c9beba"> 8990</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI76_SHIFT                      0</span></div><div class="line"><a name="l08991"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga972cf090db04ec8e3089018f25c36929"> 8991</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI76(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI76_SHIFT))&amp;NVIC_IP_PRI76_MASK)</span></div><div class="line"><a name="l08992"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga42a935507c027cb14679e23d9513af82"> 8992</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI77_MASK                       0xFFu</span></div><div class="line"><a name="l08993"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3af5b5ad7f9f6b2fa12856b174e8f4b6"> 8993</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI77_SHIFT                      0</span></div><div class="line"><a name="l08994"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga05c01bfc787dc57a053e2d64930c68df"> 8994</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI77(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI77_SHIFT))&amp;NVIC_IP_PRI77_MASK)</span></div><div class="line"><a name="l08995"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga337c967d126acd00155666728025cc55"> 8995</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI78_MASK                       0xFFu</span></div><div class="line"><a name="l08996"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5b19bf29c761748f4ce34b780168aaee"> 8996</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI78_SHIFT                      0</span></div><div class="line"><a name="l08997"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa1cc88d15c719fee654c643e07815aad"> 8997</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI78(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI78_SHIFT))&amp;NVIC_IP_PRI78_MASK)</span></div><div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gadd30eb93fb665a26a331075c75d34bfd"> 8998</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI79_MASK                       0xFFu</span></div><div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3a4422517518eb985b0dfd670004bb8a"> 8999</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI79_SHIFT                      0</span></div><div class="line"><a name="l09000"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae9456ec5a61e82e8d53e2b8077fb55e4"> 9000</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI79(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI79_SHIFT))&amp;NVIC_IP_PRI79_MASK)</span></div><div class="line"><a name="l09001"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga29b20caecec5544fac7f91d58dc51fc2"> 9001</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI80_MASK                       0xFFu</span></div><div class="line"><a name="l09002"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga99cc455f505478903213091d13469bb9"> 9002</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI80_SHIFT                      0</span></div><div class="line"><a name="l09003"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga36e5bb3bc6fd015876f51df4ee424533"> 9003</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI80(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI80_SHIFT))&amp;NVIC_IP_PRI80_MASK)</span></div><div class="line"><a name="l09004"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab22191bc454ca50eb592719a8108db66"> 9004</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI81_MASK                       0xFFu</span></div><div class="line"><a name="l09005"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3f02cd8bb46f32558ab1e31b03027156"> 9005</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI81_SHIFT                      0</span></div><div class="line"><a name="l09006"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7620e8d2a6292e3b3e166c670ccfe527"> 9006</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI81(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI81_SHIFT))&amp;NVIC_IP_PRI81_MASK)</span></div><div class="line"><a name="l09007"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab2120d92ac76d3e110dd547e28dd09d2"> 9007</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI82_MASK                       0xFFu</span></div><div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga92362711a60b4c5321a276a60ef899ce"> 9008</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI82_SHIFT                      0</span></div><div class="line"><a name="l09009"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga665b26014ac01e35d2a2e59e6f88aad9"> 9009</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI82(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI82_SHIFT))&amp;NVIC_IP_PRI82_MASK)</span></div><div class="line"><a name="l09010"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2c9f19bf12d75fe53b10070a17a96878"> 9010</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI83_MASK                       0xFFu</span></div><div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga39151b9ee79ea465f14b7ffce52cef51"> 9011</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI83_SHIFT                      0</span></div><div class="line"><a name="l09012"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5e603e2d58c4eac1761df06657927b75"> 9012</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI83(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI83_SHIFT))&amp;NVIC_IP_PRI83_MASK)</span></div><div class="line"><a name="l09013"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga81f7b45c93ad9fcfda450778aaaba01a"> 9013</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI84_MASK                       0xFFu</span></div><div class="line"><a name="l09014"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga61fd70aa0b95bdcdd897b6ba4457e421"> 9014</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI84_SHIFT                      0</span></div><div class="line"><a name="l09015"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gabcc20c6668b2ab5b6ee4b4f138dc4cf0"> 9015</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI84(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI84_SHIFT))&amp;NVIC_IP_PRI84_MASK)</span></div><div class="line"><a name="l09016"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga546b4f41506e5d16714d4478e6686cf8"> 9016</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI85_MASK                       0xFFu</span></div><div class="line"><a name="l09017"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3b39efd4616e068a99d804a11bb111e4"> 9017</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI85_SHIFT                      0</span></div><div class="line"><a name="l09018"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6d9ceb14c27dc652c88da810f79b3d3e"> 9018</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI85(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI85_SHIFT))&amp;NVIC_IP_PRI85_MASK)</span></div><div class="line"><a name="l09019"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga201cb65ea027bf541d40e002678f748f"> 9019</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI86_MASK                       0xFFu</span></div><div class="line"><a name="l09020"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga0a0518e1e197508a87093728906fb680"> 9020</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI86_SHIFT                      0</span></div><div class="line"><a name="l09021"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga38594ad05f3a76313db7fa6e9ae3dffb"> 9021</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI86(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI86_SHIFT))&amp;NVIC_IP_PRI86_MASK)</span></div><div class="line"><a name="l09022"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab59329bc7e590240f1591f41e3e6c403"> 9022</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI87_MASK                       0xFFu</span></div><div class="line"><a name="l09023"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaccb6bc31b8c02a3f3286947ef4331bef"> 9023</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI87_SHIFT                      0</span></div><div class="line"><a name="l09024"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga643711ac78aebd175693039e0028e684"> 9024</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI87(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI87_SHIFT))&amp;NVIC_IP_PRI87_MASK)</span></div><div class="line"><a name="l09025"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab16ae2d8c26452791f820ec5d05d12ca"> 9025</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI88_MASK                       0xFFu</span></div><div class="line"><a name="l09026"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga42df75a007b58b793f8a9ad4efe0408d"> 9026</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI88_SHIFT                      0</span></div><div class="line"><a name="l09027"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaceb65ac080388f72e1f5e968fbcd8db5"> 9027</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI88(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI88_SHIFT))&amp;NVIC_IP_PRI88_MASK)</span></div><div class="line"><a name="l09028"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa40ed2620dcb6050a92b861005e7efce"> 9028</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI89_MASK                       0xFFu</span></div><div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9040b4c1d6aed588e4d7d81db4a4f11c"> 9029</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI89_SHIFT                      0</span></div><div class="line"><a name="l09030"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac15d5c57738912ab8aa3143ccd734a2f"> 9030</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI89(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI89_SHIFT))&amp;NVIC_IP_PRI89_MASK)</span></div><div class="line"><a name="l09031"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga42ca747d1109b00b36abfc1a359bff19"> 9031</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI90_MASK                       0xFFu</span></div><div class="line"><a name="l09032"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7d716d2bb34c4c4fbced0ee7c3b415af"> 9032</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI90_SHIFT                      0</span></div><div class="line"><a name="l09033"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2e50e71f91d4a54cb442105a9a917c0d"> 9033</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI90(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI90_SHIFT))&amp;NVIC_IP_PRI90_MASK)</span></div><div class="line"><a name="l09034"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa4400d9a5197630f5c6657cc8f211601"> 9034</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI91_MASK                       0xFFu</span></div><div class="line"><a name="l09035"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5b285c15d3c329493ff3a9717f9149c0"> 9035</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI91_SHIFT                      0</span></div><div class="line"><a name="l09036"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7a70796338a22c88a298d2786ef2ca8a"> 9036</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI91(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI91_SHIFT))&amp;NVIC_IP_PRI91_MASK)</span></div><div class="line"><a name="l09037"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga4e928a27abcbdb46f3419a6628076073"> 9037</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI92_MASK                       0xFFu</span></div><div class="line"><a name="l09038"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad35a051e4a62c4936aa6f82d7f1fd78f"> 9038</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI92_SHIFT                      0</span></div><div class="line"><a name="l09039"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac45314576cf150b22f24f7f4a7b82e20"> 9039</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI92(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI92_SHIFT))&amp;NVIC_IP_PRI92_MASK)</span></div><div class="line"><a name="l09040"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9182828a20e7d9d26248087856410b9a"> 9040</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI93_MASK                       0xFFu</span></div><div class="line"><a name="l09041"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac791f54901714bc4a2ff19b48846a780"> 9041</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI93_SHIFT                      0</span></div><div class="line"><a name="l09042"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga4581ff389f41d53fc577686b5f5b45ea"> 9042</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI93(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI93_SHIFT))&amp;NVIC_IP_PRI93_MASK)</span></div><div class="line"><a name="l09043"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5fbebd3cbe4a186d0bbb4371361fd592"> 9043</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI94_MASK                       0xFFu</span></div><div class="line"><a name="l09044"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafe7eb8cc16ac13d0f16630e5a191731b"> 9044</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI94_SHIFT                      0</span></div><div class="line"><a name="l09045"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga4bda0cba59746c8fbd75690d328ba985"> 9045</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI94(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI94_SHIFT))&amp;NVIC_IP_PRI94_MASK)</span></div><div class="line"><a name="l09046"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga93cdfed4b194416629efde1c2c4f40c4"> 9046</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI95_MASK                       0xFFu</span></div><div class="line"><a name="l09047"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gacf337b23c2987790be4ece9da9784d3c"> 9047</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI95_SHIFT                      0</span></div><div class="line"><a name="l09048"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3cac3f5880eda15a7d984aa2f6a54f6d"> 9048</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI95(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI95_SHIFT))&amp;NVIC_IP_PRI95_MASK)</span></div><div class="line"><a name="l09049"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga6515e8fd4c5f179b0f435cc29b508948"> 9049</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI96_MASK                       0xFFu</span></div><div class="line"><a name="l09050"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa629cc32d7ead34fdda701fa682214fe"> 9050</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI96_SHIFT                      0</span></div><div class="line"><a name="l09051"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga930dfc0cbea66e73d906e6bfbfb44cf5"> 9051</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI96(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI96_SHIFT))&amp;NVIC_IP_PRI96_MASK)</span></div><div class="line"><a name="l09052"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga77af4871ff3d81585118eb6c14b8936e"> 9052</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI97_MASK                       0xFFu</span></div><div class="line"><a name="l09053"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga24fc8bd4a3cb218028e437e807753582"> 9053</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI97_SHIFT                      0</span></div><div class="line"><a name="l09054"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga02b65f8f1910b0d92f8f01853e2c934f"> 9054</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI97(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI97_SHIFT))&amp;NVIC_IP_PRI97_MASK)</span></div><div class="line"><a name="l09055"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae9c1e25c5d649e2f52ec79ba7322c6a5"> 9055</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI98_MASK                       0xFFu</span></div><div class="line"><a name="l09056"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga9a44d04cd7bb42c8f24249cf9eed96b1"> 9056</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI98_SHIFT                      0</span></div><div class="line"><a name="l09057"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga243ac757d4af6c46bb9ab06848ea0abb"> 9057</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI98(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI98_SHIFT))&amp;NVIC_IP_PRI98_MASK)</span></div><div class="line"><a name="l09058"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac6249f94b19ecd0528929cb8292d4c34"> 9058</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI99_MASK                       0xFFu</span></div><div class="line"><a name="l09059"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga40abb70544a8c4d66a5cdc9068d2a841"> 9059</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI99_SHIFT                      0</span></div><div class="line"><a name="l09060"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gad6e4c8571bb74c445e0c6dde178438e6"> 9060</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI99(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI99_SHIFT))&amp;NVIC_IP_PRI99_MASK)</span></div><div class="line"><a name="l09061"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga1be7b8e0440d5dec0d6f6a9c729865c8"> 9061</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI100_MASK                      0xFFu</span></div><div class="line"><a name="l09062"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga986244ba0782c29fb42e3f813ef25fab"> 9062</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI100_SHIFT                     0</span></div><div class="line"><a name="l09063"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga7233b1cc0e7696c72eb0ea3a036436be"> 9063</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI100(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI100_SHIFT))&amp;NVIC_IP_PRI100_MASK)</span></div><div class="line"><a name="l09064"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga43d4c0600ffbc51f4ef28d3f11dfd663"> 9064</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI101_MASK                      0xFFu</span></div><div class="line"><a name="l09065"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa8d12d746fdfc06b59d140a69988a749"> 9065</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI101_SHIFT                     0</span></div><div class="line"><a name="l09066"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaa7949a66310489c1826db329bcd935e6"> 9066</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI101(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI101_SHIFT))&amp;NVIC_IP_PRI101_MASK)</span></div><div class="line"><a name="l09067"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5221b7d988cace30c0da88d58ea6c738"> 9067</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI102_MASK                      0xFFu</span></div><div class="line"><a name="l09068"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gaeea790f40edd4fbd14e5533c0e8dcd30"> 9068</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI102_SHIFT                     0</span></div><div class="line"><a name="l09069"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga3c4f6e4eae4d3e1c15e47f0594c573e8"> 9069</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI102(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI102_SHIFT))&amp;NVIC_IP_PRI102_MASK)</span></div><div class="line"><a name="l09070"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gac362f930a0c9309e11ba201540eb4812"> 9070</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI103_MASK                      0xFFu</span></div><div class="line"><a name="l09071"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gab66036e691b7d0ed17e46f3c81d8b776"> 9071</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI103_SHIFT                     0</span></div><div class="line"><a name="l09072"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gafd4c39af3fb9acacb5e79679255be89f"> 9072</a></span>&#160;<span class="preprocessor">#define NVIC_IP_PRI103(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NVIC_IP_PRI103_SHIFT))&amp;NVIC_IP_PRI103_MASK)</span></div><div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;<span class="comment">/* STIR Bit Fields */</span></div><div class="line"><a name="l09074"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#gae952664a9f674335808d7228cbd5d01a"> 9074</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_MASK                     0x1FFu</span></div><div class="line"><a name="l09075"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga5302b21fab0b5ad5f51935600b54f9cc"> 9075</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_SHIFT                    0</span></div><div class="line"><a name="l09076"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___masks.html#ga2e9d5720e792c7bb0e0119e35b7ab415"> 9076</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;NVIC_STIR_INTID_SHIFT))&amp;NVIC_STIR_INTID_MASK)</span></div><div class="line"><a name="l09077"></a><span class="lineno"> 9077</span>&#160; <span class="comment">/* end of group NVIC_Register_Masks */</span></div><div class="line"><a name="l09081"></a><span class="lineno"> 9081</span>&#160;</div><div class="line"><a name="l09082"></a><span class="lineno"> 9082</span>&#160;</div><div class="line"><a name="l09083"></a><span class="lineno"> 9083</span>&#160;<span class="comment">/* NVIC - Peripheral instance base addresses */</span></div><div class="line"><a name="l09085"></a><span class="lineno"><a class="line" href="group___n_v_i_c___peripheral.html#ga28f0a055d0c218e16d1fc7b13ff0caa5"> 9085</a></span>&#160;<span class="preprocessor">#define NVIC_BASE_PTR                            ((NVIC_MemMapPtr)0xE000E100u)</span></div><div class="line"><a name="l09086"></a><span class="lineno"> 9086</span>&#160;</div><div class="line"><a name="l09087"></a><span class="lineno"> 9087</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09088"></a><span class="lineno"> 9088</span>&#160;<span class="comment">   -- NVIC - Register accessor macros</span></div><div class="line"><a name="l09089"></a><span class="lineno"> 9089</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09090"></a><span class="lineno"> 9090</span>&#160;</div><div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="comment">/* NVIC - Register instance definitions */</span></div><div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="comment">/* NVIC */</span></div><div class="line"><a name="l09099"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga6467aada91ba0fd638339b74ced59aba"> 9099</a></span>&#160;<span class="preprocessor">#define NVICISER0                                NVIC_ISER_REG(NVIC_BASE_PTR,0)</span></div><div class="line"><a name="l09100"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga2d9a7764d0e41b6bb7bee2e00d6671fd"> 9100</a></span>&#160;<span class="preprocessor">#define NVICISER1                                NVIC_ISER_REG(NVIC_BASE_PTR,1)</span></div><div class="line"><a name="l09101"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gae1fc1e25a85f2cd9d2c86ef212cfae5d"> 9101</a></span>&#160;<span class="preprocessor">#define NVICISER2                                NVIC_ISER_REG(NVIC_BASE_PTR,2)</span></div><div class="line"><a name="l09102"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga53290e7d5279db7c781f9fc3f31a0ac8"> 9102</a></span>&#160;<span class="preprocessor">#define NVICISER3                                NVIC_ISER_REG(NVIC_BASE_PTR,3)</span></div><div class="line"><a name="l09103"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaf1d12dd0872371aedc99d96439fa6790"> 9103</a></span>&#160;<span class="preprocessor">#define NVICICER0                                NVIC_ICER_REG(NVIC_BASE_PTR,0)</span></div><div class="line"><a name="l09104"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga56b844d27fb97eac96cd377779c7bf64"> 9104</a></span>&#160;<span class="preprocessor">#define NVICICER1                                NVIC_ICER_REG(NVIC_BASE_PTR,1)</span></div><div class="line"><a name="l09105"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga01879fe1a1a01d9e9315051a1673c07c"> 9105</a></span>&#160;<span class="preprocessor">#define NVICICER2                                NVIC_ICER_REG(NVIC_BASE_PTR,2)</span></div><div class="line"><a name="l09106"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaa04c84d14d302b8d0046388c1c4ae97d"> 9106</a></span>&#160;<span class="preprocessor">#define NVICICER3                                NVIC_ICER_REG(NVIC_BASE_PTR,3)</span></div><div class="line"><a name="l09107"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga305c2ed4f573b0d554dab3e88dd62ece"> 9107</a></span>&#160;<span class="preprocessor">#define NVICISPR0                                NVIC_ISPR_REG(NVIC_BASE_PTR,0)</span></div><div class="line"><a name="l09108"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaa0ad1d37171733223a929664dd6f59b2"> 9108</a></span>&#160;<span class="preprocessor">#define NVICISPR1                                NVIC_ISPR_REG(NVIC_BASE_PTR,1)</span></div><div class="line"><a name="l09109"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga966508b832a73ecc2a6f6c52dac46e58"> 9109</a></span>&#160;<span class="preprocessor">#define NVICISPR2                                NVIC_ISPR_REG(NVIC_BASE_PTR,2)</span></div><div class="line"><a name="l09110"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga261f7864baf135c609c20c96f84a9633"> 9110</a></span>&#160;<span class="preprocessor">#define NVICISPR3                                NVIC_ISPR_REG(NVIC_BASE_PTR,3)</span></div><div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga85b735f4362321e7b170f9eb0655a2d7"> 9111</a></span>&#160;<span class="preprocessor">#define NVICICPR0                                NVIC_ICPR_REG(NVIC_BASE_PTR,0)</span></div><div class="line"><a name="l09112"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga41ec989878cce267ed420d0a28607518"> 9112</a></span>&#160;<span class="preprocessor">#define NVICICPR1                                NVIC_ICPR_REG(NVIC_BASE_PTR,1)</span></div><div class="line"><a name="l09113"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga8471876fd9142a3e6d8c78c852d9b18f"> 9113</a></span>&#160;<span class="preprocessor">#define NVICICPR2                                NVIC_ICPR_REG(NVIC_BASE_PTR,2)</span></div><div class="line"><a name="l09114"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gacc4ad42e2e45afd167def4b95467ffc0"> 9114</a></span>&#160;<span class="preprocessor">#define NVICICPR3                                NVIC_ICPR_REG(NVIC_BASE_PTR,3)</span></div><div class="line"><a name="l09115"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga081f259285cfe8c2fb671563a24bb953"> 9115</a></span>&#160;<span class="preprocessor">#define NVICIABR0                                NVIC_IABR_REG(NVIC_BASE_PTR,0)</span></div><div class="line"><a name="l09116"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga3499108ad4ec0ca8e9aaae630fd8b977"> 9116</a></span>&#160;<span class="preprocessor">#define NVICIABR1                                NVIC_IABR_REG(NVIC_BASE_PTR,1)</span></div><div class="line"><a name="l09117"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga2c356ae2e8659818b098ce4d3920a4f2"> 9117</a></span>&#160;<span class="preprocessor">#define NVICIABR2                                NVIC_IABR_REG(NVIC_BASE_PTR,2)</span></div><div class="line"><a name="l09118"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gac392db0c6c02b24a5980eef7abad59b7"> 9118</a></span>&#160;<span class="preprocessor">#define NVICIABR3                                NVIC_IABR_REG(NVIC_BASE_PTR,3)</span></div><div class="line"><a name="l09119"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaf3fe8078a31238c740a06585d3cebcf9"> 9119</a></span>&#160;<span class="preprocessor">#define NVICIP0                                  NVIC_IP_REG(NVIC_BASE_PTR,0)</span></div><div class="line"><a name="l09120"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga89b9108995b1c16f426a9ff18f3556cf"> 9120</a></span>&#160;<span class="preprocessor">#define NVICIP1                                  NVIC_IP_REG(NVIC_BASE_PTR,1)</span></div><div class="line"><a name="l09121"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga48b8558567ff13d292bdfcb727bae8ce"> 9121</a></span>&#160;<span class="preprocessor">#define NVICIP2                                  NVIC_IP_REG(NVIC_BASE_PTR,2)</span></div><div class="line"><a name="l09122"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaa89b8db59062d0dda82c7e3e10c4b024"> 9122</a></span>&#160;<span class="preprocessor">#define NVICIP3                                  NVIC_IP_REG(NVIC_BASE_PTR,3)</span></div><div class="line"><a name="l09123"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gad7377cee124a395bdab11de8aabe7479"> 9123</a></span>&#160;<span class="preprocessor">#define NVICIP4                                  NVIC_IP_REG(NVIC_BASE_PTR,4)</span></div><div class="line"><a name="l09124"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaa39b21b56b3fc075997621d95106255d"> 9124</a></span>&#160;<span class="preprocessor">#define NVICIP5                                  NVIC_IP_REG(NVIC_BASE_PTR,5)</span></div><div class="line"><a name="l09125"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gab27f26fcb0461e812a41fd6a3b10c1bb"> 9125</a></span>&#160;<span class="preprocessor">#define NVICIP6                                  NVIC_IP_REG(NVIC_BASE_PTR,6)</span></div><div class="line"><a name="l09126"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gad98e6ae59d9f5926ce3fb5e2facf01fa"> 9126</a></span>&#160;<span class="preprocessor">#define NVICIP7                                  NVIC_IP_REG(NVIC_BASE_PTR,7)</span></div><div class="line"><a name="l09127"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga9b6e9b03c131bc0464201992f9db74ba"> 9127</a></span>&#160;<span class="preprocessor">#define NVICIP8                                  NVIC_IP_REG(NVIC_BASE_PTR,8)</span></div><div class="line"><a name="l09128"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga7a5c2dd3250615825faaa5a65bcd67b6"> 9128</a></span>&#160;<span class="preprocessor">#define NVICIP9                                  NVIC_IP_REG(NVIC_BASE_PTR,9)</span></div><div class="line"><a name="l09129"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga7a8c043dca03fa0e80e157be6e9a56a7"> 9129</a></span>&#160;<span class="preprocessor">#define NVICIP10                                 NVIC_IP_REG(NVIC_BASE_PTR,10)</span></div><div class="line"><a name="l09130"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga7a7481339ea2d8229369912dfcdd9488"> 9130</a></span>&#160;<span class="preprocessor">#define NVICIP11                                 NVIC_IP_REG(NVIC_BASE_PTR,11)</span></div><div class="line"><a name="l09131"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga7b91722822d39647199eaf6355421ff4"> 9131</a></span>&#160;<span class="preprocessor">#define NVICIP12                                 NVIC_IP_REG(NVIC_BASE_PTR,12)</span></div><div class="line"><a name="l09132"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gab92c812741f8a4d4b3460a19f3d95ab6"> 9132</a></span>&#160;<span class="preprocessor">#define NVICIP13                                 NVIC_IP_REG(NVIC_BASE_PTR,13)</span></div><div class="line"><a name="l09133"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gab286383a4e3feb0ab833f29186bb3623"> 9133</a></span>&#160;<span class="preprocessor">#define NVICIP14                                 NVIC_IP_REG(NVIC_BASE_PTR,14)</span></div><div class="line"><a name="l09134"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga56d53fe7c577134c8fa21fd8835e1892"> 9134</a></span>&#160;<span class="preprocessor">#define NVICIP15                                 NVIC_IP_REG(NVIC_BASE_PTR,15)</span></div><div class="line"><a name="l09135"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga67ec9cf7d363921b19f453985a0378ef"> 9135</a></span>&#160;<span class="preprocessor">#define NVICIP16                                 NVIC_IP_REG(NVIC_BASE_PTR,16)</span></div><div class="line"><a name="l09136"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga4bbb19d7684112351fadba13bd2bf396"> 9136</a></span>&#160;<span class="preprocessor">#define NVICIP17                                 NVIC_IP_REG(NVIC_BASE_PTR,17)</span></div><div class="line"><a name="l09137"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga95564aca0fb26f0e95c3e20a69deb277"> 9137</a></span>&#160;<span class="preprocessor">#define NVICIP18                                 NVIC_IP_REG(NVIC_BASE_PTR,18)</span></div><div class="line"><a name="l09138"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gab4e860d16d2fc9b82267d19bcf14746d"> 9138</a></span>&#160;<span class="preprocessor">#define NVICIP19                                 NVIC_IP_REG(NVIC_BASE_PTR,19)</span></div><div class="line"><a name="l09139"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaa68a8ed9ef4997a0991dd7fd8cf6e4d0"> 9139</a></span>&#160;<span class="preprocessor">#define NVICIP20                                 NVIC_IP_REG(NVIC_BASE_PTR,20)</span></div><div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga59a753bd417621855f828ecf7afb56bc"> 9140</a></span>&#160;<span class="preprocessor">#define NVICIP21                                 NVIC_IP_REG(NVIC_BASE_PTR,21)</span></div><div class="line"><a name="l09141"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gafa8ca30d89e9436c5ea7eeccce03f1e3"> 9141</a></span>&#160;<span class="preprocessor">#define NVICIP22                                 NVIC_IP_REG(NVIC_BASE_PTR,22)</span></div><div class="line"><a name="l09142"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga01ca49ae823c9524d002c2e0033ff1ae"> 9142</a></span>&#160;<span class="preprocessor">#define NVICIP23                                 NVIC_IP_REG(NVIC_BASE_PTR,23)</span></div><div class="line"><a name="l09143"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gab38274ebd4a3bdfefc68d97d8fabbac7"> 9143</a></span>&#160;<span class="preprocessor">#define NVICIP24                                 NVIC_IP_REG(NVIC_BASE_PTR,24)</span></div><div class="line"><a name="l09144"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga1f560cd7752e91a9e4b834f119e4e5ac"> 9144</a></span>&#160;<span class="preprocessor">#define NVICIP25                                 NVIC_IP_REG(NVIC_BASE_PTR,25)</span></div><div class="line"><a name="l09145"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gae30bce375b665bc126b2155a4d415209"> 9145</a></span>&#160;<span class="preprocessor">#define NVICIP26                                 NVIC_IP_REG(NVIC_BASE_PTR,26)</span></div><div class="line"><a name="l09146"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gace7564e7befee6c27d7682938a1af4a1"> 9146</a></span>&#160;<span class="preprocessor">#define NVICIP27                                 NVIC_IP_REG(NVIC_BASE_PTR,27)</span></div><div class="line"><a name="l09147"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga179448e0ec934bd55cfd019b032a0547"> 9147</a></span>&#160;<span class="preprocessor">#define NVICIP28                                 NVIC_IP_REG(NVIC_BASE_PTR,28)</span></div><div class="line"><a name="l09148"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga26a6b531110015958d129422f753ee2b"> 9148</a></span>&#160;<span class="preprocessor">#define NVICIP29                                 NVIC_IP_REG(NVIC_BASE_PTR,29)</span></div><div class="line"><a name="l09149"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaeec87a6de84e4581c6a28a725206de8c"> 9149</a></span>&#160;<span class="preprocessor">#define NVICIP30                                 NVIC_IP_REG(NVIC_BASE_PTR,30)</span></div><div class="line"><a name="l09150"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga967eba1d57cc2840334d1ee19cf97795"> 9150</a></span>&#160;<span class="preprocessor">#define NVICIP31                                 NVIC_IP_REG(NVIC_BASE_PTR,31)</span></div><div class="line"><a name="l09151"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gae67b5f3cab23d40703ce659637796ac0"> 9151</a></span>&#160;<span class="preprocessor">#define NVICIP32                                 NVIC_IP_REG(NVIC_BASE_PTR,32)</span></div><div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gadc41b59b169585e795775fbf5e2ad99b"> 9152</a></span>&#160;<span class="preprocessor">#define NVICIP33                                 NVIC_IP_REG(NVIC_BASE_PTR,33)</span></div><div class="line"><a name="l09153"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga388622c516a5ca80deee995b2fc61b3b"> 9153</a></span>&#160;<span class="preprocessor">#define NVICIP34                                 NVIC_IP_REG(NVIC_BASE_PTR,34)</span></div><div class="line"><a name="l09154"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gad761aef825b2419b7ba6245c4781be38"> 9154</a></span>&#160;<span class="preprocessor">#define NVICIP35                                 NVIC_IP_REG(NVIC_BASE_PTR,35)</span></div><div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga8656b82e2a8cbe88ae98f3f892d3e7dd"> 9155</a></span>&#160;<span class="preprocessor">#define NVICIP36                                 NVIC_IP_REG(NVIC_BASE_PTR,36)</span></div><div class="line"><a name="l09156"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga511a18a3f0e39a5090515728b94a60ec"> 9156</a></span>&#160;<span class="preprocessor">#define NVICIP37                                 NVIC_IP_REG(NVIC_BASE_PTR,37)</span></div><div class="line"><a name="l09157"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gab9920f2709076ef1981d9b027c1e6c1e"> 9157</a></span>&#160;<span class="preprocessor">#define NVICIP38                                 NVIC_IP_REG(NVIC_BASE_PTR,38)</span></div><div class="line"><a name="l09158"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga9d1ad013432a1f36c55f289b6dcc796a"> 9158</a></span>&#160;<span class="preprocessor">#define NVICIP39                                 NVIC_IP_REG(NVIC_BASE_PTR,39)</span></div><div class="line"><a name="l09159"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga8fa1e6315d454cd3b4b3c2d4ff5cd805"> 9159</a></span>&#160;<span class="preprocessor">#define NVICIP40                                 NVIC_IP_REG(NVIC_BASE_PTR,40)</span></div><div class="line"><a name="l09160"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga979091f5e20e1688dc5836d38cff4691"> 9160</a></span>&#160;<span class="preprocessor">#define NVICIP41                                 NVIC_IP_REG(NVIC_BASE_PTR,41)</span></div><div class="line"><a name="l09161"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gafa1f3c93bd4e8cfd880770513c78975e"> 9161</a></span>&#160;<span class="preprocessor">#define NVICIP42                                 NVIC_IP_REG(NVIC_BASE_PTR,42)</span></div><div class="line"><a name="l09162"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga0f1a23808020932ed13bb8b15736385d"> 9162</a></span>&#160;<span class="preprocessor">#define NVICIP43                                 NVIC_IP_REG(NVIC_BASE_PTR,43)</span></div><div class="line"><a name="l09163"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga9268379eaca0a2de96c2da71d1f4e606"> 9163</a></span>&#160;<span class="preprocessor">#define NVICIP44                                 NVIC_IP_REG(NVIC_BASE_PTR,44)</span></div><div class="line"><a name="l09164"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gadf17ddcd12922e40ea0958611b89490a"> 9164</a></span>&#160;<span class="preprocessor">#define NVICIP45                                 NVIC_IP_REG(NVIC_BASE_PTR,45)</span></div><div class="line"><a name="l09165"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga8846494cf7223e189707aeddcd67865c"> 9165</a></span>&#160;<span class="preprocessor">#define NVICIP46                                 NVIC_IP_REG(NVIC_BASE_PTR,46)</span></div><div class="line"><a name="l09166"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga47f783cff474dd2cce5985b52eb2f503"> 9166</a></span>&#160;<span class="preprocessor">#define NVICIP47                                 NVIC_IP_REG(NVIC_BASE_PTR,47)</span></div><div class="line"><a name="l09167"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga49a25ed1872bb62cbf8d0e5b8060b70a"> 9167</a></span>&#160;<span class="preprocessor">#define NVICIP48                                 NVIC_IP_REG(NVIC_BASE_PTR,48)</span></div><div class="line"><a name="l09168"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga592eb2d22fc02a3f96feffba593454f9"> 9168</a></span>&#160;<span class="preprocessor">#define NVICIP49                                 NVIC_IP_REG(NVIC_BASE_PTR,49)</span></div><div class="line"><a name="l09169"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga8e65ddf4d4e3be7fadd089550928d9eb"> 9169</a></span>&#160;<span class="preprocessor">#define NVICIP50                                 NVIC_IP_REG(NVIC_BASE_PTR,50)</span></div><div class="line"><a name="l09170"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga0da79531db3089286af0685f8c06ed7a"> 9170</a></span>&#160;<span class="preprocessor">#define NVICIP51                                 NVIC_IP_REG(NVIC_BASE_PTR,51)</span></div><div class="line"><a name="l09171"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gae981e2d0a06e762336dd46d6f25821bd"> 9171</a></span>&#160;<span class="preprocessor">#define NVICIP52                                 NVIC_IP_REG(NVIC_BASE_PTR,52)</span></div><div class="line"><a name="l09172"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaad1e860a15344b47784f6a3ae5b289a3"> 9172</a></span>&#160;<span class="preprocessor">#define NVICIP53                                 NVIC_IP_REG(NVIC_BASE_PTR,53)</span></div><div class="line"><a name="l09173"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gab5f93e5f778f20502398ca5168147f91"> 9173</a></span>&#160;<span class="preprocessor">#define NVICIP54                                 NVIC_IP_REG(NVIC_BASE_PTR,54)</span></div><div class="line"><a name="l09174"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga6de43c0c4d33f426892d6bde0d444006"> 9174</a></span>&#160;<span class="preprocessor">#define NVICIP55                                 NVIC_IP_REG(NVIC_BASE_PTR,55)</span></div><div class="line"><a name="l09175"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga12700f0d18486a40ae06c04c12dbef68"> 9175</a></span>&#160;<span class="preprocessor">#define NVICIP56                                 NVIC_IP_REG(NVIC_BASE_PTR,56)</span></div><div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga81b4b40a91d3bb425b3df511dcdb8328"> 9176</a></span>&#160;<span class="preprocessor">#define NVICIP57                                 NVIC_IP_REG(NVIC_BASE_PTR,57)</span></div><div class="line"><a name="l09177"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaf5156b7acf03e450478a53ae51341b79"> 9177</a></span>&#160;<span class="preprocessor">#define NVICIP58                                 NVIC_IP_REG(NVIC_BASE_PTR,58)</span></div><div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gab9b893e230a8fe07a89c27025810305c"> 9178</a></span>&#160;<span class="preprocessor">#define NVICIP59                                 NVIC_IP_REG(NVIC_BASE_PTR,59)</span></div><div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga6306a0db9145904eaff0087c84d95a3a"> 9179</a></span>&#160;<span class="preprocessor">#define NVICIP60                                 NVIC_IP_REG(NVIC_BASE_PTR,60)</span></div><div class="line"><a name="l09180"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga722ecc36d71a87ef8b007e1912862f73"> 9180</a></span>&#160;<span class="preprocessor">#define NVICIP61                                 NVIC_IP_REG(NVIC_BASE_PTR,61)</span></div><div class="line"><a name="l09181"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga6738392748d96146391040bf5782a606"> 9181</a></span>&#160;<span class="preprocessor">#define NVICIP62                                 NVIC_IP_REG(NVIC_BASE_PTR,62)</span></div><div class="line"><a name="l09182"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaaa436fa15fd11e090bda293d59a1c536"> 9182</a></span>&#160;<span class="preprocessor">#define NVICIP63                                 NVIC_IP_REG(NVIC_BASE_PTR,63)</span></div><div class="line"><a name="l09183"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga4351d08f975bf064fa4f81d171d0df15"> 9183</a></span>&#160;<span class="preprocessor">#define NVICIP64                                 NVIC_IP_REG(NVIC_BASE_PTR,64)</span></div><div class="line"><a name="l09184"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga32d795988379c533e514b20852c3ed27"> 9184</a></span>&#160;<span class="preprocessor">#define NVICIP65                                 NVIC_IP_REG(NVIC_BASE_PTR,65)</span></div><div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga907f1943ed90dba997524f80628295a1"> 9185</a></span>&#160;<span class="preprocessor">#define NVICIP66                                 NVIC_IP_REG(NVIC_BASE_PTR,66)</span></div><div class="line"><a name="l09186"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga2424f93ab46a5181530cbf9ac1d4e66f"> 9186</a></span>&#160;<span class="preprocessor">#define NVICIP67                                 NVIC_IP_REG(NVIC_BASE_PTR,67)</span></div><div class="line"><a name="l09187"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga55d3dd79ae137540f22a273a25272786"> 9187</a></span>&#160;<span class="preprocessor">#define NVICIP68                                 NVIC_IP_REG(NVIC_BASE_PTR,68)</span></div><div class="line"><a name="l09188"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaaba44052dd67a8d958cea38f0d7a2296"> 9188</a></span>&#160;<span class="preprocessor">#define NVICIP69                                 NVIC_IP_REG(NVIC_BASE_PTR,69)</span></div><div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaf28c101b0a5021931258ba845b7fdac4"> 9189</a></span>&#160;<span class="preprocessor">#define NVICIP70                                 NVIC_IP_REG(NVIC_BASE_PTR,70)</span></div><div class="line"><a name="l09190"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga4ba1b85df63145ee339bda7c40cf2f3a"> 9190</a></span>&#160;<span class="preprocessor">#define NVICIP71                                 NVIC_IP_REG(NVIC_BASE_PTR,71)</span></div><div class="line"><a name="l09191"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga3e3e1c3baad6e9d3e35893e1f02be1c3"> 9191</a></span>&#160;<span class="preprocessor">#define NVICIP72                                 NVIC_IP_REG(NVIC_BASE_PTR,72)</span></div><div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga09bb6087e04cbbbf34d39464c2a14f62"> 9192</a></span>&#160;<span class="preprocessor">#define NVICIP73                                 NVIC_IP_REG(NVIC_BASE_PTR,73)</span></div><div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga2bea96d6948c24d6529680bd1c0aa035"> 9193</a></span>&#160;<span class="preprocessor">#define NVICIP74                                 NVIC_IP_REG(NVIC_BASE_PTR,74)</span></div><div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga501c537806814fbf14a9c970aea17c30"> 9194</a></span>&#160;<span class="preprocessor">#define NVICIP75                                 NVIC_IP_REG(NVIC_BASE_PTR,75)</span></div><div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga9128e85c234bfb407f72a59902511bdc"> 9195</a></span>&#160;<span class="preprocessor">#define NVICIP76                                 NVIC_IP_REG(NVIC_BASE_PTR,76)</span></div><div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga0fe50dde70295f1532c4299de160ba32"> 9196</a></span>&#160;<span class="preprocessor">#define NVICIP77                                 NVIC_IP_REG(NVIC_BASE_PTR,77)</span></div><div class="line"><a name="l09197"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga9ac350ef6ba63036c5f0842df0c52867"> 9197</a></span>&#160;<span class="preprocessor">#define NVICIP78                                 NVIC_IP_REG(NVIC_BASE_PTR,78)</span></div><div class="line"><a name="l09198"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gac391b9dc561595503007174e4695c9e3"> 9198</a></span>&#160;<span class="preprocessor">#define NVICIP79                                 NVIC_IP_REG(NVIC_BASE_PTR,79)</span></div><div class="line"><a name="l09199"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gad0da1affa6ef6fde24c76c8f2c1f2ae7"> 9199</a></span>&#160;<span class="preprocessor">#define NVICIP80                                 NVIC_IP_REG(NVIC_BASE_PTR,80)</span></div><div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gacd90f689c4770cc17eaa567a40062105"> 9200</a></span>&#160;<span class="preprocessor">#define NVICIP81                                 NVIC_IP_REG(NVIC_BASE_PTR,81)</span></div><div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gac78ca43d0cbd67dc6cde73df62f51b38"> 9201</a></span>&#160;<span class="preprocessor">#define NVICIP82                                 NVIC_IP_REG(NVIC_BASE_PTR,82)</span></div><div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga3afe7f0f0d7665de9f29b897fe79563f"> 9202</a></span>&#160;<span class="preprocessor">#define NVICIP83                                 NVIC_IP_REG(NVIC_BASE_PTR,83)</span></div><div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gac6dc0257943cc565b068c8f271068183"> 9203</a></span>&#160;<span class="preprocessor">#define NVICIP84                                 NVIC_IP_REG(NVIC_BASE_PTR,84)</span></div><div class="line"><a name="l09204"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga72e140239f4442e84a2604e25f6811ce"> 9204</a></span>&#160;<span class="preprocessor">#define NVICIP85                                 NVIC_IP_REG(NVIC_BASE_PTR,85)</span></div><div class="line"><a name="l09205"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga390f15921444a9e2b3e1ea3bf56326f7"> 9205</a></span>&#160;<span class="preprocessor">#define NVICIP86                                 NVIC_IP_REG(NVIC_BASE_PTR,86)</span></div><div class="line"><a name="l09206"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga2a3105fada5206e1b45c80116336b436"> 9206</a></span>&#160;<span class="preprocessor">#define NVICIP87                                 NVIC_IP_REG(NVIC_BASE_PTR,87)</span></div><div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gae92da6673e3508486b0b99fa9f1f644b"> 9207</a></span>&#160;<span class="preprocessor">#define NVICIP88                                 NVIC_IP_REG(NVIC_BASE_PTR,88)</span></div><div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaafa329613db60521aca5d5516fd99213"> 9208</a></span>&#160;<span class="preprocessor">#define NVICIP89                                 NVIC_IP_REG(NVIC_BASE_PTR,89)</span></div><div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gac0417d7f27002ee75d89b29e2c3b182d"> 9209</a></span>&#160;<span class="preprocessor">#define NVICIP90                                 NVIC_IP_REG(NVIC_BASE_PTR,90)</span></div><div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga98ab83798b21a9dc90c275d1b95c3a30"> 9210</a></span>&#160;<span class="preprocessor">#define NVICIP91                                 NVIC_IP_REG(NVIC_BASE_PTR,91)</span></div><div class="line"><a name="l09211"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga7ea4427ba738d72db03d1ffd664731d2"> 9211</a></span>&#160;<span class="preprocessor">#define NVICIP92                                 NVIC_IP_REG(NVIC_BASE_PTR,92)</span></div><div class="line"><a name="l09212"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gabaea7b989542052a1355bafe5aed5a1a"> 9212</a></span>&#160;<span class="preprocessor">#define NVICIP93                                 NVIC_IP_REG(NVIC_BASE_PTR,93)</span></div><div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga1fdffabe7e9138a3d4d06f44da25cb32"> 9213</a></span>&#160;<span class="preprocessor">#define NVICIP94                                 NVIC_IP_REG(NVIC_BASE_PTR,94)</span></div><div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga2b00e3c1ae823833b541f4ab045dddd9"> 9214</a></span>&#160;<span class="preprocessor">#define NVICIP95                                 NVIC_IP_REG(NVIC_BASE_PTR,95)</span></div><div class="line"><a name="l09215"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga1e824a58e29a7391568ea1727105b51e"> 9215</a></span>&#160;<span class="preprocessor">#define NVICIP96                                 NVIC_IP_REG(NVIC_BASE_PTR,96)</span></div><div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga39263d8981cb8cbfee1d543358157a48"> 9216</a></span>&#160;<span class="preprocessor">#define NVICIP97                                 NVIC_IP_REG(NVIC_BASE_PTR,97)</span></div><div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga8f193f0210510eacd7656e85bd809cd8"> 9217</a></span>&#160;<span class="preprocessor">#define NVICIP98                                 NVIC_IP_REG(NVIC_BASE_PTR,98)</span></div><div class="line"><a name="l09218"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga78b40866875d3a0ab41d884222893340"> 9218</a></span>&#160;<span class="preprocessor">#define NVICIP99                                 NVIC_IP_REG(NVIC_BASE_PTR,99)</span></div><div class="line"><a name="l09219"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gad74aee497d522e92fceb276aae606cc5"> 9219</a></span>&#160;<span class="preprocessor">#define NVICIP100                                NVIC_IP_REG(NVIC_BASE_PTR,100)</span></div><div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga3abc64f611789aa81aad805a9670dcc4"> 9220</a></span>&#160;<span class="preprocessor">#define NVICIP101                                NVIC_IP_REG(NVIC_BASE_PTR,101)</span></div><div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gad311dfb6dc903f34f59d2be357d1e4fa"> 9221</a></span>&#160;<span class="preprocessor">#define NVICIP102                                NVIC_IP_REG(NVIC_BASE_PTR,102)</span></div><div class="line"><a name="l09222"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaf71224e0d8d61e8b017aadc3b24fd7d6"> 9222</a></span>&#160;<span class="preprocessor">#define NVICIP103                                NVIC_IP_REG(NVIC_BASE_PTR,103)</span></div><div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga8bf423e492b27186c6ad28e2a936b2d1"> 9223</a></span>&#160;<span class="preprocessor">#define NVICSTIR                                 NVIC_STIR_REG(NVIC_BASE_PTR,0)</span></div><div class="line"><a name="l09224"></a><span class="lineno"> 9224</span>&#160;</div><div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;<span class="comment">/* NVIC - Register array accessors */</span></div><div class="line"><a name="l09226"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga1d2b5b8af5bb26b721a34ef1d210b6f6"> 9226</a></span>&#160;<span class="preprocessor">#define NVIC_ISER(index)                         NVIC_ISER_REG(NVIC_BASE_PTR,index)</span></div><div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gac4bed3a6f7b2bc252a4068c278b76629"> 9227</a></span>&#160;<span class="preprocessor">#define NVIC_ICER(index)                         NVIC_ICER_REG(NVIC_BASE_PTR,index)</span></div><div class="line"><a name="l09228"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga78a49b368101fc22c94add06f7249395"> 9228</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR(index)                         NVIC_ISPR_REG(NVIC_BASE_PTR,index)</span></div><div class="line"><a name="l09229"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#ga5a39e5d4659db96881c1f6de24ec47e5"> 9229</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR(index)                         NVIC_ICPR_REG(NVIC_BASE_PTR,index)</span></div><div class="line"><a name="l09230"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gaf953d0f112753c05f951d7163e98e6fc"> 9230</a></span>&#160;<span class="preprocessor">#define NVIC_IABR(index)                         NVIC_IABR_REG(NVIC_BASE_PTR,index)</span></div><div class="line"><a name="l09231"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gad215e21e79fd6c4c0b310324a51b0a34"> 9231</a></span>&#160;<span class="preprocessor">#define NVIC_IP(index)                           NVIC_IP_REG(NVIC_BASE_PTR,index)</span></div><div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="group___n_v_i_c___register___accessor___macros.html#gab9c445f4619c4c409389ab409be52b99"> 9232</a></span>&#160;<span class="preprocessor">#define NVIC_STIR(index)                         NVIC_STIR_REG(NVIC_BASE_PTR,index)</span></div><div class="line"><a name="l09233"></a><span class="lineno"> 9233</span>&#160; <span class="comment">/* end of group NVIC_Register_Accessor_Macros */</span></div><div class="line"><a name="l09237"></a><span class="lineno"> 9237</span>&#160;</div><div class="line"><a name="l09238"></a><span class="lineno"> 9238</span>&#160; <span class="comment">/* end of group NVIC_Peripheral */</span></div><div class="line"><a name="l09242"></a><span class="lineno"> 9242</span>&#160;</div><div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;</div><div class="line"><a name="l09244"></a><span class="lineno"> 9244</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;<span class="comment">   -- OSC</span></div><div class="line"><a name="l09246"></a><span class="lineno"> 9246</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09247"></a><span class="lineno"> 9247</span>&#160;</div><div class="line"><a name="l09254"></a><span class="lineno"> 9254</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_o_s_c___mem_map.html">OSC_MemMap</a> {</div><div class="line"><a name="l09255"></a><span class="lineno"> 9255</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CR;                                      </div><div class="line"><a name="l09256"></a><span class="lineno"> 9256</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___o_s_c___peripheral.html#gaaa685163f549fdf24c28ec9b400310b5">OSC_MemMapPtr</a>;</div><div class="line"><a name="l09257"></a><span class="lineno"> 9257</span>&#160;</div><div class="line"><a name="l09258"></a><span class="lineno"> 9258</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div><div class="line"><a name="l09260"></a><span class="lineno"> 9260</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09261"></a><span class="lineno"> 9261</span>&#160;</div><div class="line"><a name="l09268"></a><span class="lineno"> 9268</span>&#160;<span class="comment">/* OSC - Register accessors */</span></div><div class="line"><a name="l09269"></a><span class="lineno"><a class="line" href="group___o_s_c___register___accessor___macros.html#ga986cf8366f7686523f323c907f34222e"> 9269</a></span>&#160;<span class="preprocessor">#define OSC_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l09270"></a><span class="lineno"> 9270</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div><div class="line"><a name="l09274"></a><span class="lineno"> 9274</span>&#160;</div><div class="line"><a name="l09275"></a><span class="lineno"> 9275</span>&#160;</div><div class="line"><a name="l09276"></a><span class="lineno"> 9276</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09277"></a><span class="lineno"> 9277</span>&#160;<span class="comment">   -- OSC Register Masks</span></div><div class="line"><a name="l09278"></a><span class="lineno"> 9278</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09279"></a><span class="lineno"> 9279</span>&#160;</div><div class="line"><a name="l09285"></a><span class="lineno"> 9285</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l09286"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga8c73f0e22875a434f8031986a9e5f8b4"> 9286</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_MASK                        0x1u</span></div><div class="line"><a name="l09287"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga4bcf6535cd7e7c4ff935f6b544ca3f9a"> 9287</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       0</span></div><div class="line"><a name="l09288"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga1a5a0db08efaf66c34caf98136cbec11"> 9288</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_MASK                         0x2u</span></div><div class="line"><a name="l09289"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga6f17376a1571a200e55cac51d1358503"> 9289</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        1</span></div><div class="line"><a name="l09290"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga18f4104a5a6c0d94f0592ee06732fe03"> 9290</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_MASK                         0x4u</span></div><div class="line"><a name="l09291"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gab1724a5b1e96efb22e48a9478ae8cf25"> 9291</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        2</span></div><div class="line"><a name="l09292"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga94a8b0e48d18793bde1a3aaaea44b92c"> 9292</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_MASK                         0x8u</span></div><div class="line"><a name="l09293"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga0ec9adaf1ca3ec309f1a2c2fd37d3f4d"> 9293</a></span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        3</span></div><div class="line"><a name="l09294"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga3024913f44011d333c6f48ddb00fbf9d"> 9294</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     0x20u</span></div><div class="line"><a name="l09295"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gac1b9c5d7f156f1792255204dae816aba"> 9295</a></span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    5</span></div><div class="line"><a name="l09296"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#gab96140627de270278cbdfc81fbef63fc"> 9296</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      0x80u</span></div><div class="line"><a name="l09297"></a><span class="lineno"><a class="line" href="group___o_s_c___register___masks.html#ga56f4aa6f215268327accda5434671187"> 9297</a></span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     7</span></div><div class="line"><a name="l09298"></a><span class="lineno"> 9298</span>&#160; <span class="comment">/* end of group OSC_Register_Masks */</span></div><div class="line"><a name="l09302"></a><span class="lineno"> 9302</span>&#160;</div><div class="line"><a name="l09303"></a><span class="lineno"> 9303</span>&#160;</div><div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;<span class="comment">/* OSC - Peripheral instance base addresses */</span></div><div class="line"><a name="l09306"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral.html#gaf1086ccc399b36fe95a52c677e9936ac"> 9306</a></span>&#160;<span class="preprocessor">#define OSC_BASE_PTR                             ((OSC_MemMapPtr)0x40065000u)</span></div><div class="line"><a name="l09307"></a><span class="lineno"> 9307</span>&#160;</div><div class="line"><a name="l09308"></a><span class="lineno"> 9308</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09309"></a><span class="lineno"> 9309</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div><div class="line"><a name="l09310"></a><span class="lineno"> 9310</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;</div><div class="line"><a name="l09318"></a><span class="lineno"> 9318</span>&#160;<span class="comment">/* OSC - Register instance definitions */</span></div><div class="line"><a name="l09319"></a><span class="lineno"> 9319</span>&#160;<span class="comment">/* OSC */</span></div><div class="line"><a name="l09320"></a><span class="lineno"><a class="line" href="group___o_s_c___register___accessor___macros.html#ga4361def829ba760e782fbd2f74eb0e19"> 9320</a></span>&#160;<span class="preprocessor">#define OSC_CR                                   OSC_CR_REG(OSC_BASE_PTR)</span></div><div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div><div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;</div><div class="line"><a name="l09326"></a><span class="lineno"> 9326</span>&#160; <span class="comment">/* end of group OSC_Peripheral */</span></div><div class="line"><a name="l09330"></a><span class="lineno"> 9330</span>&#160;</div><div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;</div><div class="line"><a name="l09332"></a><span class="lineno"> 9332</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09333"></a><span class="lineno"> 9333</span>&#160;<span class="comment">   -- PDB</span></div><div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;</div><div class="line"><a name="l09342"></a><span class="lineno"> 9342</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_d_b___mem_map.html">PDB_MemMap</a> {</div><div class="line"><a name="l09343"></a><span class="lineno"> 9343</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SC;                                     </div><div class="line"><a name="l09344"></a><span class="lineno"> 9344</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MOD;                                    </div><div class="line"><a name="l09345"></a><span class="lineno"> 9345</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CNT;                                    </div><div class="line"><a name="l09346"></a><span class="lineno"> 9346</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> IDLY;                                   </div><div class="line"><a name="l09347"></a><span class="lineno"> 9347</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x10, array step: 0x28 */</span></div><div class="line"><a name="l09348"></a><span class="lineno"> 9348</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> C1;                                     </div><div class="line"><a name="l09349"></a><span class="lineno"> 9349</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> S;                                      </div><div class="line"><a name="l09350"></a><span class="lineno"> 9350</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> DLY[2];                                 </div><div class="line"><a name="l09351"></a><span class="lineno"> 9351</span>&#160;    <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[24];</div><div class="line"><a name="l09352"></a><span class="lineno"> 9352</span>&#160;  } CH[2];</div><div class="line"><a name="l09353"></a><span class="lineno"> 9353</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[240];</div><div class="line"><a name="l09354"></a><span class="lineno"> 9354</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x150, array step: 0x8 */</span></div><div class="line"><a name="l09355"></a><span class="lineno"> 9355</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> INTC;                                   </div><div class="line"><a name="l09356"></a><span class="lineno"> 9356</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> INT;                                    </div><div class="line"><a name="l09357"></a><span class="lineno"> 9357</span>&#160;  } <a class="code" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a>[2];</div><div class="line"><a name="l09358"></a><span class="lineno"> 9358</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[48];</div><div class="line"><a name="l09359"></a><span class="lineno"> 9359</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> POEN;                                   </div><div class="line"><a name="l09360"></a><span class="lineno"> 9360</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PODLY;                                  </div><div class="line"><a name="l09361"></a><span class="lineno"> 9361</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___p_d_b___peripheral.html#ga99a192ea14b33afb792a0de304e131be">PDB_MemMapPtr</a>;</div><div class="line"><a name="l09362"></a><span class="lineno"> 9362</span>&#160;</div><div class="line"><a name="l09363"></a><span class="lineno"> 9363</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09364"></a><span class="lineno"> 9364</span>&#160;<span class="comment">   -- PDB - Register accessor macros</span></div><div class="line"><a name="l09365"></a><span class="lineno"> 9365</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09366"></a><span class="lineno"> 9366</span>&#160;</div><div class="line"><a name="l09373"></a><span class="lineno"> 9373</span>&#160;<span class="comment">/* PDB - Register accessors */</span></div><div class="line"><a name="l09374"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga1591bd73f684fdc755e12eef3d570734"> 9374</a></span>&#160;<span class="preprocessor">#define PDB_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l09375"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga8c8a28c2bc66773f6820aaa1badaffcc"> 9375</a></span>&#160;<span class="preprocessor">#define PDB_MOD_REG(base)                        ((base)-&gt;MOD)</span></div><div class="line"><a name="l09376"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga3bc07ddecbb4c1fe42bb5953e703cca0"> 9376</a></span>&#160;<span class="preprocessor">#define PDB_CNT_REG(base)                        ((base)-&gt;CNT)</span></div><div class="line"><a name="l09377"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga117aa5730c78ef78a2c18f49cf9a7663"> 9377</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_REG(base)                       ((base)-&gt;IDLY)</span></div><div class="line"><a name="l09378"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga5786cd17977be8e085fe0157ec4c15fe"> 9378</a></span>&#160;<span class="preprocessor">#define PDB_C1_REG(base,index)                   ((base)-&gt;CH[index].C1)</span></div><div class="line"><a name="l09379"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gacae2553354248e45352a2dbee463e62d"> 9379</a></span>&#160;<span class="preprocessor">#define PDB_S_REG(base,index)                    ((base)-&gt;CH[index].S)</span></div><div class="line"><a name="l09380"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga2b72a7c3b1604a38397358fd0b271851"> 9380</a></span>&#160;<span class="preprocessor">#define PDB_DLY_REG(base,index,index2)           ((base)-&gt;CH[index].DLY[index2])</span></div><div class="line"><a name="l09381"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga872dcab8e3d15a466c56e2f7fb3d33e2"> 9381</a></span>&#160;<span class="preprocessor">#define PDB_INTC_REG(base,index)                 ((base)-&gt;DAC[index].INTC)</span></div><div class="line"><a name="l09382"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga7d45f442e722e2b7ba35b2bff6fafac9"> 9382</a></span>&#160;<span class="preprocessor">#define PDB_INT_REG(base,index)                  ((base)-&gt;DAC[index].INT)</span></div><div class="line"><a name="l09383"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gab3f4129b6c1d82cf04a4e0156ab6595a"> 9383</a></span>&#160;<span class="preprocessor">#define PDB_POEN_REG(base)                       ((base)-&gt;POEN)</span></div><div class="line"><a name="l09384"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga1a504420e9fb58b269c0de37e133532c"> 9384</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_REG(base)                      ((base)-&gt;PODLY)</span></div><div class="line"><a name="l09385"></a><span class="lineno"> 9385</span>&#160; <span class="comment">/* end of group PDB_Register_Accessor_Macros */</span></div><div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160;</div><div class="line"><a name="l09390"></a><span class="lineno"> 9390</span>&#160;</div><div class="line"><a name="l09391"></a><span class="lineno"> 9391</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09392"></a><span class="lineno"> 9392</span>&#160;<span class="comment">   -- PDB Register Masks</span></div><div class="line"><a name="l09393"></a><span class="lineno"> 9393</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09394"></a><span class="lineno"> 9394</span>&#160;</div><div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l09401"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabe6a0c2a0e00e0d01b3b94ca8cd90728"> 9401</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_MASK                         0x1u</span></div><div class="line"><a name="l09402"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8766bd357685d2ec463f51e0b08c6080"> 9402</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDOK_SHIFT                        0</span></div><div class="line"><a name="l09403"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa723ee73c65ba7680ef3c9de87b8a635"> 9403</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_MASK                         0x2u</span></div><div class="line"><a name="l09404"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga49a81fd7584f9957362d71ac5f4d12bb"> 9404</a></span>&#160;<span class="preprocessor">#define PDB_SC_CONT_SHIFT                        1</span></div><div class="line"><a name="l09405"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga86e3ec0c9f5ec6d0bbc1ebcf20774b38"> 9405</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_MASK                         0xCu</span></div><div class="line"><a name="l09406"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaaf1dfea7eddb56850efd85b75d659ef8"> 9406</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT_SHIFT                        2</span></div><div class="line"><a name="l09407"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5fe2838ee5a8eae1d02b3fc548b8a6a3"> 9407</a></span>&#160;<span class="preprocessor">#define PDB_SC_MULT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_MULT_SHIFT))&amp;PDB_SC_MULT_MASK)</span></div><div class="line"><a name="l09408"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga153222e454507310871a217b8ede92fd"> 9408</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_MASK                        0x20u</span></div><div class="line"><a name="l09409"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8632d420c92ec79e08c43f7d3acc79cf"> 9409</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIE_SHIFT                       5</span></div><div class="line"><a name="l09410"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga57cd111abf2b5780daddb6619498ef7a"> 9410</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_MASK                        0x40u</span></div><div class="line"><a name="l09411"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga98ea01f76c8cc1bc944830d4d8387118"> 9411</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBIF_SHIFT                       6</span></div><div class="line"><a name="l09412"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5582f0b88e7ae5e9dcf69f3a859c4470"> 9412</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_MASK                        0x80u</span></div><div class="line"><a name="l09413"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga019fc7af809a6f3945ac3c131b90432a"> 9413</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEN_SHIFT                       7</span></div><div class="line"><a name="l09414"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8950a99a799e9a49b602a679a64cc2e0"> 9414</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_MASK                       0xF00u</span></div><div class="line"><a name="l09415"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae206861ff2041634f913c44605459167"> 9415</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL_SHIFT                      8</span></div><div class="line"><a name="l09416"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga98d3539755a69c5db59982f6afc95163"> 9416</a></span>&#160;<span class="preprocessor">#define PDB_SC_TRGSEL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_TRGSEL_SHIFT))&amp;PDB_SC_TRGSEL_MASK)</span></div><div class="line"><a name="l09417"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53e475cc672b4e976c7dccc10fe64d74"> 9417</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_MASK                    0x7000u</span></div><div class="line"><a name="l09418"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae8062c54fb9d63becd95c6e34399b995"> 9418</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER_SHIFT                   12</span></div><div class="line"><a name="l09419"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf3190aabecbfc96a055a28d244939052"> 9419</a></span>&#160;<span class="preprocessor">#define PDB_SC_PRESCALER(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_PRESCALER_SHIFT))&amp;PDB_SC_PRESCALER_MASK)</span></div><div class="line"><a name="l09420"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gae2e04f313df4593c36890e463071fe5b"> 9420</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_MASK                        0x8000u</span></div><div class="line"><a name="l09421"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga06b0f6651787dda98baf8953321b101b"> 9421</a></span>&#160;<span class="preprocessor">#define PDB_SC_DMAEN_SHIFT                       15</span></div><div class="line"><a name="l09422"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaee37e4f669c308f1bfa17462ccbdc44b"> 9422</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_MASK                       0x10000u</span></div><div class="line"><a name="l09423"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga494cf2eed3e90d588c9d6a79cdb5aaaa"> 9423</a></span>&#160;<span class="preprocessor">#define PDB_SC_SWTRIG_SHIFT                      16</span></div><div class="line"><a name="l09424"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadad9b8b56988b977ed415ab18985f9dc"> 9424</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_MASK                       0x20000u</span></div><div class="line"><a name="l09425"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa64d610e568a9cafe7d2110a76daf8df"> 9425</a></span>&#160;<span class="preprocessor">#define PDB_SC_PDBEIE_SHIFT                      17</span></div><div class="line"><a name="l09426"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga78d77e651e5cc9a5ddeb63fa6ac627af"> 9426</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_MASK                        0xC0000u</span></div><div class="line"><a name="l09427"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53a8856bc6371ac178123477526e8249"> 9427</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD_SHIFT                       18</span></div><div class="line"><a name="l09428"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga53f46e26b4a7cc5b74fa449687227baf"> 9428</a></span>&#160;<span class="preprocessor">#define PDB_SC_LDMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_SC_LDMOD_SHIFT))&amp;PDB_SC_LDMOD_MASK)</span></div><div class="line"><a name="l09429"></a><span class="lineno"> 9429</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l09430"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9dddc13b37ba4e27c8401dfa56b2173f"> 9430</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l09431"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaf224ebff31aea3bd5318f078eccf060e"> 9431</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD_SHIFT                        0</span></div><div class="line"><a name="l09432"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga8c8f8dd2b40994da70b3ed8edec15bb0"> 9432</a></span>&#160;<span class="preprocessor">#define PDB_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_MOD_MOD_SHIFT))&amp;PDB_MOD_MOD_MASK)</span></div><div class="line"><a name="l09433"></a><span class="lineno"> 9433</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l09434"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga2c5797892b612935a1eb7ba29ea0d202"> 9434</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_MASK                         0xFFFFu</span></div><div class="line"><a name="l09435"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga684fc86038c1a05d2ba14aa872e551a6"> 9435</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT_SHIFT                        0</span></div><div class="line"><a name="l09436"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaba80630566123d5cf67862a5b024af87"> 9436</a></span>&#160;<span class="preprocessor">#define PDB_CNT_CNT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_CNT_CNT_SHIFT))&amp;PDB_CNT_CNT_MASK)</span></div><div class="line"><a name="l09437"></a><span class="lineno"> 9437</span>&#160;<span class="comment">/* IDLY Bit Fields */</span></div><div class="line"><a name="l09438"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa3a9995da0b93a73827d556de3a7f8ec"> 9438</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_MASK                       0xFFFFu</span></div><div class="line"><a name="l09439"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7ce7e734267097f79a8fd2036dc25271"> 9439</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY_SHIFT                      0</span></div><div class="line"><a name="l09440"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga07fbca50ea650a4ca32f51bf89ff3732"> 9440</a></span>&#160;<span class="preprocessor">#define PDB_IDLY_IDLY(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_IDLY_IDLY_SHIFT))&amp;PDB_IDLY_IDLY_MASK)</span></div><div class="line"><a name="l09441"></a><span class="lineno"> 9441</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l09442"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga318b4eb1bb609120bed14b19c91ef0c1"> 9442</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_MASK                           0xFFu</span></div><div class="line"><a name="l09443"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga99bd07d734f0e46a718933179b61402b"> 9443</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN_SHIFT                          0</span></div><div class="line"><a name="l09444"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga7e9b62307eff24ef79343968a29906c5"> 9444</a></span>&#160;<span class="preprocessor">#define PDB_C1_EN(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_EN_SHIFT))&amp;PDB_C1_EN_MASK)</span></div><div class="line"><a name="l09445"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabc4c3ddddcd8ab8629495457629a560e"> 9445</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_MASK                          0xFF00u</span></div><div class="line"><a name="l09446"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5f76b81da95cec6cc1dcbd761e48d32f"> 9446</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS_SHIFT                         8</span></div><div class="line"><a name="l09447"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga22e6c87baf70c29554cc6b03a5acbf08"> 9447</a></span>&#160;<span class="preprocessor">#define PDB_C1_TOS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_TOS_SHIFT))&amp;PDB_C1_TOS_MASK)</span></div><div class="line"><a name="l09448"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga4e6f86caa6df500cedef06d1638194ca"> 9448</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_MASK                           0xFF0000u</span></div><div class="line"><a name="l09449"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadd4b49047fcd1a75374752c012a931d8"> 9449</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB_SHIFT                          16</span></div><div class="line"><a name="l09450"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9b59c900467acc6be0d8963aa5c88e91"> 9450</a></span>&#160;<span class="preprocessor">#define PDB_C1_BB(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_C1_BB_SHIFT))&amp;PDB_C1_BB_MASK)</span></div><div class="line"><a name="l09451"></a><span class="lineno"> 9451</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l09452"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga544472023dc6de6708b210d54d64c69c"> 9452</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_MASK                           0xFFu</span></div><div class="line"><a name="l09453"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga3b10142858bded9ff7916076433dbcb6"> 9453</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR_SHIFT                          0</span></div><div class="line"><a name="l09454"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga52caf9f629d2d46073999f760e575cf5"> 9454</a></span>&#160;<span class="preprocessor">#define PDB_S_ERR(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_ERR_SHIFT))&amp;PDB_S_ERR_MASK)</span></div><div class="line"><a name="l09455"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gabf6ae593f200a1eda316cd9affa9f5b2"> 9455</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_MASK                            0xFF0000u</span></div><div class="line"><a name="l09456"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga17f0097777c1377488f0bf9654021714"> 9456</a></span>&#160;<span class="preprocessor">#define PDB_S_CF_SHIFT                           16</span></div><div class="line"><a name="l09457"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa5b47758d8c9843160a413bbb6f63bc5"> 9457</a></span>&#160;<span class="preprocessor">#define PDB_S_CF(x)                              (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_S_CF_SHIFT))&amp;PDB_S_CF_MASK)</span></div><div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;<span class="comment">/* DLY Bit Fields */</span></div><div class="line"><a name="l09459"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga79150887ba3f74efde99b40d3b9c5e44"> 9459</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_MASK                         0xFFFFu</span></div><div class="line"><a name="l09460"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga431302f6c6fd1396cbb05844f864d241"> 9460</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY_SHIFT                        0</span></div><div class="line"><a name="l09461"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga15b6cdd6062cf0c5d1470da97faebb22"> 9461</a></span>&#160;<span class="preprocessor">#define PDB_DLY_DLY(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_DLY_DLY_SHIFT))&amp;PDB_DLY_DLY_MASK)</span></div><div class="line"><a name="l09462"></a><span class="lineno"> 9462</span>&#160;<span class="comment">/* INTC Bit Fields */</span></div><div class="line"><a name="l09463"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga72fcf50548a0ad908e68c9dd67e61c2a"> 9463</a></span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_MASK                        0x1u</span></div><div class="line"><a name="l09464"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga48ed5e2759aea8d4b6a4a47f1993cacc"> 9464</a></span>&#160;<span class="preprocessor">#define PDB_INTC_TOE_SHIFT                       0</span></div><div class="line"><a name="l09465"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga012fb0606d68eca77a9b15c2b8b8c995"> 9465</a></span>&#160;<span class="preprocessor">#define PDB_INTC_EXT_MASK                        0x2u</span></div><div class="line"><a name="l09466"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga94b6fffc0fb61e58e2436696dc674340"> 9466</a></span>&#160;<span class="preprocessor">#define PDB_INTC_EXT_SHIFT                       1</span></div><div class="line"><a name="l09467"></a><span class="lineno"> 9467</span>&#160;<span class="comment">/* INT Bit Fields */</span></div><div class="line"><a name="l09468"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga04262fdbd8c3565c23a025cb119f1549"> 9468</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT_MASK                         0xFFFFu</span></div><div class="line"><a name="l09469"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5b99cf0c9ae2fa2cf6e4200a7e3bf13b"> 9469</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT_SHIFT                        0</span></div><div class="line"><a name="l09470"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga9a3ae5bfc73156adbab6465646893347"> 9470</a></span>&#160;<span class="preprocessor">#define PDB_INT_INT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_INT_INT_SHIFT))&amp;PDB_INT_INT_MASK)</span></div><div class="line"><a name="l09471"></a><span class="lineno"> 9471</span>&#160;<span class="comment">/* POEN Bit Fields */</span></div><div class="line"><a name="l09472"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gadff2842454cba42f94cc2568cd20df3d"> 9472</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_MASK                       0xFFu</span></div><div class="line"><a name="l09473"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga00643f248ccf8b14021f9983f0e32ac8"> 9473</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN_SHIFT                      0</span></div><div class="line"><a name="l09474"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga276eca07e19cae6eb9b9a740420733c7"> 9474</a></span>&#160;<span class="preprocessor">#define PDB_POEN_POEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_POEN_POEN_SHIFT))&amp;PDB_POEN_POEN_MASK)</span></div><div class="line"><a name="l09475"></a><span class="lineno"> 9475</span>&#160;<span class="comment">/* PODLY Bit Fields */</span></div><div class="line"><a name="l09476"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga1b7c6a0b290ea82908b74e7b8c2f4009"> 9476</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_MASK                      0xFFFFu</span></div><div class="line"><a name="l09477"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gaa576ed647be6411616c3f6e6d03ab47c"> 9477</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2_SHIFT                     0</span></div><div class="line"><a name="l09478"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#gacb978b29977f07b658a43d8591505f74"> 9478</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY2(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY2_SHIFT))&amp;PDB_PODLY_DLY2_MASK)</span></div><div class="line"><a name="l09479"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga548246bef07975bd6f1fe0fe5a2c6ef5"> 9479</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l09480"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga0890f882369124f86428eea14c2eac88"> 9480</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1_SHIFT                     16</span></div><div class="line"><a name="l09481"></a><span class="lineno"><a class="line" href="group___p_d_b___register___masks.html#ga5fe71745774ba14545ef51561393fb3b"> 9481</a></span>&#160;<span class="preprocessor">#define PDB_PODLY_DLY1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PDB_PODLY_DLY1_SHIFT))&amp;PDB_PODLY_DLY1_MASK)</span></div><div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160; <span class="comment">/* end of group PDB_Register_Masks */</span></div><div class="line"><a name="l09486"></a><span class="lineno"> 9486</span>&#160;</div><div class="line"><a name="l09487"></a><span class="lineno"> 9487</span>&#160;</div><div class="line"><a name="l09488"></a><span class="lineno"> 9488</span>&#160;<span class="comment">/* PDB - Peripheral instance base addresses */</span></div><div class="line"><a name="l09490"></a><span class="lineno"><a class="line" href="group___p_d_b___peripheral.html#ga8e197b7c43fd7a0bf1a38caa1918b7b5"> 9490</a></span>&#160;<span class="preprocessor">#define PDB0_BASE_PTR                            ((PDB_MemMapPtr)0x40036000u)</span></div><div class="line"><a name="l09491"></a><span class="lineno"> 9491</span>&#160;</div><div class="line"><a name="l09492"></a><span class="lineno"> 9492</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09493"></a><span class="lineno"> 9493</span>&#160;<span class="comment">   -- PDB - Register accessor macros</span></div><div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;</div><div class="line"><a name="l09502"></a><span class="lineno"> 9502</span>&#160;<span class="comment">/* PDB - Register instance definitions */</span></div><div class="line"><a name="l09503"></a><span class="lineno"> 9503</span>&#160;<span class="comment">/* PDB0 */</span></div><div class="line"><a name="l09504"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga033ea8777ba5d2f3491be5723fc6eea5"> 9504</a></span>&#160;<span class="preprocessor">#define PDB0_SC                                  PDB_SC_REG(PDB0_BASE_PTR)</span></div><div class="line"><a name="l09505"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gacefe5da9a5646a5e2317c2c5c26ddb9a"> 9505</a></span>&#160;<span class="preprocessor">#define PDB0_MOD                                 PDB_MOD_REG(PDB0_BASE_PTR)</span></div><div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga8a262bfe42630487eb721630439f6d9f"> 9506</a></span>&#160;<span class="preprocessor">#define PDB0_CNT                                 PDB_CNT_REG(PDB0_BASE_PTR)</span></div><div class="line"><a name="l09507"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga9f10b09be455b24a669a841584d80936"> 9507</a></span>&#160;<span class="preprocessor">#define PDB0_IDLY                                PDB_IDLY_REG(PDB0_BASE_PTR)</span></div><div class="line"><a name="l09508"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga7b844d18a3387ca3496684405cb02e7a"> 9508</a></span>&#160;<span class="preprocessor">#define PDB0_CH0C1                               PDB_C1_REG(PDB0_BASE_PTR,0)</span></div><div class="line"><a name="l09509"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga0705b23a9bcbec1a6cf8d5ab93c76aab"> 9509</a></span>&#160;<span class="preprocessor">#define PDB0_CH0S                                PDB_S_REG(PDB0_BASE_PTR,0)</span></div><div class="line"><a name="l09510"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga1189e7a2203469224981ab31b584ec0d"> 9510</a></span>&#160;<span class="preprocessor">#define PDB0_CH0DLY0                             PDB_DLY_REG(PDB0_BASE_PTR,0,0)</span></div><div class="line"><a name="l09511"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gaf1abeeadbede85205e39d0f327098146"> 9511</a></span>&#160;<span class="preprocessor">#define PDB0_CH0DLY1                             PDB_DLY_REG(PDB0_BASE_PTR,0,1)</span></div><div class="line"><a name="l09512"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gabc5d58fea42523434e8eab5b5d82272d"> 9512</a></span>&#160;<span class="preprocessor">#define PDB0_CH1C1                               PDB_C1_REG(PDB0_BASE_PTR,1)</span></div><div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gad3c0d0b62b0a7002041438f87fe30816"> 9513</a></span>&#160;<span class="preprocessor">#define PDB0_CH1S                                PDB_S_REG(PDB0_BASE_PTR,1)</span></div><div class="line"><a name="l09514"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gac31c690bf6d4758fe277002f4e66dd43"> 9514</a></span>&#160;<span class="preprocessor">#define PDB0_CH1DLY0                             PDB_DLY_REG(PDB0_BASE_PTR,1,0)</span></div><div class="line"><a name="l09515"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gaef2265450bd9cbebfe66d2fac448a901"> 9515</a></span>&#160;<span class="preprocessor">#define PDB0_CH1DLY1                             PDB_DLY_REG(PDB0_BASE_PTR,1,1)</span></div><div class="line"><a name="l09516"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gaa4d51cea5e8f1214610be952f8e5e0da"> 9516</a></span>&#160;<span class="preprocessor">#define PDB0_DACINTC0                            PDB_INTC_REG(PDB0_BASE_PTR,0)</span></div><div class="line"><a name="l09517"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga306c5e6821a1792a85dd10a1300e1782"> 9517</a></span>&#160;<span class="preprocessor">#define PDB0_DACINT0                             PDB_INT_REG(PDB0_BASE_PTR,0)</span></div><div class="line"><a name="l09518"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gaf5d4fca2351fd98b9ebb96e0b26fd643"> 9518</a></span>&#160;<span class="preprocessor">#define PDB0_DACINTC1                            PDB_INTC_REG(PDB0_BASE_PTR,1)</span></div><div class="line"><a name="l09519"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga0a2f46daeb5aef713b5bf99c35fa0548"> 9519</a></span>&#160;<span class="preprocessor">#define PDB0_DACINT1                             PDB_INT_REG(PDB0_BASE_PTR,1)</span></div><div class="line"><a name="l09520"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gacdf65a1cbab2f9d234709ab34ae9a363"> 9520</a></span>&#160;<span class="preprocessor">#define PDB0_PO0EN                               PDB_POEN_REG(PDB0_BASE_PTR)</span></div><div class="line"><a name="l09521"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gad5e3d38dea5b09c3c22e6ff16cd20857"> 9521</a></span>&#160;<span class="preprocessor">#define PDB0_PO0DLY                              PDB_PODLY_REG(PDB0_BASE_PTR)</span></div><div class="line"><a name="l09522"></a><span class="lineno"> 9522</span>&#160;</div><div class="line"><a name="l09523"></a><span class="lineno"> 9523</span>&#160;<span class="comment">/* PDB - Register array accessors */</span></div><div class="line"><a name="l09524"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga8e7367fe725a0cdee10a8e85cd5bc953"> 9524</a></span>&#160;<span class="preprocessor">#define PDB0_C1(index)                           PDB_C1_REG(PDB0_BASE_PTR,index)</span></div><div class="line"><a name="l09525"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga38419061234f7d51e3609f0675d4d389"> 9525</a></span>&#160;<span class="preprocessor">#define PDB0_S(index)                            PDB_S_REG(PDB0_BASE_PTR,index)</span></div><div class="line"><a name="l09526"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga06f990bbf5fefa38e0869222b149b921"> 9526</a></span>&#160;<span class="preprocessor">#define PDB0_DLY(index,index2)                   PDB_DLY_REG(PDB0_BASE_PTR,index,index2)</span></div><div class="line"><a name="l09527"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#ga499b47f8a74429ad40337dcc6afbd15b"> 9527</a></span>&#160;<span class="preprocessor">#define PDB0_INTC(index)                         PDB_INTC_REG(PDB0_BASE_PTR,index)</span></div><div class="line"><a name="l09528"></a><span class="lineno"><a class="line" href="group___p_d_b___register___accessor___macros.html#gaa8334646c20ab13a2415dc68012435ce"> 9528</a></span>&#160;<span class="preprocessor">#define PDB0_INT(index)                          PDB_INT_REG(PDB0_BASE_PTR,index)</span></div><div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160; <span class="comment">/* end of group PDB_Register_Accessor_Macros */</span></div><div class="line"><a name="l09533"></a><span class="lineno"> 9533</span>&#160;</div><div class="line"><a name="l09534"></a><span class="lineno"> 9534</span>&#160; <span class="comment">/* end of group PDB_Peripheral */</span></div><div class="line"><a name="l09538"></a><span class="lineno"> 9538</span>&#160;</div><div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160;</div><div class="line"><a name="l09540"></a><span class="lineno"> 9540</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09541"></a><span class="lineno"> 9541</span>&#160;<span class="comment">   -- PIT</span></div><div class="line"><a name="l09542"></a><span class="lineno"> 9542</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09543"></a><span class="lineno"> 9543</span>&#160;</div><div class="line"><a name="l09550"></a><span class="lineno"> 9550</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_i_t___mem_map.html">PIT_MemMap</a> {</div><div class="line"><a name="l09551"></a><span class="lineno"> 9551</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MCR;                                    </div><div class="line"><a name="l09552"></a><span class="lineno"> 9552</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[252];</div><div class="line"><a name="l09553"></a><span class="lineno"> 9553</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l09554"></a><span class="lineno"> 9554</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> LDVAL;                                  </div><div class="line"><a name="l09555"></a><span class="lineno"> 9555</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CVAL;                                   </div><div class="line"><a name="l09556"></a><span class="lineno"> 9556</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TCTRL;                                  </div><div class="line"><a name="l09557"></a><span class="lineno"> 9557</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TFLG;                                   </div><div class="line"><a name="l09558"></a><span class="lineno"> 9558</span>&#160;  } <a class="code" href="agilefox_200std__low__power__mode_200std__low__power__mode_8c.html#ace6a11e892466500d47d1f45f042bc53">CHANNEL</a>[4];</div><div class="line"><a name="l09559"></a><span class="lineno"> 9559</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___p_i_t___peripheral.html#ga4efe9d2676c775562cb282254af9a937">PIT_MemMapPtr</a>;</div><div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;</div><div class="line"><a name="l09561"></a><span class="lineno"> 9561</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09562"></a><span class="lineno"> 9562</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div><div class="line"><a name="l09563"></a><span class="lineno"> 9563</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09564"></a><span class="lineno"> 9564</span>&#160;</div><div class="line"><a name="l09571"></a><span class="lineno"> 9571</span>&#160;<span class="comment">/* PIT - Register accessors */</span></div><div class="line"><a name="l09572"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga557d2712a651961dcd5ffc4f04673239"> 9572</a></span>&#160;<span class="preprocessor">#define PIT_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l09573"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga2fe8b64df48316de72596736de1bbb00"> 9573</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_REG(base,index)                ((base)-&gt;CHANNEL[index].LDVAL)</span></div><div class="line"><a name="l09574"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga0513f6bb6550d10e2877f1918dfdc80e"> 9574</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_REG(base,index)                 ((base)-&gt;CHANNEL[index].CVAL)</span></div><div class="line"><a name="l09575"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga4c2f72ad95fb4104612b319ce7a7d4d9"> 9575</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_REG(base,index)                ((base)-&gt;CHANNEL[index].TCTRL)</span></div><div class="line"><a name="l09576"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga79831c0452f96ca1b71292189ad382eb"> 9576</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_REG(base,index)                 ((base)-&gt;CHANNEL[index].TFLG)</span></div><div class="line"><a name="l09577"></a><span class="lineno"> 9577</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div><div class="line"><a name="l09581"></a><span class="lineno"> 9581</span>&#160;</div><div class="line"><a name="l09582"></a><span class="lineno"> 9582</span>&#160;</div><div class="line"><a name="l09583"></a><span class="lineno"> 9583</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09584"></a><span class="lineno"> 9584</span>&#160;<span class="comment">   -- PIT Register Masks</span></div><div class="line"><a name="l09585"></a><span class="lineno"> 9585</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09586"></a><span class="lineno"> 9586</span>&#160;</div><div class="line"><a name="l09592"></a><span class="lineno"> 9592</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l09593"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga8149a0bb21843632dd4528b540480ba7"> 9593</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         0x1u</span></div><div class="line"><a name="l09594"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga500ccd29eaebc20aa853e7bbb23e3c0c"> 9594</a></span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        0</span></div><div class="line"><a name="l09595"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga024258b2c23ff75f3e161e56adbbe733"> 9595</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_MASK                        0x2u</span></div><div class="line"><a name="l09596"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga7ddcd16550ff71e4ee5ac48022ae6fb6"> 9596</a></span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       1</span></div><div class="line"><a name="l09597"></a><span class="lineno"> 9597</span>&#160;<span class="comment">/* LDVAL Bit Fields */</span></div><div class="line"><a name="l09598"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gab7929b3b8a0c170a50f57d97face5365"> 9598</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l09599"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga463855d2b42de901bad9bea868f4f48b"> 9599</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      0</span></div><div class="line"><a name="l09600"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gad83c6bcd6b67260c3f41755dcd2734e0"> 9600</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LDVAL_TSV_SHIFT))&amp;PIT_LDVAL_TSV_MASK)</span></div><div class="line"><a name="l09601"></a><span class="lineno"> 9601</span>&#160;<span class="comment">/* CVAL Bit Fields */</span></div><div class="line"><a name="l09602"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga2810b877338372cb9b9d944b206c08d3"> 9602</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l09603"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga28753a1a45034ccd34e052faa3e02ff0"> 9603</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       0</span></div><div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga2fb557548a66d3bcc505e50f298bf1df"> 9604</a></span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_CVAL_TVL_SHIFT))&amp;PIT_CVAL_TVL_MASK)</span></div><div class="line"><a name="l09605"></a><span class="lineno"> 9605</span>&#160;<span class="comment">/* TCTRL Bit Fields */</span></div><div class="line"><a name="l09606"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga1099670711f996f5fa84e33bbfe794b2"> 9606</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       0x1u</span></div><div class="line"><a name="l09607"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga0080137ff0378087f08cc12fd10b3e1f"> 9607</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      0</span></div><div class="line"><a name="l09608"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga99639aabcac1d6042d14e7893d00bf67"> 9608</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       0x2u</span></div><div class="line"><a name="l09609"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gae21aee9e81741a924c9f2824fbc5775b"> 9609</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      1</span></div><div class="line"><a name="l09610"></a><span class="lineno"> 9610</span>&#160;<span class="comment">/* TFLG Bit Fields */</span></div><div class="line"><a name="l09611"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#ga9de8d708b43c9ca35df26c7b43f09769"> 9611</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        0x1u</span></div><div class="line"><a name="l09612"></a><span class="lineno"><a class="line" href="group___p_i_t___register___masks.html#gaf6f5ddca2193ed04bc61bc3e899f5ced"> 9612</a></span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       0</span></div><div class="line"><a name="l09613"></a><span class="lineno"> 9613</span>&#160; <span class="comment">/* end of group PIT_Register_Masks */</span></div><div class="line"><a name="l09617"></a><span class="lineno"> 9617</span>&#160;</div><div class="line"><a name="l09618"></a><span class="lineno"> 9618</span>&#160;</div><div class="line"><a name="l09619"></a><span class="lineno"> 9619</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span></div><div class="line"><a name="l09621"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral.html#ga70be45f58402a8e6d2ce4df7b23aa41c"> 9621</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTR                             ((PIT_MemMapPtr)0x40037000u)</span></div><div class="line"><a name="l09622"></a><span class="lineno"> 9622</span>&#160;</div><div class="line"><a name="l09623"></a><span class="lineno"> 9623</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09624"></a><span class="lineno"> 9624</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div><div class="line"><a name="l09625"></a><span class="lineno"> 9625</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09626"></a><span class="lineno"> 9626</span>&#160;</div><div class="line"><a name="l09633"></a><span class="lineno"> 9633</span>&#160;<span class="comment">/* PIT - Register instance definitions */</span></div><div class="line"><a name="l09634"></a><span class="lineno"> 9634</span>&#160;<span class="comment">/* PIT */</span></div><div class="line"><a name="l09635"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gad6118acee6a1de4d21ceaae97156642b"> 9635</a></span>&#160;<span class="preprocessor">#define PIT_MCR                                  PIT_MCR_REG(PIT_BASE_PTR)</span></div><div class="line"><a name="l09636"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga7ec0541e320eaa3953407fd3f8ff3a89"> 9636</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL0                               PIT_LDVAL_REG(PIT_BASE_PTR,0)</span></div><div class="line"><a name="l09637"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga1dac4545eedde3892dc8e7ae0cccef12"> 9637</a></span>&#160;<span class="preprocessor">#define PIT_CVAL0                                PIT_CVAL_REG(PIT_BASE_PTR,0)</span></div><div class="line"><a name="l09638"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga69451042c98e3686ff97b19ac3286c92"> 9638</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL0                               PIT_TCTRL_REG(PIT_BASE_PTR,0)</span></div><div class="line"><a name="l09639"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gae2b298ddb758a7dc16ce719dcb63f708"> 9639</a></span>&#160;<span class="preprocessor">#define PIT_TFLG0                                PIT_TFLG_REG(PIT_BASE_PTR,0)</span></div><div class="line"><a name="l09640"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga732e39dd7d06bdb77860245b0df7ddab"> 9640</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL1                               PIT_LDVAL_REG(PIT_BASE_PTR,1)</span></div><div class="line"><a name="l09641"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga05f8f179370194321ac462f64c522f1b"> 9641</a></span>&#160;<span class="preprocessor">#define PIT_CVAL1                                PIT_CVAL_REG(PIT_BASE_PTR,1)</span></div><div class="line"><a name="l09642"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga9d54d5e1171b4a28c37378ef1c1ae68b"> 9642</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL1                               PIT_TCTRL_REG(PIT_BASE_PTR,1)</span></div><div class="line"><a name="l09643"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga5d7ccc39277323f8ca60edc409365aea"> 9643</a></span>&#160;<span class="preprocessor">#define PIT_TFLG1                                PIT_TFLG_REG(PIT_BASE_PTR,1)</span></div><div class="line"><a name="l09644"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga991ea09db266aecddee20b4b65dabd67"> 9644</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL2                               PIT_LDVAL_REG(PIT_BASE_PTR,2)</span></div><div class="line"><a name="l09645"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gaab0c931503c677b117c69ba8b2918c40"> 9645</a></span>&#160;<span class="preprocessor">#define PIT_CVAL2                                PIT_CVAL_REG(PIT_BASE_PTR,2)</span></div><div class="line"><a name="l09646"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#gad6873ff61307917783b4fbeb20c3316c"> 9646</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL2                               PIT_TCTRL_REG(PIT_BASE_PTR,2)</span></div><div class="line"><a name="l09647"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga860803b01b33a065616051cb89445e64"> 9647</a></span>&#160;<span class="preprocessor">#define PIT_TFLG2                                PIT_TFLG_REG(PIT_BASE_PTR,2)</span></div><div class="line"><a name="l09648"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga52889f512e2ac37c99b1c5535dfd4760"> 9648</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL3                               PIT_LDVAL_REG(PIT_BASE_PTR,3)</span></div><div class="line"><a name="l09649"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga9440b82275ea063a43e2270b83a03ae9"> 9649</a></span>&#160;<span class="preprocessor">#define PIT_CVAL3                                PIT_CVAL_REG(PIT_BASE_PTR,3)</span></div><div class="line"><a name="l09650"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga96bd4168c8583f7fb7112540ad1c98d3"> 9650</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL3                               PIT_TCTRL_REG(PIT_BASE_PTR,3)</span></div><div class="line"><a name="l09651"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga245a37c2f159f8156c235ff88d7428b7"> 9651</a></span>&#160;<span class="preprocessor">#define PIT_TFLG3                                PIT_TFLG_REG(PIT_BASE_PTR,3)</span></div><div class="line"><a name="l09652"></a><span class="lineno"> 9652</span>&#160;</div><div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;<span class="comment">/* PIT - Register array accessors */</span></div><div class="line"><a name="l09654"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga732af43ad85f111181e3a2664f18de3d"> 9654</a></span>&#160;<span class="preprocessor">#define PIT_LDVAL(index)                         PIT_LDVAL_REG(PIT_BASE_PTR,index)</span></div><div class="line"><a name="l09655"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga1f704e3151c143875a7e5b7885d40401"> 9655</a></span>&#160;<span class="preprocessor">#define PIT_CVAL(index)                          PIT_CVAL_REG(PIT_BASE_PTR,index)</span></div><div class="line"><a name="l09656"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga1e01a4d06bd01661e9e0c6a6be5cd289"> 9656</a></span>&#160;<span class="preprocessor">#define PIT_TCTRL(index)                         PIT_TCTRL_REG(PIT_BASE_PTR,index)</span></div><div class="line"><a name="l09657"></a><span class="lineno"><a class="line" href="group___p_i_t___register___accessor___macros.html#ga69836a5d28fbefe3eeac99190be5af1f"> 9657</a></span>&#160;<span class="preprocessor">#define PIT_TFLG(index)                          PIT_TFLG_REG(PIT_BASE_PTR,index)</span></div><div class="line"><a name="l09658"></a><span class="lineno"> 9658</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div><div class="line"><a name="l09662"></a><span class="lineno"> 9662</span>&#160;</div><div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160; <span class="comment">/* end of group PIT_Peripheral */</span></div><div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;</div><div class="line"><a name="l09668"></a><span class="lineno"> 9668</span>&#160;</div><div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09670"></a><span class="lineno"> 9670</span>&#160;<span class="comment">   -- PMC</span></div><div class="line"><a name="l09671"></a><span class="lineno"> 9671</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09672"></a><span class="lineno"> 9672</span>&#160;</div><div class="line"><a name="l09679"></a><span class="lineno"> 9679</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_m_c___mem_map.html">PMC_MemMap</a> {</div><div class="line"><a name="l09680"></a><span class="lineno"> 9680</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> LVDSC1;                                  </div><div class="line"><a name="l09681"></a><span class="lineno"> 9681</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> LVDSC2;                                  </div><div class="line"><a name="l09682"></a><span class="lineno"> 9682</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> REGSC;                                   </div><div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___p_m_c___peripheral.html#ga0e73f22a2fa26cbb012851719e34812e">PMC_MemMapPtr</a>;</div><div class="line"><a name="l09684"></a><span class="lineno"> 9684</span>&#160;</div><div class="line"><a name="l09685"></a><span class="lineno"> 9685</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09686"></a><span class="lineno"> 9686</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div><div class="line"><a name="l09687"></a><span class="lineno"> 9687</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09688"></a><span class="lineno"> 9688</span>&#160;</div><div class="line"><a name="l09695"></a><span class="lineno"> 9695</span>&#160;<span class="comment">/* PMC - Register accessors */</span></div><div class="line"><a name="l09696"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#ga2fe280fb8b910471c6a1308e8507dd25"> 9696</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_REG(base)                     ((base)-&gt;LVDSC1)</span></div><div class="line"><a name="l09697"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#ga4df6ab8710ac0dd4d7dd3a316de354c8"> 9697</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_REG(base)                     ((base)-&gt;LVDSC2)</span></div><div class="line"><a name="l09698"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#gababe9178e390666706c6a7f23b1dccb2"> 9698</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REG(base)                      ((base)-&gt;REGSC)</span></div><div class="line"><a name="l09699"></a><span class="lineno"> 9699</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160;</div><div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;</div><div class="line"><a name="l09705"></a><span class="lineno"> 9705</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09706"></a><span class="lineno"> 9706</span>&#160;<span class="comment">   -- PMC Register Masks</span></div><div class="line"><a name="l09707"></a><span class="lineno"> 9707</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09708"></a><span class="lineno"> 9708</span>&#160;</div><div class="line"><a name="l09714"></a><span class="lineno"> 9714</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div><div class="line"><a name="l09715"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga777eada2a526d88569a30323e9d3e1d3"> 9715</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     0x3u</span></div><div class="line"><a name="l09716"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaaf45daa6de387f93bc57f1218ab17a16"> 9716</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    0</span></div><div class="line"><a name="l09717"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaa14e8452bdb4c61c57ed23eda94f715a"> 9717</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDV_SHIFT))&amp;PMC_LVDSC1_LVDV_MASK)</span></div><div class="line"><a name="l09718"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gad771f87e373907e3ef60e5fa31001fad"> 9718</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div><div class="line"><a name="l09719"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga056ca878a20782f5bf65b3be3e98581d"> 9719</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4</span></div><div class="line"><a name="l09720"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga1e7518c88ea0037d099124a643788363"> 9720</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div><div class="line"><a name="l09721"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga30ca240c9254a7e76123a3cf2bfdc40e"> 9721</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5</span></div><div class="line"><a name="l09722"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga65d04677ca16ad916563d6673cb8ecaa"> 9722</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div><div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga56654042b7934ca0e6c51f21db7d1201"> 9723</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6</span></div><div class="line"><a name="l09724"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga44ae12d2d3e732cd25a897092a7e9ada"> 9724</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div><div class="line"><a name="l09725"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga75efd4534766aaa126efff96d241de61"> 9725</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7</span></div><div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div><div class="line"><a name="l09727"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaab1198a446bb9b8412589eeb12311666"> 9727</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     0x3u</span></div><div class="line"><a name="l09728"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gabd2e288b833d9e66c422b814dc7b5f03"> 9728</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    0</span></div><div class="line"><a name="l09729"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3b387aadc1c71cc6a7f6a8199d062b2c"> 9729</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWV_SHIFT))&amp;PMC_LVDSC2_LVWV_MASK)</span></div><div class="line"><a name="l09730"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga3a9de69524d99d6ec8985d211bc7861d"> 9730</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div><div class="line"><a name="l09731"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaf5cb9cf53bade8254aa7749b5eb36eff"> 9731</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5</span></div><div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8b0c8bcad4d38e6ff797e9bc3d9db6d7"> 9732</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div><div class="line"><a name="l09733"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga99ad1d373a7be7591a7ee3577bed5374"> 9733</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6</span></div><div class="line"><a name="l09734"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga34187b0598a3e166a457818770a616d4"> 9734</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div><div class="line"><a name="l09735"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga8bcfb9fc5fd4a92164b2aa6cdb6db77e"> 9735</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7</span></div><div class="line"><a name="l09736"></a><span class="lineno"> 9736</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div><div class="line"><a name="l09737"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga98cf5c98c133e20fb620faa6ca29d98e"> 9737</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      0x1u</span></div><div class="line"><a name="l09738"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga2e23aa8155158c86fc53ccd8baccf24d"> 9738</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     0</span></div><div class="line"><a name="l09739"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gab830f2c82eef6d0db7caab8ee5689ba6"> 9739</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    0x4u</span></div><div class="line"><a name="l09740"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga06b4e6d970f2610a635c92bb1270541d"> 9740</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   2</span></div><div class="line"><a name="l09741"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga5af78dc068c0c69c43f749012b4c4150"> 9741</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_VLPRS_MASK                     0x8u</span></div><div class="line"><a name="l09742"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#ga9783786c3fc02e2420ea454dfcc63f78"> 9742</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_VLPRS_SHIFT                    3</span></div><div class="line"><a name="l09743"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gafc23413f162a7207555b876c373d6fdd"> 9743</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_TRAMPO_MASK                    0x10u</span></div><div class="line"><a name="l09744"></a><span class="lineno"><a class="line" href="group___p_m_c___register___masks.html#gaa58b33a6b2b5c1da029a548c19699139"> 9744</a></span>&#160;<span class="preprocessor">#define PMC_REGSC_TRAMPO_SHIFT                   4</span></div><div class="line"><a name="l09745"></a><span class="lineno"> 9745</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div><div class="line"><a name="l09749"></a><span class="lineno"> 9749</span>&#160;</div><div class="line"><a name="l09750"></a><span class="lineno"> 9750</span>&#160;</div><div class="line"><a name="l09751"></a><span class="lineno"> 9751</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l09753"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral.html#gaf32df9f1096263f10a5e8978a338b2ac"> 9753</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTR                             ((PMC_MemMapPtr)0x4007D000u)</span></div><div class="line"><a name="l09754"></a><span class="lineno"> 9754</span>&#160;</div><div class="line"><a name="l09755"></a><span class="lineno"> 9755</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09756"></a><span class="lineno"> 9756</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div><div class="line"><a name="l09757"></a><span class="lineno"> 9757</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09758"></a><span class="lineno"> 9758</span>&#160;</div><div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;<span class="comment">/* PMC - Register instance definitions */</span></div><div class="line"><a name="l09766"></a><span class="lineno"> 9766</span>&#160;<span class="comment">/* PMC */</span></div><div class="line"><a name="l09767"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#gae9e90b7b2d3c4f5e0950d074fecb2798"> 9767</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC1                               PMC_LVDSC1_REG(PMC_BASE_PTR)</span></div><div class="line"><a name="l09768"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#ga921b48d20e5bc7e7353ac2f59c8135ba"> 9768</a></span>&#160;<span class="preprocessor">#define PMC_LVDSC2                               PMC_LVDSC2_REG(PMC_BASE_PTR)</span></div><div class="line"><a name="l09769"></a><span class="lineno"><a class="line" href="group___p_m_c___register___accessor___macros.html#gad80edb8f69da1769b7367108d8c4f9be"> 9769</a></span>&#160;<span class="preprocessor">#define PMC_REGSC                                PMC_REGSC_REG(PMC_BASE_PTR)</span></div><div class="line"><a name="l09770"></a><span class="lineno"> 9770</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;</div><div class="line"><a name="l09775"></a><span class="lineno"> 9775</span>&#160; <span class="comment">/* end of group PMC_Peripheral */</span></div><div class="line"><a name="l09779"></a><span class="lineno"> 9779</span>&#160;</div><div class="line"><a name="l09780"></a><span class="lineno"> 9780</span>&#160;</div><div class="line"><a name="l09781"></a><span class="lineno"> 9781</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09782"></a><span class="lineno"> 9782</span>&#160;<span class="comment">   -- PORT</span></div><div class="line"><a name="l09783"></a><span class="lineno"> 9783</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09784"></a><span class="lineno"> 9784</span>&#160;</div><div class="line"><a name="l09791"></a><span class="lineno"> 9791</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_p_o_r_t___mem_map.html">PORT_MemMap</a> {</div><div class="line"><a name="l09792"></a><span class="lineno"> 9792</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PCR[32];                                </div><div class="line"><a name="l09793"></a><span class="lineno"> 9793</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> GPCLR;                                  </div><div class="line"><a name="l09794"></a><span class="lineno"> 9794</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> GPCHR;                                  </div><div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[24];</div><div class="line"><a name="l09796"></a><span class="lineno"> 9796</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ISFR;                                   </div><div class="line"><a name="l09797"></a><span class="lineno"> 9797</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[28];</div><div class="line"><a name="l09798"></a><span class="lineno"> 9798</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> DFER;                                   </div><div class="line"><a name="l09799"></a><span class="lineno"> 9799</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> DFCR;                                   </div><div class="line"><a name="l09800"></a><span class="lineno"> 9800</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> DFWR;                                   </div><div class="line"><a name="l09801"></a><span class="lineno"> 9801</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___p_o_r_t___peripheral.html#ga0e26bafb7c17808f90278627bcbcaf8c">PORT_MemMapPtr</a>;</div><div class="line"><a name="l09802"></a><span class="lineno"> 9802</span>&#160;</div><div class="line"><a name="l09803"></a><span class="lineno"> 9803</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09804"></a><span class="lineno"> 9804</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div><div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;</div><div class="line"><a name="l09813"></a><span class="lineno"> 9813</span>&#160;<span class="comment">/* PORT - Register accessors */</span></div><div class="line"><a name="l09814"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac6f8c9eab2e63700616f4d4fa4a6ef0e"> 9814</a></span>&#160;<span class="preprocessor">#define PORT_PCR_REG(base,index)                 ((base)-&gt;PCR[index])</span></div><div class="line"><a name="l09815"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gabbf5476f842aa7b313fdd3fedad41ca1"> 9815</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_REG(base)                     ((base)-&gt;GPCLR)</span></div><div class="line"><a name="l09816"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5436d30f4741eacd3c61c337b626ab55"> 9816</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_REG(base)                     ((base)-&gt;GPCHR)</span></div><div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gace6266e51916939b6ebd7cdb38394c6f"> 9817</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_REG(base)                      ((base)-&gt;ISFR)</span></div><div class="line"><a name="l09818"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf4400f8add6cb007e24074363387e938"> 9818</a></span>&#160;<span class="preprocessor">#define PORT_DFER_REG(base)                      ((base)-&gt;DFER)</span></div><div class="line"><a name="l09819"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga317b840ce4f1cdc8a67975e5ddc85b05"> 9819</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_REG(base)                      ((base)-&gt;DFCR)</span></div><div class="line"><a name="l09820"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaea4b1adf59e177a14afea996b6e56d93"> 9820</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_REG(base)                      ((base)-&gt;DFWR)</span></div><div class="line"><a name="l09821"></a><span class="lineno"> 9821</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div><div class="line"><a name="l09825"></a><span class="lineno"> 9825</span>&#160;</div><div class="line"><a name="l09826"></a><span class="lineno"> 9826</span>&#160;</div><div class="line"><a name="l09827"></a><span class="lineno"> 9827</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09828"></a><span class="lineno"> 9828</span>&#160;<span class="comment">   -- PORT Register Masks</span></div><div class="line"><a name="l09829"></a><span class="lineno"> 9829</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09830"></a><span class="lineno"> 9830</span>&#160;</div><div class="line"><a name="l09836"></a><span class="lineno"> 9836</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div><div class="line"><a name="l09837"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga075e53298ec26cb1b463c95b902c39c1"> 9837</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div><div class="line"><a name="l09838"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7c040fa4d37750af5fef3ea1d0e370a9"> 9838</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0</span></div><div class="line"><a name="l09839"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga125482aa2497e8435dac49c039b7fa97"> 9839</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div><div class="line"><a name="l09840"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga18556773988cdd78e363959884dbec46"> 9840</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1</span></div><div class="line"><a name="l09841"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9cdf02a7b160ee528de8e18aad2cae60"> 9841</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_MASK                        0x4u</span></div><div class="line"><a name="l09842"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga87657ecdc18eb5b344d4e399a3a2fb70"> 9842</a></span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       2</span></div><div class="line"><a name="l09843"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7f1f5c3812018f9ed4d84a187146ba91"> 9843</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div><div class="line"><a name="l09844"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae7d057ebd3218784fca57f55a85f2d29"> 9844</a></span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4</span></div><div class="line"><a name="l09845"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbe19f0087a51a8c26c51838b7a555d2"> 9845</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ODE_MASK                        0x20u</span></div><div class="line"><a name="l09846"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac4871a3c3a20a51a3a57131d34e427e0"> 9846</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ODE_SHIFT                       5</span></div><div class="line"><a name="l09847"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae1c37b9f66e58bd80e7764232fd05cee"> 9847</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div><div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga00ae08038ade5432d0240666658d8867"> 9848</a></span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6</span></div><div class="line"><a name="l09849"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0feec5fc6b285b83c573f913c74e5c41"> 9849</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div><div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa39e1cfed4df3797e4f1d141adab8776"> 9850</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8</span></div><div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad20ae957ec775096862e8a6542463e03"> 9851</a></span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div><div class="line"><a name="l09852"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga671e65e4960f3b103af68881ae99d85a"> 9852</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_MASK                         0x8000u</span></div><div class="line"><a name="l09853"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga72ad78bf008f1968310a8abcd09b29ea"> 9853</a></span>&#160;<span class="preprocessor">#define PORT_PCR_LK_SHIFT                        15</span></div><div class="line"><a name="l09854"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabaef70d886fda0a7da8e862308bf5909"> 9854</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div><div class="line"><a name="l09855"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0bda43cd85ca4d5df17f12a193937d81"> 9855</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16</span></div><div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gadbd5b173d13c0766ed34cb90095ba789"> 9856</a></span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div><div class="line"><a name="l09857"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga154d9308c2ab5b6a78ab04d9f3b08879"> 9857</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div><div class="line"><a name="l09858"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5fbf95753704fb1d71da88299c11105e"> 9858</a></span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24</span></div><div class="line"><a name="l09859"></a><span class="lineno"> 9859</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div><div class="line"><a name="l09860"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaa7e4a890e9d09d85279889ce3ecb0044"> 9860</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l09861"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaafacaac0aa215f596b947609857d6491"> 9861</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l09862"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab9daa192b3e0c7d1bf44689b960c5a4f"> 9862</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div><div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga49c4160370859546837be80a2eed1365"> 9863</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l09864"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga340d6aadd9516b3cac26187b014ce9d3"> 9864</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l09865"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga82584460ead116af92e0d8d2ce15a88e"> 9865</a></span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div><div class="line"><a name="l09866"></a><span class="lineno"> 9866</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div><div class="line"><a name="l09867"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4f288d1140184d41384f459c263d6e63"> 9867</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l09868"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gab4464bb98b737fbf75d42682fef3c09c"> 9868</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l09869"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga4bcc0d29943f201d35379c59dced6f5a"> 9869</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div><div class="line"><a name="l09870"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga5e60b77e9d69fc09654c8034e31df7b5"> 9870</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l09871"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacbc69d159ff1e697736d296bbc95566d"> 9871</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l09872"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gae9cf8d5289e6249274584e60f984663b"> 9872</a></span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div><div class="line"><a name="l09873"></a><span class="lineno"> 9873</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div><div class="line"><a name="l09874"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gabb5d188f3dfe38f0d8bbb870e81fb7e3"> 9874</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l09875"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga678f290447622562272513d57eb2bf78"> 9875</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0</span></div><div class="line"><a name="l09876"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga0cef94247261ca16ebf25b6f432f1344"> 9876</a></span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div><div class="line"><a name="l09877"></a><span class="lineno"> 9877</span>&#160;<span class="comment">/* DFER Bit Fields */</span></div><div class="line"><a name="l09878"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga450c760a693b115dc630c8a5edb628df"> 9878</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l09879"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga7bcd0509509d5a2865efab49eef02c56"> 9879</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE_SHIFT                      0</span></div><div class="line"><a name="l09880"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gacfcb713492555bf46eb37c6739ef836e"> 9880</a></span>&#160;<span class="preprocessor">#define PORT_DFER_DFE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFER_DFE_SHIFT))&amp;PORT_DFER_DFE_MASK)</span></div><div class="line"><a name="l09881"></a><span class="lineno"> 9881</span>&#160;<span class="comment">/* DFCR Bit Fields */</span></div><div class="line"><a name="l09882"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gadc66969dfb648b725cd30df406f7a2f9"> 9882</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_MASK                        0x1u</span></div><div class="line"><a name="l09883"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gac739bd97cc0b19198e8daa335c984500"> 9883</a></span>&#160;<span class="preprocessor">#define PORT_DFCR_CS_SHIFT                       0</span></div><div class="line"><a name="l09884"></a><span class="lineno"> 9884</span>&#160;<span class="comment">/* DFWR Bit Fields */</span></div><div class="line"><a name="l09885"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gaf2f0bbe1dea504156dce840fdcb94b74"> 9885</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_MASK                      0x1Fu</span></div><div class="line"><a name="l09886"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#ga9045bd83bc548178d057bf4916c8fe08"> 9886</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT_SHIFT                     0</span></div><div class="line"><a name="l09887"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___masks.html#gad657e805a001c463d29fc307ecd4103e"> 9887</a></span>&#160;<span class="preprocessor">#define PORT_DFWR_FILT(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_DFWR_FILT_SHIFT))&amp;PORT_DFWR_FILT_MASK)</span></div><div class="line"><a name="l09888"></a><span class="lineno"> 9888</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div><div class="line"><a name="l09892"></a><span class="lineno"> 9892</span>&#160;</div><div class="line"><a name="l09893"></a><span class="lineno"> 9893</span>&#160;</div><div class="line"><a name="l09894"></a><span class="lineno"> 9894</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div><div class="line"><a name="l09896"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#gaa18ec7594fe603225220ec6eda4a19ce"> 9896</a></span>&#160;<span class="preprocessor">#define PORTA_BASE_PTR                           ((PORT_MemMapPtr)0x40049000u)</span></div><div class="line"><a name="l09897"></a><span class="lineno"> 9897</span>&#160;</div><div class="line"><a name="l09898"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga585b4782d1ceb44492289af0019480f9"> 9898</a></span>&#160;<span class="preprocessor">#define PORTB_BASE_PTR                           ((PORT_MemMapPtr)0x4004A000u)</span></div><div class="line"><a name="l09899"></a><span class="lineno"> 9899</span>&#160;</div><div class="line"><a name="l09900"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga03c740cdda17711afafc932723871474"> 9900</a></span>&#160;<span class="preprocessor">#define PORTC_BASE_PTR                           ((PORT_MemMapPtr)0x4004B000u)</span></div><div class="line"><a name="l09901"></a><span class="lineno"> 9901</span>&#160;</div><div class="line"><a name="l09902"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#ga7f5a263751543810ebfdbde278383276"> 9902</a></span>&#160;<span class="preprocessor">#define PORTD_BASE_PTR                           ((PORT_MemMapPtr)0x4004C000u)</span></div><div class="line"><a name="l09903"></a><span class="lineno"> 9903</span>&#160;</div><div class="line"><a name="l09904"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral.html#gab166fe285bbb15b52de610f408fe25d3"> 9904</a></span>&#160;<span class="preprocessor">#define PORTE_BASE_PTR                           ((PORT_MemMapPtr)0x4004D000u)</span></div><div class="line"><a name="l09905"></a><span class="lineno"> 9905</span>&#160;</div><div class="line"><a name="l09906"></a><span class="lineno"> 9906</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l09907"></a><span class="lineno"> 9907</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div><div class="line"><a name="l09908"></a><span class="lineno"> 9908</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l09909"></a><span class="lineno"> 9909</span>&#160;</div><div class="line"><a name="l09916"></a><span class="lineno"> 9916</span>&#160;<span class="comment">/* PORT - Register instance definitions */</span></div><div class="line"><a name="l09917"></a><span class="lineno"> 9917</span>&#160;<span class="comment">/* PORTA */</span></div><div class="line"><a name="l09918"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf09680dfe5ed3f1f4df46364406b5d65"> 9918</a></span>&#160;<span class="preprocessor">#define PORTA_PCR0                               PORT_PCR_REG(PORTA_BASE_PTR,0)</span></div><div class="line"><a name="l09919"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa0028ded7cfc5ec26b8736ce6b6cab1d"> 9919</a></span>&#160;<span class="preprocessor">#define PORTA_PCR1                               PORT_PCR_REG(PORTA_BASE_PTR,1)</span></div><div class="line"><a name="l09920"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga27c656f9b2b1389be19422801b95c188"> 9920</a></span>&#160;<span class="preprocessor">#define PORTA_PCR2                               PORT_PCR_REG(PORTA_BASE_PTR,2)</span></div><div class="line"><a name="l09921"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga16f76793a4ca36622bbbe239f44b83ce"> 9921</a></span>&#160;<span class="preprocessor">#define PORTA_PCR3                               PORT_PCR_REG(PORTA_BASE_PTR,3)</span></div><div class="line"><a name="l09922"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga87a71633cdff27aa4f0bfe6c28c20972"> 9922</a></span>&#160;<span class="preprocessor">#define PORTA_PCR4                               PORT_PCR_REG(PORTA_BASE_PTR,4)</span></div><div class="line"><a name="l09923"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa08971354924f9127ae2c7f02371b8f0"> 9923</a></span>&#160;<span class="preprocessor">#define PORTA_PCR5                               PORT_PCR_REG(PORTA_BASE_PTR,5)</span></div><div class="line"><a name="l09924"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0b2a0b585f32c1d75bc5f03172145891"> 9924</a></span>&#160;<span class="preprocessor">#define PORTA_PCR6                               PORT_PCR_REG(PORTA_BASE_PTR,6)</span></div><div class="line"><a name="l09925"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7d9e3e4d4db2128b26bc8cc056b2caeb"> 9925</a></span>&#160;<span class="preprocessor">#define PORTA_PCR7                               PORT_PCR_REG(PORTA_BASE_PTR,7)</span></div><div class="line"><a name="l09926"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga636cd0b73b077598440602115f1c62ba"> 9926</a></span>&#160;<span class="preprocessor">#define PORTA_PCR8                               PORT_PCR_REG(PORTA_BASE_PTR,8)</span></div><div class="line"><a name="l09927"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5ffd2862c1b64550ad305aa99eb83687"> 9927</a></span>&#160;<span class="preprocessor">#define PORTA_PCR9                               PORT_PCR_REG(PORTA_BASE_PTR,9)</span></div><div class="line"><a name="l09928"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga81a5d66a560dc54bb4c2b5b5a5251dfd"> 9928</a></span>&#160;<span class="preprocessor">#define PORTA_PCR10                              PORT_PCR_REG(PORTA_BASE_PTR,10)</span></div><div class="line"><a name="l09929"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf8f328f1fe1015d04bf37dc4f4270e05"> 9929</a></span>&#160;<span class="preprocessor">#define PORTA_PCR11                              PORT_PCR_REG(PORTA_BASE_PTR,11)</span></div><div class="line"><a name="l09930"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa1285925fbb4a97777dec0b2d2a17b8d"> 9930</a></span>&#160;<span class="preprocessor">#define PORTA_PCR12                              PORT_PCR_REG(PORTA_BASE_PTR,12)</span></div><div class="line"><a name="l09931"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga030a0ec8e1a2e9b12a05d46b6f1b6fbf"> 9931</a></span>&#160;<span class="preprocessor">#define PORTA_PCR13                              PORT_PCR_REG(PORTA_BASE_PTR,13)</span></div><div class="line"><a name="l09932"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4a90c76e1c8b51bddc12c8c1b730fe20"> 9932</a></span>&#160;<span class="preprocessor">#define PORTA_PCR14                              PORT_PCR_REG(PORTA_BASE_PTR,14)</span></div><div class="line"><a name="l09933"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab2a20fa96c02de048c9b929b78e84a99"> 9933</a></span>&#160;<span class="preprocessor">#define PORTA_PCR15                              PORT_PCR_REG(PORTA_BASE_PTR,15)</span></div><div class="line"><a name="l09934"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaba5d5aa71c32374fbf15794dedea2d27"> 9934</a></span>&#160;<span class="preprocessor">#define PORTA_PCR16                              PORT_PCR_REG(PORTA_BASE_PTR,16)</span></div><div class="line"><a name="l09935"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga58ef95de418596f12a080d5a89e937b6"> 9935</a></span>&#160;<span class="preprocessor">#define PORTA_PCR17                              PORT_PCR_REG(PORTA_BASE_PTR,17)</span></div><div class="line"><a name="l09936"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7bddf52061cc542a04ad1bbc6b3bc32b"> 9936</a></span>&#160;<span class="preprocessor">#define PORTA_PCR18                              PORT_PCR_REG(PORTA_BASE_PTR,18)</span></div><div class="line"><a name="l09937"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae9e01128dfc72101c1e9d01ff9b8173e"> 9937</a></span>&#160;<span class="preprocessor">#define PORTA_PCR19                              PORT_PCR_REG(PORTA_BASE_PTR,19)</span></div><div class="line"><a name="l09938"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7cff4543787010a70fe1161c52993061"> 9938</a></span>&#160;<span class="preprocessor">#define PORTA_PCR20                              PORT_PCR_REG(PORTA_BASE_PTR,20)</span></div><div class="line"><a name="l09939"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga10f7848d5006035f25e4eefa2a555cb4"> 9939</a></span>&#160;<span class="preprocessor">#define PORTA_PCR21                              PORT_PCR_REG(PORTA_BASE_PTR,21)</span></div><div class="line"><a name="l09940"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2e4ab3be857dafd80fad43bc1a62579f"> 9940</a></span>&#160;<span class="preprocessor">#define PORTA_PCR22                              PORT_PCR_REG(PORTA_BASE_PTR,22)</span></div><div class="line"><a name="l09941"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga395fcd92bf0b2e79e0d64a30ec2e877b"> 9941</a></span>&#160;<span class="preprocessor">#define PORTA_PCR23                              PORT_PCR_REG(PORTA_BASE_PTR,23)</span></div><div class="line"><a name="l09942"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8009a31443788f9fde5a55f634d42abf"> 9942</a></span>&#160;<span class="preprocessor">#define PORTA_PCR24                              PORT_PCR_REG(PORTA_BASE_PTR,24)</span></div><div class="line"><a name="l09943"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9813e9b0335bafc35f59fa6ca48a777f"> 9943</a></span>&#160;<span class="preprocessor">#define PORTA_PCR25                              PORT_PCR_REG(PORTA_BASE_PTR,25)</span></div><div class="line"><a name="l09944"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gace77d2b4b32fec414668b7794407afee"> 9944</a></span>&#160;<span class="preprocessor">#define PORTA_PCR26                              PORT_PCR_REG(PORTA_BASE_PTR,26)</span></div><div class="line"><a name="l09945"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga031109ad31ca37612a46bfd166c78380"> 9945</a></span>&#160;<span class="preprocessor">#define PORTA_PCR27                              PORT_PCR_REG(PORTA_BASE_PTR,27)</span></div><div class="line"><a name="l09946"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2b0b082ce2777577e7324b1c5182ad31"> 9946</a></span>&#160;<span class="preprocessor">#define PORTA_PCR28                              PORT_PCR_REG(PORTA_BASE_PTR,28)</span></div><div class="line"><a name="l09947"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga6d30fa39869bf03ec6411338fc9027c5"> 9947</a></span>&#160;<span class="preprocessor">#define PORTA_PCR29                              PORT_PCR_REG(PORTA_BASE_PTR,29)</span></div><div class="line"><a name="l09948"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1f031f13981b411667481171931bbdd1"> 9948</a></span>&#160;<span class="preprocessor">#define PORTA_PCR30                              PORT_PCR_REG(PORTA_BASE_PTR,30)</span></div><div class="line"><a name="l09949"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gadced9f841b86181fd633d8cded3bb84b"> 9949</a></span>&#160;<span class="preprocessor">#define PORTA_PCR31                              PORT_PCR_REG(PORTA_BASE_PTR,31)</span></div><div class="line"><a name="l09950"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab728322d77d416ea3160a7af2031081c"> 9950</a></span>&#160;<span class="preprocessor">#define PORTA_GPCLR                              PORT_GPCLR_REG(PORTA_BASE_PTR)</span></div><div class="line"><a name="l09951"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5950c7dd6c8779f01a283816e746bbe4"> 9951</a></span>&#160;<span class="preprocessor">#define PORTA_GPCHR                              PORT_GPCHR_REG(PORTA_BASE_PTR)</span></div><div class="line"><a name="l09952"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga16b457b37bdb193f536222c9949dce0c"> 9952</a></span>&#160;<span class="preprocessor">#define PORTA_ISFR                               PORT_ISFR_REG(PORTA_BASE_PTR)</span></div><div class="line"><a name="l09953"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa0d8365ea1ec30cb5e4edcbc2d86e0bb"> 9953</a></span>&#160;<span class="preprocessor">#define PORTA_DFER                               PORT_DFER_REG(PORTA_BASE_PTR)</span></div><div class="line"><a name="l09954"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga651ee1b9d121708d1343316ff9ffba55"> 9954</a></span>&#160;<span class="preprocessor">#define PORTA_DFCR                               PORT_DFCR_REG(PORTA_BASE_PTR)</span></div><div class="line"><a name="l09955"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga53f4db55117c3c794b86b9231c9f7977"> 9955</a></span>&#160;<span class="preprocessor">#define PORTA_DFWR                               PORT_DFWR_REG(PORTA_BASE_PTR)</span></div><div class="line"><a name="l09956"></a><span class="lineno"> 9956</span>&#160;<span class="comment">/* PORTB */</span></div><div class="line"><a name="l09957"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga86b17a376709adcb769bce67f2caaf3e"> 9957</a></span>&#160;<span class="preprocessor">#define PORTB_PCR0                               PORT_PCR_REG(PORTB_BASE_PTR,0)</span></div><div class="line"><a name="l09958"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7d6639d3c2bf018ceb6ff89305f07ef9"> 9958</a></span>&#160;<span class="preprocessor">#define PORTB_PCR1                               PORT_PCR_REG(PORTB_BASE_PTR,1)</span></div><div class="line"><a name="l09959"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7fef983fbfddc2cc33547e2942dd5e1b"> 9959</a></span>&#160;<span class="preprocessor">#define PORTB_PCR2                               PORT_PCR_REG(PORTB_BASE_PTR,2)</span></div><div class="line"><a name="l09960"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga82dd1ddc9ba8721ba3a6be38fadb44d4"> 9960</a></span>&#160;<span class="preprocessor">#define PORTB_PCR3                               PORT_PCR_REG(PORTB_BASE_PTR,3)</span></div><div class="line"><a name="l09961"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga336bcf2049069b0aa4a3af1dc932346c"> 9961</a></span>&#160;<span class="preprocessor">#define PORTB_PCR4                               PORT_PCR_REG(PORTB_BASE_PTR,4)</span></div><div class="line"><a name="l09962"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4184d122d616112c00eea23fffd4b8ba"> 9962</a></span>&#160;<span class="preprocessor">#define PORTB_PCR5                               PORT_PCR_REG(PORTB_BASE_PTR,5)</span></div><div class="line"><a name="l09963"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7ed9998562ee0b920b79d0c918d6f11c"> 9963</a></span>&#160;<span class="preprocessor">#define PORTB_PCR6                               PORT_PCR_REG(PORTB_BASE_PTR,6)</span></div><div class="line"><a name="l09964"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gadb974c2a27bb4fdb81ac5f9ef0bd4543"> 9964</a></span>&#160;<span class="preprocessor">#define PORTB_PCR7                               PORT_PCR_REG(PORTB_BASE_PTR,7)</span></div><div class="line"><a name="l09965"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4393ec7ccd4ad6c7238e2a7030d220af"> 9965</a></span>&#160;<span class="preprocessor">#define PORTB_PCR8                               PORT_PCR_REG(PORTB_BASE_PTR,8)</span></div><div class="line"><a name="l09966"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf1d0502dd6b501bc381182e6698b783a"> 9966</a></span>&#160;<span class="preprocessor">#define PORTB_PCR9                               PORT_PCR_REG(PORTB_BASE_PTR,9)</span></div><div class="line"><a name="l09967"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga138a041eb20622dd0d90be1fc5372d08"> 9967</a></span>&#160;<span class="preprocessor">#define PORTB_PCR10                              PORT_PCR_REG(PORTB_BASE_PTR,10)</span></div><div class="line"><a name="l09968"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga166cd38bdd9018672a0baa9876092e6b"> 9968</a></span>&#160;<span class="preprocessor">#define PORTB_PCR11                              PORT_PCR_REG(PORTB_BASE_PTR,11)</span></div><div class="line"><a name="l09969"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8c0cf837f2c31c8343f61ae72ae073dd"> 9969</a></span>&#160;<span class="preprocessor">#define PORTB_PCR12                              PORT_PCR_REG(PORTB_BASE_PTR,12)</span></div><div class="line"><a name="l09970"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gabdbb9cb2e0e2b52753f0bf75e72a1604"> 9970</a></span>&#160;<span class="preprocessor">#define PORTB_PCR13                              PORT_PCR_REG(PORTB_BASE_PTR,13)</span></div><div class="line"><a name="l09971"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gadca25885cd63c7586c57c1ea32e3e7e7"> 9971</a></span>&#160;<span class="preprocessor">#define PORTB_PCR14                              PORT_PCR_REG(PORTB_BASE_PTR,14)</span></div><div class="line"><a name="l09972"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9a88a05d7500356174ff10e4e6cf59ed"> 9972</a></span>&#160;<span class="preprocessor">#define PORTB_PCR15                              PORT_PCR_REG(PORTB_BASE_PTR,15)</span></div><div class="line"><a name="l09973"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga71f05622c369890b9e928f6a1b42e068"> 9973</a></span>&#160;<span class="preprocessor">#define PORTB_PCR16                              PORT_PCR_REG(PORTB_BASE_PTR,16)</span></div><div class="line"><a name="l09974"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab1215ef98ba1154d4712e0796bb8ce1b"> 9974</a></span>&#160;<span class="preprocessor">#define PORTB_PCR17                              PORT_PCR_REG(PORTB_BASE_PTR,17)</span></div><div class="line"><a name="l09975"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf0734213e15dccdc7b6756da86d7f3de"> 9975</a></span>&#160;<span class="preprocessor">#define PORTB_PCR18                              PORT_PCR_REG(PORTB_BASE_PTR,18)</span></div><div class="line"><a name="l09976"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga350d0f2af48e5da843dedd499c0fd003"> 9976</a></span>&#160;<span class="preprocessor">#define PORTB_PCR19                              PORT_PCR_REG(PORTB_BASE_PTR,19)</span></div><div class="line"><a name="l09977"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga51aa6628c3f9eb5249cf9c9e6854462d"> 9977</a></span>&#160;<span class="preprocessor">#define PORTB_PCR20                              PORT_PCR_REG(PORTB_BASE_PTR,20)</span></div><div class="line"><a name="l09978"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga01b49a684d51a475a202877fceb1e955"> 9978</a></span>&#160;<span class="preprocessor">#define PORTB_PCR21                              PORT_PCR_REG(PORTB_BASE_PTR,21)</span></div><div class="line"><a name="l09979"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaeb5876c39a195b96f840f97482f2126e"> 9979</a></span>&#160;<span class="preprocessor">#define PORTB_PCR22                              PORT_PCR_REG(PORTB_BASE_PTR,22)</span></div><div class="line"><a name="l09980"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafab15073472995c04103ea5e55174bb4"> 9980</a></span>&#160;<span class="preprocessor">#define PORTB_PCR23                              PORT_PCR_REG(PORTB_BASE_PTR,23)</span></div><div class="line"><a name="l09981"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae41cf9013f798490772ca3e5bdf79202"> 9981</a></span>&#160;<span class="preprocessor">#define PORTB_PCR24                              PORT_PCR_REG(PORTB_BASE_PTR,24)</span></div><div class="line"><a name="l09982"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac699c336b38fbe3dcf26165e36cf7c2b"> 9982</a></span>&#160;<span class="preprocessor">#define PORTB_PCR25                              PORT_PCR_REG(PORTB_BASE_PTR,25)</span></div><div class="line"><a name="l09983"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga06d1ebeefaabab98f96e043b3db7c6eb"> 9983</a></span>&#160;<span class="preprocessor">#define PORTB_PCR26                              PORT_PCR_REG(PORTB_BASE_PTR,26)</span></div><div class="line"><a name="l09984"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga3de6d46ba9b59a95cfa8cea7b200863b"> 9984</a></span>&#160;<span class="preprocessor">#define PORTB_PCR27                              PORT_PCR_REG(PORTB_BASE_PTR,27)</span></div><div class="line"><a name="l09985"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab6ddd30242408cbdd1560ee3709dd277"> 9985</a></span>&#160;<span class="preprocessor">#define PORTB_PCR28                              PORT_PCR_REG(PORTB_BASE_PTR,28)</span></div><div class="line"><a name="l09986"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaeecc2d90ca61237a01ef962f4fe0ac6c"> 9986</a></span>&#160;<span class="preprocessor">#define PORTB_PCR29                              PORT_PCR_REG(PORTB_BASE_PTR,29)</span></div><div class="line"><a name="l09987"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad8401cd4071ed9e9a982b3276ec38e35"> 9987</a></span>&#160;<span class="preprocessor">#define PORTB_PCR30                              PORT_PCR_REG(PORTB_BASE_PTR,30)</span></div><div class="line"><a name="l09988"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga96f4d8937d7a66dd250b64bdedb656d2"> 9988</a></span>&#160;<span class="preprocessor">#define PORTB_PCR31                              PORT_PCR_REG(PORTB_BASE_PTR,31)</span></div><div class="line"><a name="l09989"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga101dc46cb6b1199293c05e709475a898"> 9989</a></span>&#160;<span class="preprocessor">#define PORTB_GPCLR                              PORT_GPCLR_REG(PORTB_BASE_PTR)</span></div><div class="line"><a name="l09990"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf981a1f11cba79232df1365b268f2d2a"> 9990</a></span>&#160;<span class="preprocessor">#define PORTB_GPCHR                              PORT_GPCHR_REG(PORTB_BASE_PTR)</span></div><div class="line"><a name="l09991"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac96c4ebc1dfc45c025427e4eb1c8a363"> 9991</a></span>&#160;<span class="preprocessor">#define PORTB_ISFR                               PORT_ISFR_REG(PORTB_BASE_PTR)</span></div><div class="line"><a name="l09992"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga081687008e015d5553d7ecb10733078c"> 9992</a></span>&#160;<span class="preprocessor">#define PORTB_DFER                               PORT_DFER_REG(PORTB_BASE_PTR)</span></div><div class="line"><a name="l09993"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga5b2e23f6a1bc798105a30eae3048e891"> 9993</a></span>&#160;<span class="preprocessor">#define PORTB_DFCR                               PORT_DFCR_REG(PORTB_BASE_PTR)</span></div><div class="line"><a name="l09994"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0bad4615778f492da9c224139edb60a4"> 9994</a></span>&#160;<span class="preprocessor">#define PORTB_DFWR                               PORT_DFWR_REG(PORTB_BASE_PTR)</span></div><div class="line"><a name="l09995"></a><span class="lineno"> 9995</span>&#160;<span class="comment">/* PORTC */</span></div><div class="line"><a name="l09996"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad8614ff2adb409afcdb871899764dee8"> 9996</a></span>&#160;<span class="preprocessor">#define PORTC_PCR0                               PORT_PCR_REG(PORTC_BASE_PTR,0)</span></div><div class="line"><a name="l09997"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7082550b4e50e24ac7eb94fa46605314"> 9997</a></span>&#160;<span class="preprocessor">#define PORTC_PCR1                               PORT_PCR_REG(PORTC_BASE_PTR,1)</span></div><div class="line"><a name="l09998"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga416c759c368fb16f8ab5b23a594c4fdf"> 9998</a></span>&#160;<span class="preprocessor">#define PORTC_PCR2                               PORT_PCR_REG(PORTC_BASE_PTR,2)</span></div><div class="line"><a name="l09999"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8c77ca95b0dbdb3dbc17376bd320ccc7"> 9999</a></span>&#160;<span class="preprocessor">#define PORTC_PCR3                               PORT_PCR_REG(PORTC_BASE_PTR,3)</span></div><div class="line"><a name="l10000"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7d809bf9a0b83fe48143a7a334fb43dc">10000</a></span>&#160;<span class="preprocessor">#define PORTC_PCR4                               PORT_PCR_REG(PORTC_BASE_PTR,4)</span></div><div class="line"><a name="l10001"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad236bd1ea2e60764c7c69e4ac760ac78">10001</a></span>&#160;<span class="preprocessor">#define PORTC_PCR5                               PORT_PCR_REG(PORTC_BASE_PTR,5)</span></div><div class="line"><a name="l10002"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad68e1e7d06033448b87c4b0beb7cd9e6">10002</a></span>&#160;<span class="preprocessor">#define PORTC_PCR6                               PORT_PCR_REG(PORTC_BASE_PTR,6)</span></div><div class="line"><a name="l10003"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab1ca12e9771cdab79a5229c86f66a601">10003</a></span>&#160;<span class="preprocessor">#define PORTC_PCR7                               PORT_PCR_REG(PORTC_BASE_PTR,7)</span></div><div class="line"><a name="l10004"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2c5360d5d40e4d69877546b0aba0ff7b">10004</a></span>&#160;<span class="preprocessor">#define PORTC_PCR8                               PORT_PCR_REG(PORTC_BASE_PTR,8)</span></div><div class="line"><a name="l10005"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga291011f669d2af89e3cd9cee3e1adfca">10005</a></span>&#160;<span class="preprocessor">#define PORTC_PCR9                               PORT_PCR_REG(PORTC_BASE_PTR,9)</span></div><div class="line"><a name="l10006"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2fc705bd24e27e799ef1d01105d1c39f">10006</a></span>&#160;<span class="preprocessor">#define PORTC_PCR10                              PORT_PCR_REG(PORTC_BASE_PTR,10)</span></div><div class="line"><a name="l10007"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad183fd746fc2265552ae7c46cd9a8622">10007</a></span>&#160;<span class="preprocessor">#define PORTC_PCR11                              PORT_PCR_REG(PORTC_BASE_PTR,11)</span></div><div class="line"><a name="l10008"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9e089d2e3900b6ba3163d55304c8f62e">10008</a></span>&#160;<span class="preprocessor">#define PORTC_PCR12                              PORT_PCR_REG(PORTC_BASE_PTR,12)</span></div><div class="line"><a name="l10009"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1d493f6e8d2939b06c057a0924798f64">10009</a></span>&#160;<span class="preprocessor">#define PORTC_PCR13                              PORT_PCR_REG(PORTC_BASE_PTR,13)</span></div><div class="line"><a name="l10010"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga717aa81ade891bfd6521dec474573300">10010</a></span>&#160;<span class="preprocessor">#define PORTC_PCR14                              PORT_PCR_REG(PORTC_BASE_PTR,14)</span></div><div class="line"><a name="l10011"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga02f8c33e15e3b40eac256432ba921cfa">10011</a></span>&#160;<span class="preprocessor">#define PORTC_PCR15                              PORT_PCR_REG(PORTC_BASE_PTR,15)</span></div><div class="line"><a name="l10012"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae4f1e40ea5c7098d69cdb3d0be62b75b">10012</a></span>&#160;<span class="preprocessor">#define PORTC_PCR16                              PORT_PCR_REG(PORTC_BASE_PTR,16)</span></div><div class="line"><a name="l10013"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga90e57a178fd6109e37ee69f2c93c8794">10013</a></span>&#160;<span class="preprocessor">#define PORTC_PCR17                              PORT_PCR_REG(PORTC_BASE_PTR,17)</span></div><div class="line"><a name="l10014"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga88d7d57f5d5a95ea8c7e11c25112aadf">10014</a></span>&#160;<span class="preprocessor">#define PORTC_PCR18                              PORT_PCR_REG(PORTC_BASE_PTR,18)</span></div><div class="line"><a name="l10015"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2a7b1b39b8ccef7f26e9099b654fd3a2">10015</a></span>&#160;<span class="preprocessor">#define PORTC_PCR19                              PORT_PCR_REG(PORTC_BASE_PTR,19)</span></div><div class="line"><a name="l10016"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga892e78f9749f2345310f3fa4c8e078cb">10016</a></span>&#160;<span class="preprocessor">#define PORTC_PCR20                              PORT_PCR_REG(PORTC_BASE_PTR,20)</span></div><div class="line"><a name="l10017"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf76055a62d1aa9fa3a13ab0782a42679">10017</a></span>&#160;<span class="preprocessor">#define PORTC_PCR21                              PORT_PCR_REG(PORTC_BASE_PTR,21)</span></div><div class="line"><a name="l10018"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad11274713da2539fcae11226a1ecc43b">10018</a></span>&#160;<span class="preprocessor">#define PORTC_PCR22                              PORT_PCR_REG(PORTC_BASE_PTR,22)</span></div><div class="line"><a name="l10019"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8af858bcd85a26635a28ef8bcafa904a">10019</a></span>&#160;<span class="preprocessor">#define PORTC_PCR23                              PORT_PCR_REG(PORTC_BASE_PTR,23)</span></div><div class="line"><a name="l10020"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae0b73409742ef357647d0bc0d4ced533">10020</a></span>&#160;<span class="preprocessor">#define PORTC_PCR24                              PORT_PCR_REG(PORTC_BASE_PTR,24)</span></div><div class="line"><a name="l10021"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac344ff3a724ae370409e6b0c8bcc4eaa">10021</a></span>&#160;<span class="preprocessor">#define PORTC_PCR25                              PORT_PCR_REG(PORTC_BASE_PTR,25)</span></div><div class="line"><a name="l10022"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga32f6e79bf736afe0e54a95c94bb73770">10022</a></span>&#160;<span class="preprocessor">#define PORTC_PCR26                              PORT_PCR_REG(PORTC_BASE_PTR,26)</span></div><div class="line"><a name="l10023"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad11865828a850d14bc218df5acfed550">10023</a></span>&#160;<span class="preprocessor">#define PORTC_PCR27                              PORT_PCR_REG(PORTC_BASE_PTR,27)</span></div><div class="line"><a name="l10024"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga6acc55b415a1a6c97fcbc7eef892ce6a">10024</a></span>&#160;<span class="preprocessor">#define PORTC_PCR28                              PORT_PCR_REG(PORTC_BASE_PTR,28)</span></div><div class="line"><a name="l10025"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0902ba8da85d69b0681c47c4ae380f7e">10025</a></span>&#160;<span class="preprocessor">#define PORTC_PCR29                              PORT_PCR_REG(PORTC_BASE_PTR,29)</span></div><div class="line"><a name="l10026"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2278b13f4a1532887963a0fd10278be4">10026</a></span>&#160;<span class="preprocessor">#define PORTC_PCR30                              PORT_PCR_REG(PORTC_BASE_PTR,30)</span></div><div class="line"><a name="l10027"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7129764446625d9dd9c47c5331e95767">10027</a></span>&#160;<span class="preprocessor">#define PORTC_PCR31                              PORT_PCR_REG(PORTC_BASE_PTR,31)</span></div><div class="line"><a name="l10028"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1e03b232aa4c04222b5e0407d237d9f3">10028</a></span>&#160;<span class="preprocessor">#define PORTC_GPCLR                              PORT_GPCLR_REG(PORTC_BASE_PTR)</span></div><div class="line"><a name="l10029"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gacf318e5fc6b9a304e5285c37641d58f8">10029</a></span>&#160;<span class="preprocessor">#define PORTC_GPCHR                              PORT_GPCHR_REG(PORTC_BASE_PTR)</span></div><div class="line"><a name="l10030"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2fb75df2147e7f800049dcaa843d9547">10030</a></span>&#160;<span class="preprocessor">#define PORTC_ISFR                               PORT_ISFR_REG(PORTC_BASE_PTR)</span></div><div class="line"><a name="l10031"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga13ea15ba1fea42015a5e8e7a2987ed7d">10031</a></span>&#160;<span class="preprocessor">#define PORTC_DFER                               PORT_DFER_REG(PORTC_BASE_PTR)</span></div><div class="line"><a name="l10032"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga29530f1e3b9aa8b8fc44dbb4baf3e028">10032</a></span>&#160;<span class="preprocessor">#define PORTC_DFCR                               PORT_DFCR_REG(PORTC_BASE_PTR)</span></div><div class="line"><a name="l10033"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga687e75296e096fec3f4ddb32927af211">10033</a></span>&#160;<span class="preprocessor">#define PORTC_DFWR                               PORT_DFWR_REG(PORTC_BASE_PTR)</span></div><div class="line"><a name="l10034"></a><span class="lineno">10034</span>&#160;<span class="comment">/* PORTD */</span></div><div class="line"><a name="l10035"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9e25f8f3bd921a0a05ea3ee7a0bf3678">10035</a></span>&#160;<span class="preprocessor">#define PORTD_PCR0                               PORT_PCR_REG(PORTD_BASE_PTR,0)</span></div><div class="line"><a name="l10036"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga6b9663506afce6178acbca5d16691bf9">10036</a></span>&#160;<span class="preprocessor">#define PORTD_PCR1                               PORT_PCR_REG(PORTD_BASE_PTR,1)</span></div><div class="line"><a name="l10037"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga311050d96ff12f87e200740e15577c99">10037</a></span>&#160;<span class="preprocessor">#define PORTD_PCR2                               PORT_PCR_REG(PORTD_BASE_PTR,2)</span></div><div class="line"><a name="l10038"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaae5b9b2768332accd37ea5358050e78f">10038</a></span>&#160;<span class="preprocessor">#define PORTD_PCR3                               PORT_PCR_REG(PORTD_BASE_PTR,3)</span></div><div class="line"><a name="l10039"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4b635e90b5c605b662abc32096a073b8">10039</a></span>&#160;<span class="preprocessor">#define PORTD_PCR4                               PORT_PCR_REG(PORTD_BASE_PTR,4)</span></div><div class="line"><a name="l10040"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7c32458208c298511340c95222fa544f">10040</a></span>&#160;<span class="preprocessor">#define PORTD_PCR5                               PORT_PCR_REG(PORTD_BASE_PTR,5)</span></div><div class="line"><a name="l10041"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad8c46775d625a751d3dd903362b24b83">10041</a></span>&#160;<span class="preprocessor">#define PORTD_PCR6                               PORT_PCR_REG(PORTD_BASE_PTR,6)</span></div><div class="line"><a name="l10042"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac7fb73cbebfb6246a56abbad9819c81d">10042</a></span>&#160;<span class="preprocessor">#define PORTD_PCR7                               PORT_PCR_REG(PORTD_BASE_PTR,7)</span></div><div class="line"><a name="l10043"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga88dbcfb92d37f044e83b2d422d550126">10043</a></span>&#160;<span class="preprocessor">#define PORTD_PCR8                               PORT_PCR_REG(PORTD_BASE_PTR,8)</span></div><div class="line"><a name="l10044"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga507b149b519256b5651a28abca48b89c">10044</a></span>&#160;<span class="preprocessor">#define PORTD_PCR9                               PORT_PCR_REG(PORTD_BASE_PTR,9)</span></div><div class="line"><a name="l10045"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafd185b927c36db8b675dc463d1e9ee3f">10045</a></span>&#160;<span class="preprocessor">#define PORTD_PCR10                              PORT_PCR_REG(PORTD_BASE_PTR,10)</span></div><div class="line"><a name="l10046"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga18b90a8cd73e7ef3aa372347d6694752">10046</a></span>&#160;<span class="preprocessor">#define PORTD_PCR11                              PORT_PCR_REG(PORTD_BASE_PTR,11)</span></div><div class="line"><a name="l10047"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga83aa303dcf29fc3513244ad8f6e5ed8b">10047</a></span>&#160;<span class="preprocessor">#define PORTD_PCR12                              PORT_PCR_REG(PORTD_BASE_PTR,12)</span></div><div class="line"><a name="l10048"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac146314fb6f03302535915823dd8c6ad">10048</a></span>&#160;<span class="preprocessor">#define PORTD_PCR13                              PORT_PCR_REG(PORTD_BASE_PTR,13)</span></div><div class="line"><a name="l10049"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga82d09f368a75ca63ce65419aa1946e95">10049</a></span>&#160;<span class="preprocessor">#define PORTD_PCR14                              PORT_PCR_REG(PORTD_BASE_PTR,14)</span></div><div class="line"><a name="l10050"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9a292ce38258bb8a5ff0f067c3cf0c30">10050</a></span>&#160;<span class="preprocessor">#define PORTD_PCR15                              PORT_PCR_REG(PORTD_BASE_PTR,15)</span></div><div class="line"><a name="l10051"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa6f7a18ff023bc4648748f24b355b47e">10051</a></span>&#160;<span class="preprocessor">#define PORTD_PCR16                              PORT_PCR_REG(PORTD_BASE_PTR,16)</span></div><div class="line"><a name="l10052"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga8e32074e3f9fcd33eb28e5f44584dabc">10052</a></span>&#160;<span class="preprocessor">#define PORTD_PCR17                              PORT_PCR_REG(PORTD_BASE_PTR,17)</span></div><div class="line"><a name="l10053"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga194e166936bdb8d28763452b24500b3a">10053</a></span>&#160;<span class="preprocessor">#define PORTD_PCR18                              PORT_PCR_REG(PORTD_BASE_PTR,18)</span></div><div class="line"><a name="l10054"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga4bfa5360db8b3c41c4513930eace492d">10054</a></span>&#160;<span class="preprocessor">#define PORTD_PCR19                              PORT_PCR_REG(PORTD_BASE_PTR,19)</span></div><div class="line"><a name="l10055"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7dfaf1b1803800534255352fcc6675b2">10055</a></span>&#160;<span class="preprocessor">#define PORTD_PCR20                              PORT_PCR_REG(PORTD_BASE_PTR,20)</span></div><div class="line"><a name="l10056"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac1ac435b6b47851d5bf891ef6f9de710">10056</a></span>&#160;<span class="preprocessor">#define PORTD_PCR21                              PORT_PCR_REG(PORTD_BASE_PTR,21)</span></div><div class="line"><a name="l10057"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga41c5aad4e7fc502f09f78287aac48b10">10057</a></span>&#160;<span class="preprocessor">#define PORTD_PCR22                              PORT_PCR_REG(PORTD_BASE_PTR,22)</span></div><div class="line"><a name="l10058"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae8a724a1035653a20e1d8191a7ebe3e1">10058</a></span>&#160;<span class="preprocessor">#define PORTD_PCR23                              PORT_PCR_REG(PORTD_BASE_PTR,23)</span></div><div class="line"><a name="l10059"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa7d921ea9efbcec51e12efc4173d234b">10059</a></span>&#160;<span class="preprocessor">#define PORTD_PCR24                              PORT_PCR_REG(PORTD_BASE_PTR,24)</span></div><div class="line"><a name="l10060"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf49fba519fc0c8d194804e8b384d155f">10060</a></span>&#160;<span class="preprocessor">#define PORTD_PCR25                              PORT_PCR_REG(PORTD_BASE_PTR,25)</span></div><div class="line"><a name="l10061"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga465c59b8a18414945e48f990504fd2b3">10061</a></span>&#160;<span class="preprocessor">#define PORTD_PCR26                              PORT_PCR_REG(PORTD_BASE_PTR,26)</span></div><div class="line"><a name="l10062"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga15cac4d6ca59de92e4737d6ab1e67709">10062</a></span>&#160;<span class="preprocessor">#define PORTD_PCR27                              PORT_PCR_REG(PORTD_BASE_PTR,27)</span></div><div class="line"><a name="l10063"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0b9914d003319e03cd7f9396ab67c88b">10063</a></span>&#160;<span class="preprocessor">#define PORTD_PCR28                              PORT_PCR_REG(PORTD_BASE_PTR,28)</span></div><div class="line"><a name="l10064"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad96705c7e6b9ecf029ea7c24d0b7fa8f">10064</a></span>&#160;<span class="preprocessor">#define PORTD_PCR29                              PORT_PCR_REG(PORTD_BASE_PTR,29)</span></div><div class="line"><a name="l10065"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga376fb193c053554a0e9fbc3baab82ef2">10065</a></span>&#160;<span class="preprocessor">#define PORTD_PCR30                              PORT_PCR_REG(PORTD_BASE_PTR,30)</span></div><div class="line"><a name="l10066"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaea0c29bd1fdc1516a4e3e2b915489ed5">10066</a></span>&#160;<span class="preprocessor">#define PORTD_PCR31                              PORT_PCR_REG(PORTD_BASE_PTR,31)</span></div><div class="line"><a name="l10067"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1b7509bbf10e73bcfb5f5d4b8ea0e822">10067</a></span>&#160;<span class="preprocessor">#define PORTD_GPCLR                              PORT_GPCLR_REG(PORTD_BASE_PTR)</span></div><div class="line"><a name="l10068"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga04ce259479d85387eb0b563ebc28ef15">10068</a></span>&#160;<span class="preprocessor">#define PORTD_GPCHR                              PORT_GPCHR_REG(PORTD_BASE_PTR)</span></div><div class="line"><a name="l10069"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafc129a78d36fd096cbf356ddabc9381b">10069</a></span>&#160;<span class="preprocessor">#define PORTD_ISFR                               PORT_ISFR_REG(PORTD_BASE_PTR)</span></div><div class="line"><a name="l10070"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga81100c07fadcc7effe722b3063af5971">10070</a></span>&#160;<span class="preprocessor">#define PORTD_DFER                               PORT_DFER_REG(PORTD_BASE_PTR)</span></div><div class="line"><a name="l10071"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac4c26c78fa0ee070480409d38606a063">10071</a></span>&#160;<span class="preprocessor">#define PORTD_DFCR                               PORT_DFCR_REG(PORTD_BASE_PTR)</span></div><div class="line"><a name="l10072"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga3b4c65646f896d33fd63f8eb80378f4b">10072</a></span>&#160;<span class="preprocessor">#define PORTD_DFWR                               PORT_DFWR_REG(PORTD_BASE_PTR)</span></div><div class="line"><a name="l10073"></a><span class="lineno">10073</span>&#160;<span class="comment">/* PORTE */</span></div><div class="line"><a name="l10074"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad32634fb81793a5e3afa5af512343d27">10074</a></span>&#160;<span class="preprocessor">#define PORTE_PCR0                               PORT_PCR_REG(PORTE_BASE_PTR,0)</span></div><div class="line"><a name="l10075"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaca39a711c323bb32880758aceacf7ee2">10075</a></span>&#160;<span class="preprocessor">#define PORTE_PCR1                               PORT_PCR_REG(PORTE_BASE_PTR,1)</span></div><div class="line"><a name="l10076"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga05269a022c880053a7c3ce32854bb7cd">10076</a></span>&#160;<span class="preprocessor">#define PORTE_PCR2                               PORT_PCR_REG(PORTE_BASE_PTR,2)</span></div><div class="line"><a name="l10077"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2d66f58e8020cc01d8e1efcbc7616959">10077</a></span>&#160;<span class="preprocessor">#define PORTE_PCR3                               PORT_PCR_REG(PORTE_BASE_PTR,3)</span></div><div class="line"><a name="l10078"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9c647a6aa20b1a8e71a5cd48027e8bc2">10078</a></span>&#160;<span class="preprocessor">#define PORTE_PCR4                               PORT_PCR_REG(PORTE_BASE_PTR,4)</span></div><div class="line"><a name="l10079"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae337a6e6c424b4801e80c6932acdd425">10079</a></span>&#160;<span class="preprocessor">#define PORTE_PCR5                               PORT_PCR_REG(PORTE_BASE_PTR,5)</span></div><div class="line"><a name="l10080"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac08bd4695b4fab2f86c51c4335d36182">10080</a></span>&#160;<span class="preprocessor">#define PORTE_PCR6                               PORT_PCR_REG(PORTE_BASE_PTR,6)</span></div><div class="line"><a name="l10081"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae277fe807f32db98e5d46000c450f52a">10081</a></span>&#160;<span class="preprocessor">#define PORTE_PCR7                               PORT_PCR_REG(PORTE_BASE_PTR,7)</span></div><div class="line"><a name="l10082"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga17d9629095af89dd3c23617ef086870f">10082</a></span>&#160;<span class="preprocessor">#define PORTE_PCR8                               PORT_PCR_REG(PORTE_BASE_PTR,8)</span></div><div class="line"><a name="l10083"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae47d538d3ecb0ef5372a27da8ac06b02">10083</a></span>&#160;<span class="preprocessor">#define PORTE_PCR9                               PORT_PCR_REG(PORTE_BASE_PTR,9)</span></div><div class="line"><a name="l10084"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gafb0b2c8b7e092fb7c7b3a74f0a6e9039">10084</a></span>&#160;<span class="preprocessor">#define PORTE_PCR10                              PORT_PCR_REG(PORTE_BASE_PTR,10)</span></div><div class="line"><a name="l10085"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga068dab85249fce52f5907b3227b9f8d0">10085</a></span>&#160;<span class="preprocessor">#define PORTE_PCR11                              PORT_PCR_REG(PORTE_BASE_PTR,11)</span></div><div class="line"><a name="l10086"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga81e11992b3fe5447935b703960921264">10086</a></span>&#160;<span class="preprocessor">#define PORTE_PCR12                              PORT_PCR_REG(PORTE_BASE_PTR,12)</span></div><div class="line"><a name="l10087"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab78240e66f23882be01c5809d7a1ecb8">10087</a></span>&#160;<span class="preprocessor">#define PORTE_PCR13                              PORT_PCR_REG(PORTE_BASE_PTR,13)</span></div><div class="line"><a name="l10088"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gad1f36f9a15f337406e5a76d78feb7cf7">10088</a></span>&#160;<span class="preprocessor">#define PORTE_PCR14                              PORT_PCR_REG(PORTE_BASE_PTR,14)</span></div><div class="line"><a name="l10089"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaa9df7b4c6ac8662e38632637550e278d">10089</a></span>&#160;<span class="preprocessor">#define PORTE_PCR15                              PORT_PCR_REG(PORTE_BASE_PTR,15)</span></div><div class="line"><a name="l10090"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab4a94997083cbbe9b3bd577b027c4074">10090</a></span>&#160;<span class="preprocessor">#define PORTE_PCR16                              PORT_PCR_REG(PORTE_BASE_PTR,16)</span></div><div class="line"><a name="l10091"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga71197a3c869fab641c16660c621deb6c">10091</a></span>&#160;<span class="preprocessor">#define PORTE_PCR17                              PORT_PCR_REG(PORTE_BASE_PTR,17)</span></div><div class="line"><a name="l10092"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga9efa70f8e8ce6b38adf7863b75e5a920">10092</a></span>&#160;<span class="preprocessor">#define PORTE_PCR18                              PORT_PCR_REG(PORTE_BASE_PTR,18)</span></div><div class="line"><a name="l10093"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gabfe1ae3637e9a87f195f49cee71fb9e7">10093</a></span>&#160;<span class="preprocessor">#define PORTE_PCR19                              PORT_PCR_REG(PORTE_BASE_PTR,19)</span></div><div class="line"><a name="l10094"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaca6463f933e61559756ea0b1ef5b641e">10094</a></span>&#160;<span class="preprocessor">#define PORTE_PCR20                              PORT_PCR_REG(PORTE_BASE_PTR,20)</span></div><div class="line"><a name="l10095"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaba81430d802711339d820b34c84ae750">10095</a></span>&#160;<span class="preprocessor">#define PORTE_PCR21                              PORT_PCR_REG(PORTE_BASE_PTR,21)</span></div><div class="line"><a name="l10096"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaaf70576744499da6f10814150841d0fc">10096</a></span>&#160;<span class="preprocessor">#define PORTE_PCR22                              PORT_PCR_REG(PORTE_BASE_PTR,22)</span></div><div class="line"><a name="l10097"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gab90d37c96dc52fad1fa7aec957cb5020">10097</a></span>&#160;<span class="preprocessor">#define PORTE_PCR23                              PORT_PCR_REG(PORTE_BASE_PTR,23)</span></div><div class="line"><a name="l10098"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1afd5cfc6839a823d869a83912591e5f">10098</a></span>&#160;<span class="preprocessor">#define PORTE_PCR24                              PORT_PCR_REG(PORTE_BASE_PTR,24)</span></div><div class="line"><a name="l10099"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gae185e705cd508c68c622c05fc8d40c89">10099</a></span>&#160;<span class="preprocessor">#define PORTE_PCR25                              PORT_PCR_REG(PORTE_BASE_PTR,25)</span></div><div class="line"><a name="l10100"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7f8928364e061d268a63ac275e390953">10100</a></span>&#160;<span class="preprocessor">#define PORTE_PCR26                              PORT_PCR_REG(PORTE_BASE_PTR,26)</span></div><div class="line"><a name="l10101"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gaf4c63051daa8881e0eab27cda68af055">10101</a></span>&#160;<span class="preprocessor">#define PORTE_PCR27                              PORT_PCR_REG(PORTE_BASE_PTR,27)</span></div><div class="line"><a name="l10102"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gacaec18d48634081f1056c0bae867c9ed">10102</a></span>&#160;<span class="preprocessor">#define PORTE_PCR28                              PORT_PCR_REG(PORTE_BASE_PTR,28)</span></div><div class="line"><a name="l10103"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga0ff38342e56f83e82f3c60d8d3af27cf">10103</a></span>&#160;<span class="preprocessor">#define PORTE_PCR29                              PORT_PCR_REG(PORTE_BASE_PTR,29)</span></div><div class="line"><a name="l10104"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga527af4bcbcbf3b9e3daa1ba78f607519">10104</a></span>&#160;<span class="preprocessor">#define PORTE_PCR30                              PORT_PCR_REG(PORTE_BASE_PTR,30)</span></div><div class="line"><a name="l10105"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga41e89f40d3263399e7eb2f50b3016436">10105</a></span>&#160;<span class="preprocessor">#define PORTE_PCR31                              PORT_PCR_REG(PORTE_BASE_PTR,31)</span></div><div class="line"><a name="l10106"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga2a40993bff75d288fa0f586934fea8f7">10106</a></span>&#160;<span class="preprocessor">#define PORTE_GPCLR                              PORT_GPCLR_REG(PORTE_BASE_PTR)</span></div><div class="line"><a name="l10107"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga65eb4d422acfbde2908e313ee14b4765">10107</a></span>&#160;<span class="preprocessor">#define PORTE_GPCHR                              PORT_GPCHR_REG(PORTE_BASE_PTR)</span></div><div class="line"><a name="l10108"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gacc7c4484dfe963d5c8c8e6ea7159bae4">10108</a></span>&#160;<span class="preprocessor">#define PORTE_ISFR                               PORT_ISFR_REG(PORTE_BASE_PTR)</span></div><div class="line"><a name="l10109"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga1dc4e1ae5189bee16746bd977599b628">10109</a></span>&#160;<span class="preprocessor">#define PORTE_DFER                               PORT_DFER_REG(PORTE_BASE_PTR)</span></div><div class="line"><a name="l10110"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7b9f4bac8ba05d97d953cfdc256f632d">10110</a></span>&#160;<span class="preprocessor">#define PORTE_DFCR                               PORT_DFCR_REG(PORTE_BASE_PTR)</span></div><div class="line"><a name="l10111"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga63116ba8466ead6e2559334c13c38c60">10111</a></span>&#160;<span class="preprocessor">#define PORTE_DFWR                               PORT_DFWR_REG(PORTE_BASE_PTR)</span></div><div class="line"><a name="l10112"></a><span class="lineno">10112</span>&#160;</div><div class="line"><a name="l10113"></a><span class="lineno">10113</span>&#160;<span class="comment">/* PORT - Register array accessors */</span></div><div class="line"><a name="l10114"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga35d4fd0500a0759697a40137dea62a41">10114</a></span>&#160;<span class="preprocessor">#define PORTA_PCR(index)                         PORT_PCR_REG(PORTA_BASE_PTR,index)</span></div><div class="line"><a name="l10115"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga551c76757a3ebc18de031a5e45bee678">10115</a></span>&#160;<span class="preprocessor">#define PORTB_PCR(index)                         PORT_PCR_REG(PORTB_BASE_PTR,index)</span></div><div class="line"><a name="l10116"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga7eac1367167d119a0388f82fe7f8dd44">10116</a></span>&#160;<span class="preprocessor">#define PORTC_PCR(index)                         PORT_PCR_REG(PORTC_BASE_PTR,index)</span></div><div class="line"><a name="l10117"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#gac2a3e9731320fb291256347dfee6d6c5">10117</a></span>&#160;<span class="preprocessor">#define PORTD_PCR(index)                         PORT_PCR_REG(PORTD_BASE_PTR,index)</span></div><div class="line"><a name="l10118"></a><span class="lineno"><a class="line" href="group___p_o_r_t___register___accessor___macros.html#ga34d5c13bac091141ec60f381569ea24d">10118</a></span>&#160;<span class="preprocessor">#define PORTE_PCR(index)                         PORT_PCR_REG(PORTE_BASE_PTR,index)</span></div><div class="line"><a name="l10119"></a><span class="lineno">10119</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div><div class="line"><a name="l10123"></a><span class="lineno">10123</span>&#160;</div><div class="line"><a name="l10124"></a><span class="lineno">10124</span>&#160; <span class="comment">/* end of group PORT_Peripheral */</span></div><div class="line"><a name="l10128"></a><span class="lineno">10128</span>&#160;</div><div class="line"><a name="l10129"></a><span class="lineno">10129</span>&#160;</div><div class="line"><a name="l10130"></a><span class="lineno">10130</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10131"></a><span class="lineno">10131</span>&#160;<span class="comment">   -- GPIO</span></div><div class="line"><a name="l10132"></a><span class="lineno">10132</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10133"></a><span class="lineno">10133</span>&#160;</div><div class="line"><a name="l10140"></a><span class="lineno">10140</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_g_p_i_o___mem_map.html">GPIO_MemMap</a> {</div><div class="line"><a name="l10141"></a><span class="lineno">10141</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PDOR;                                   </div><div class="line"><a name="l10142"></a><span class="lineno">10142</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PSOR;                                   </div><div class="line"><a name="l10143"></a><span class="lineno">10143</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PCOR;                                   </div><div class="line"><a name="l10144"></a><span class="lineno">10144</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PTOR;                                   </div><div class="line"><a name="l10145"></a><span class="lineno">10145</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PDIR;                                   </div><div class="line"><a name="l10146"></a><span class="lineno">10146</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PDDR;                                   </div><div class="line"><a name="l10147"></a><span class="lineno">10147</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___g_p_i_o___peripheral.html#ga31c1eddda45aa085f51142987e05ada5">GPIO_MemMapPtr</a>;</div><div class="line"><a name="l10148"></a><span class="lineno">10148</span>&#160;</div><div class="line"><a name="l10149"></a><span class="lineno">10149</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10150"></a><span class="lineno">10150</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div><div class="line"><a name="l10151"></a><span class="lineno">10151</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10152"></a><span class="lineno">10152</span>&#160;</div><div class="line"><a name="l10159"></a><span class="lineno">10159</span>&#160;<span class="comment">/* GPIO - Register accessors */</span></div><div class="line"><a name="l10160"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga737b4580bb16c01a468bc2c129e54d86">10160</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_REG(base)                      ((base)-&gt;PDOR)</span></div><div class="line"><a name="l10161"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga05da33b22ee087558800c07d743c52e7">10161</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_REG(base)                      ((base)-&gt;PSOR)</span></div><div class="line"><a name="l10162"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gafeabd0beb942930229271934efc513ef">10162</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_REG(base)                      ((base)-&gt;PCOR)</span></div><div class="line"><a name="l10163"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga4c1b943d4d92f73c9f08d272d8fc8fe1">10163</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_REG(base)                      ((base)-&gt;PTOR)</span></div><div class="line"><a name="l10164"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gac2c9f15f5083562b4f7c2826afe2d2b6">10164</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_REG(base)                      ((base)-&gt;PDIR)</span></div><div class="line"><a name="l10165"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga059c8153363c15c02fbf13c0de04298d">10165</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_REG(base)                      ((base)-&gt;PDDR)</span></div><div class="line"><a name="l10166"></a><span class="lineno">10166</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l10170"></a><span class="lineno">10170</span>&#160;</div><div class="line"><a name="l10171"></a><span class="lineno">10171</span>&#160;</div><div class="line"><a name="l10172"></a><span class="lineno">10172</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10173"></a><span class="lineno">10173</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div><div class="line"><a name="l10174"></a><span class="lineno">10174</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10175"></a><span class="lineno">10175</span>&#160;</div><div class="line"><a name="l10181"></a><span class="lineno">10181</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div><div class="line"><a name="l10182"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gafd2a8274691295293b3cabfe86089801">10182</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l10183"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga495b5f1e63de863534ce0c5f25f137ab">10183</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0</span></div><div class="line"><a name="l10184"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga79d6ac6995e51c108cc38b287e688f0d">10184</a></span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l10185"></a><span class="lineno">10185</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div><div class="line"><a name="l10186"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa8a48e38ef70ff1ba3bbcbf31b891da4">10186</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l10187"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5a962b85e07477e26afe639c7ca478cb">10187</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0</span></div><div class="line"><a name="l10188"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gafea75a81df86bdc27b57b045f71a7866">10188</a></span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l10189"></a><span class="lineno">10189</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div><div class="line"><a name="l10190"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga0b8378768ee61ea2c685a1687c90fa03">10190</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l10191"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga5c9203b830cbd86cd8d0189872b5c772">10191</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0</span></div><div class="line"><a name="l10192"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga3435ac6150be0f65562e575f41463272">10192</a></span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l10193"></a><span class="lineno">10193</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div><div class="line"><a name="l10194"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa75953b5d9d23bdaa6c24232e1a52680">10194</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l10195"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga70e5442b3a119665aafb9e6e5b48bbd5">10195</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0</span></div><div class="line"><a name="l10196"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gad89d527b4c87f933192b313f79f96438">10196</a></span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l10197"></a><span class="lineno">10197</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div><div class="line"><a name="l10198"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacb7c8cc976937906c8e803811a7fbb68">10198</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l10199"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga99fd9212dd769bb1964a28a864c6c741">10199</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0</span></div><div class="line"><a name="l10200"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga51ee39b660f7d6b95d1348601346dd0d">10200</a></span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l10201"></a><span class="lineno">10201</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div><div class="line"><a name="l10202"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#ga67567a60f48d2bfb5584cd8de8936788">10202</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l10203"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gacdd12c96f7650759c90a98bb606bd776">10203</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0</span></div><div class="line"><a name="l10204"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___masks.html#gaa61392b4895082b114fe3d251998069d">10204</a></span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l10205"></a><span class="lineno">10205</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div><div class="line"><a name="l10209"></a><span class="lineno">10209</span>&#160;</div><div class="line"><a name="l10210"></a><span class="lineno">10210</span>&#160;</div><div class="line"><a name="l10211"></a><span class="lineno">10211</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l10213"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#gadf98f6ee2bbfd42102e378a66b29b9ef">10213</a></span>&#160;<span class="preprocessor">#define PTA_BASE_PTR                             ((GPIO_MemMapPtr)0x400FF000u)</span></div><div class="line"><a name="l10214"></a><span class="lineno">10214</span>&#160;</div><div class="line"><a name="l10215"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#ga59ab0f28e891ea28f152505ce2021747">10215</a></span>&#160;<span class="preprocessor">#define PTB_BASE_PTR                             ((GPIO_MemMapPtr)0x400FF040u)</span></div><div class="line"><a name="l10216"></a><span class="lineno">10216</span>&#160;</div><div class="line"><a name="l10217"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#gaaa3dc05c2a51a960067e1de6863fd3dd">10217</a></span>&#160;<span class="preprocessor">#define PTC_BASE_PTR                             ((GPIO_MemMapPtr)0x400FF080u)</span></div><div class="line"><a name="l10218"></a><span class="lineno">10218</span>&#160;</div><div class="line"><a name="l10219"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#gaa61d2c33375f3becbae1353eee4c1317">10219</a></span>&#160;<span class="preprocessor">#define PTD_BASE_PTR                             ((GPIO_MemMapPtr)0x400FF0C0u)</span></div><div class="line"><a name="l10220"></a><span class="lineno">10220</span>&#160;</div><div class="line"><a name="l10221"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral.html#gaa230685f72ad1540850ab8d12366775c">10221</a></span>&#160;<span class="preprocessor">#define PTE_BASE_PTR                             ((GPIO_MemMapPtr)0x400FF100u)</span></div><div class="line"><a name="l10222"></a><span class="lineno">10222</span>&#160;</div><div class="line"><a name="l10223"></a><span class="lineno">10223</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10224"></a><span class="lineno">10224</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div><div class="line"><a name="l10225"></a><span class="lineno">10225</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10226"></a><span class="lineno">10226</span>&#160;</div><div class="line"><a name="l10233"></a><span class="lineno">10233</span>&#160;<span class="comment">/* GPIO - Register instance definitions */</span></div><div class="line"><a name="l10234"></a><span class="lineno">10234</span>&#160;<span class="comment">/* PTA */</span></div><div class="line"><a name="l10235"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga5c5a9a4e809579e68ae743d931312cc5">10235</a></span>&#160;<span class="preprocessor">#define GPIOA_PDOR                               GPIO_PDOR_REG(PTA_BASE_PTR)</span></div><div class="line"><a name="l10236"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaa89816040d1c6678e816aa3e7a7eef07">10236</a></span>&#160;<span class="preprocessor">#define GPIOA_PSOR                               GPIO_PSOR_REG(PTA_BASE_PTR)</span></div><div class="line"><a name="l10237"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gae6b29d3effc6cd3f9b9a09fc163e93f1">10237</a></span>&#160;<span class="preprocessor">#define GPIOA_PCOR                               GPIO_PCOR_REG(PTA_BASE_PTR)</span></div><div class="line"><a name="l10238"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga81578b02d0ebd91fae31edbf4bf355eb">10238</a></span>&#160;<span class="preprocessor">#define GPIOA_PTOR                               GPIO_PTOR_REG(PTA_BASE_PTR)</span></div><div class="line"><a name="l10239"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga62064e1a5f0335045c827c9d92b4c374">10239</a></span>&#160;<span class="preprocessor">#define GPIOA_PDIR                               GPIO_PDIR_REG(PTA_BASE_PTR)</span></div><div class="line"><a name="l10240"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0e2be39e703dcb1fe73fba030d76b599">10240</a></span>&#160;<span class="preprocessor">#define GPIOA_PDDR                               GPIO_PDDR_REG(PTA_BASE_PTR)</span></div><div class="line"><a name="l10241"></a><span class="lineno">10241</span>&#160;<span class="comment">/* PTB */</span></div><div class="line"><a name="l10242"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaff014fa695fbc756ee6eba97a48d7e71">10242</a></span>&#160;<span class="preprocessor">#define GPIOB_PDOR                               GPIO_PDOR_REG(PTB_BASE_PTR)</span></div><div class="line"><a name="l10243"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga67241a97ba37003033da25d58e303e6e">10243</a></span>&#160;<span class="preprocessor">#define GPIOB_PSOR                               GPIO_PSOR_REG(PTB_BASE_PTR)</span></div><div class="line"><a name="l10244"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga00572d96e1e34f87f5d034c83853285d">10244</a></span>&#160;<span class="preprocessor">#define GPIOB_PCOR                               GPIO_PCOR_REG(PTB_BASE_PTR)</span></div><div class="line"><a name="l10245"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga94f636fe001f4048b0fa54531bee4aa1">10245</a></span>&#160;<span class="preprocessor">#define GPIOB_PTOR                               GPIO_PTOR_REG(PTB_BASE_PTR)</span></div><div class="line"><a name="l10246"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga635096d5a65d0eaf83cb0ab9d1765899">10246</a></span>&#160;<span class="preprocessor">#define GPIOB_PDIR                               GPIO_PDIR_REG(PTB_BASE_PTR)</span></div><div class="line"><a name="l10247"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga17731cc13bc4befb530a08cd48bfba80">10247</a></span>&#160;<span class="preprocessor">#define GPIOB_PDDR                               GPIO_PDDR_REG(PTB_BASE_PTR)</span></div><div class="line"><a name="l10248"></a><span class="lineno">10248</span>&#160;<span class="comment">/* PTC */</span></div><div class="line"><a name="l10249"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0e16be0c2882156f81cf74667529fdea">10249</a></span>&#160;<span class="preprocessor">#define GPIOC_PDOR                               GPIO_PDOR_REG(PTC_BASE_PTR)</span></div><div class="line"><a name="l10250"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gae0cc795a0fc8f90ec1d2614c71337a89">10250</a></span>&#160;<span class="preprocessor">#define GPIOC_PSOR                               GPIO_PSOR_REG(PTC_BASE_PTR)</span></div><div class="line"><a name="l10251"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaa0f19499354a02352ac7d30883971b1b">10251</a></span>&#160;<span class="preprocessor">#define GPIOC_PCOR                               GPIO_PCOR_REG(PTC_BASE_PTR)</span></div><div class="line"><a name="l10252"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaf68be8cbaeeb67cf02420bfadc15bf58">10252</a></span>&#160;<span class="preprocessor">#define GPIOC_PTOR                               GPIO_PTOR_REG(PTC_BASE_PTR)</span></div><div class="line"><a name="l10253"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga3b4c3b42b0d5b702fcf122040a182ee4">10253</a></span>&#160;<span class="preprocessor">#define GPIOC_PDIR                               GPIO_PDIR_REG(PTC_BASE_PTR)</span></div><div class="line"><a name="l10254"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaeb0eafde882bb2f08c5fc3400d54ed26">10254</a></span>&#160;<span class="preprocessor">#define GPIOC_PDDR                               GPIO_PDDR_REG(PTC_BASE_PTR)</span></div><div class="line"><a name="l10255"></a><span class="lineno">10255</span>&#160;<span class="comment">/* PTD */</span></div><div class="line"><a name="l10256"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga5377b97adc7b2071fe68086e3e9d3cf2">10256</a></span>&#160;<span class="preprocessor">#define GPIOD_PDOR                               GPIO_PDOR_REG(PTD_BASE_PTR)</span></div><div class="line"><a name="l10257"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gac0d36a23aa6c33daa2a3631314b89022">10257</a></span>&#160;<span class="preprocessor">#define GPIOD_PSOR                               GPIO_PSOR_REG(PTD_BASE_PTR)</span></div><div class="line"><a name="l10258"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga8a81d5586e51fa5a571a9f2fd8dedb0b">10258</a></span>&#160;<span class="preprocessor">#define GPIOD_PCOR                               GPIO_PCOR_REG(PTD_BASE_PTR)</span></div><div class="line"><a name="l10259"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga5377d98699ff945b7e797db51a200c3f">10259</a></span>&#160;<span class="preprocessor">#define GPIOD_PTOR                               GPIO_PTOR_REG(PTD_BASE_PTR)</span></div><div class="line"><a name="l10260"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gaafea2d144bed07159065586f00ef1e9c">10260</a></span>&#160;<span class="preprocessor">#define GPIOD_PDIR                               GPIO_PDIR_REG(PTD_BASE_PTR)</span></div><div class="line"><a name="l10261"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga275ff51c42c5210efa69cf21d3d16aa9">10261</a></span>&#160;<span class="preprocessor">#define GPIOD_PDDR                               GPIO_PDDR_REG(PTD_BASE_PTR)</span></div><div class="line"><a name="l10262"></a><span class="lineno">10262</span>&#160;<span class="comment">/* PTE */</span></div><div class="line"><a name="l10263"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0fd55005aebdd6c8348a69fc9961240e">10263</a></span>&#160;<span class="preprocessor">#define GPIOE_PDOR                               GPIO_PDOR_REG(PTE_BASE_PTR)</span></div><div class="line"><a name="l10264"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gab91dcbd2c6ae1b33cc222433e6c0d2a5">10264</a></span>&#160;<span class="preprocessor">#define GPIOE_PSOR                               GPIO_PSOR_REG(PTE_BASE_PTR)</span></div><div class="line"><a name="l10265"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gae47e95a0795236c55495e95b67dc6540">10265</a></span>&#160;<span class="preprocessor">#define GPIOE_PCOR                               GPIO_PCOR_REG(PTE_BASE_PTR)</span></div><div class="line"><a name="l10266"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga0d6201794a479eb4530b4deedf9f7471">10266</a></span>&#160;<span class="preprocessor">#define GPIOE_PTOR                               GPIO_PTOR_REG(PTE_BASE_PTR)</span></div><div class="line"><a name="l10267"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#gab12c5a1580446153a220ff5fadf052bd">10267</a></span>&#160;<span class="preprocessor">#define GPIOE_PDIR                               GPIO_PDIR_REG(PTE_BASE_PTR)</span></div><div class="line"><a name="l10268"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___accessor___macros.html#ga4ca5e050e0a711260b6d4dd0d3eabe76">10268</a></span>&#160;<span class="preprocessor">#define GPIOE_PDDR                               GPIO_PDDR_REG(PTE_BASE_PTR)</span></div><div class="line"><a name="l10269"></a><span class="lineno">10269</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l10273"></a><span class="lineno">10273</span>&#160;</div><div class="line"><a name="l10274"></a><span class="lineno">10274</span>&#160; <span class="comment">/* end of group GPIO_Peripheral */</span></div><div class="line"><a name="l10278"></a><span class="lineno">10278</span>&#160;</div><div class="line"><a name="l10279"></a><span class="lineno">10279</span>&#160;</div><div class="line"><a name="l10280"></a><span class="lineno">10280</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10281"></a><span class="lineno">10281</span>&#160;<span class="comment">   -- RFSYS</span></div><div class="line"><a name="l10282"></a><span class="lineno">10282</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10283"></a><span class="lineno">10283</span>&#160;</div><div class="line"><a name="l10290"></a><span class="lineno">10290</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_f_s_y_s___mem_map.html">RFSYS_MemMap</a> {</div><div class="line"><a name="l10291"></a><span class="lineno">10291</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> REG[8];                                 </div><div class="line"><a name="l10292"></a><span class="lineno">10292</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___r_f_s_y_s___peripheral.html#gaea9e2f6aeeb4976615e3c3dd87acff9e">RFSYS_MemMapPtr</a>;</div><div class="line"><a name="l10293"></a><span class="lineno">10293</span>&#160;</div><div class="line"><a name="l10294"></a><span class="lineno">10294</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10295"></a><span class="lineno">10295</span>&#160;<span class="comment">   -- RFSYS - Register accessor macros</span></div><div class="line"><a name="l10296"></a><span class="lineno">10296</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10297"></a><span class="lineno">10297</span>&#160;</div><div class="line"><a name="l10304"></a><span class="lineno">10304</span>&#160;<span class="comment">/* RFSYS - Register accessors */</span></div><div class="line"><a name="l10305"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#ga95bd4c5a762f7e08df15fc92a585f926">10305</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_REG(base,index)                ((base)-&gt;REG[index])</span></div><div class="line"><a name="l10306"></a><span class="lineno">10306</span>&#160; <span class="comment">/* end of group RFSYS_Register_Accessor_Macros */</span></div><div class="line"><a name="l10310"></a><span class="lineno">10310</span>&#160;</div><div class="line"><a name="l10311"></a><span class="lineno">10311</span>&#160;</div><div class="line"><a name="l10312"></a><span class="lineno">10312</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10313"></a><span class="lineno">10313</span>&#160;<span class="comment">   -- RFSYS Register Masks</span></div><div class="line"><a name="l10314"></a><span class="lineno">10314</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10315"></a><span class="lineno">10315</span>&#160;</div><div class="line"><a name="l10321"></a><span class="lineno">10321</span>&#160;<span class="comment">/* REG Bit Fields */</span></div><div class="line"><a name="l10322"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga2fe64579aaef18ce266e3d6c316d3241">10322</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_MASK                        0xFFu</span></div><div class="line"><a name="l10323"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gaab45c60c0a8e5edb59537ee2bcb2bbcf">10323</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL_SHIFT                       0</span></div><div class="line"><a name="l10324"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga605e2a9b11854ce01ce33ab06ee481ab">10324</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_LL_SHIFT))&amp;RFSYS_REG_LL_MASK)</span></div><div class="line"><a name="l10325"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga9f8ddcb45324c34fd2d19417b8b13d11">10325</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_MASK                        0xFF00u</span></div><div class="line"><a name="l10326"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gabe96c857aab7668805c1fb3ea46693bf">10326</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH_SHIFT                       8</span></div><div class="line"><a name="l10327"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga9e5f30d82693f4f97b51b6459c3dc590">10327</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_LH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_LH_SHIFT))&amp;RFSYS_REG_LH_MASK)</span></div><div class="line"><a name="l10328"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga063f595b6c7267627c96048590611cc1">10328</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_MASK                        0xFF0000u</span></div><div class="line"><a name="l10329"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gabc34a2d1963a697d1a773a8981a063f5">10329</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL_SHIFT                       16</span></div><div class="line"><a name="l10330"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga2181a8fe6350e129761edcd07b9be025">10330</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_HL_SHIFT))&amp;RFSYS_REG_HL_MASK)</span></div><div class="line"><a name="l10331"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gae1fb55483b3d79a2e74d0c1ad4e57d51">10331</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_MASK                        0xFF000000u</span></div><div class="line"><a name="l10332"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#gae78b067bd28db1d0ff57015f300312fb">10332</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH_SHIFT                       24</span></div><div class="line"><a name="l10333"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___masks.html#ga7d696d8c5f250e7f2a9f11607bbc8506">10333</a></span>&#160;<span class="preprocessor">#define RFSYS_REG_HH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RFSYS_REG_HH_SHIFT))&amp;RFSYS_REG_HH_MASK)</span></div><div class="line"><a name="l10334"></a><span class="lineno">10334</span>&#160; <span class="comment">/* end of group RFSYS_Register_Masks */</span></div><div class="line"><a name="l10338"></a><span class="lineno">10338</span>&#160;</div><div class="line"><a name="l10339"></a><span class="lineno">10339</span>&#160;</div><div class="line"><a name="l10340"></a><span class="lineno">10340</span>&#160;<span class="comment">/* RFSYS - Peripheral instance base addresses */</span></div><div class="line"><a name="l10342"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___peripheral.html#ga2dab66eae1abcaf22879dbce661ea2fa">10342</a></span>&#160;<span class="preprocessor">#define RFSYS_BASE_PTR                           ((RFSYS_MemMapPtr)0x40041000u)</span></div><div class="line"><a name="l10343"></a><span class="lineno">10343</span>&#160;</div><div class="line"><a name="l10344"></a><span class="lineno">10344</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10345"></a><span class="lineno">10345</span>&#160;<span class="comment">   -- RFSYS - Register accessor macros</span></div><div class="line"><a name="l10346"></a><span class="lineno">10346</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10347"></a><span class="lineno">10347</span>&#160;</div><div class="line"><a name="l10354"></a><span class="lineno">10354</span>&#160;<span class="comment">/* RFSYS - Register instance definitions */</span></div><div class="line"><a name="l10355"></a><span class="lineno">10355</span>&#160;<span class="comment">/* RFSYS */</span></div><div class="line"><a name="l10356"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#gac8659efbc5335c7c55ce700f560e641f">10356</a></span>&#160;<span class="preprocessor">#define RFSYS_REG0                               RFSYS_REG_REG(RFSYS_BASE_PTR,0)</span></div><div class="line"><a name="l10357"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#ga20ef6da127caf2238db5623847eb2ada">10357</a></span>&#160;<span class="preprocessor">#define RFSYS_REG1                               RFSYS_REG_REG(RFSYS_BASE_PTR,1)</span></div><div class="line"><a name="l10358"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#gaae849d61adc6c407683197d3dd93e2b8">10358</a></span>&#160;<span class="preprocessor">#define RFSYS_REG2                               RFSYS_REG_REG(RFSYS_BASE_PTR,2)</span></div><div class="line"><a name="l10359"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#ga66bdcfc079cddd40f67493cf57742ec4">10359</a></span>&#160;<span class="preprocessor">#define RFSYS_REG3                               RFSYS_REG_REG(RFSYS_BASE_PTR,3)</span></div><div class="line"><a name="l10360"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#ga8f8a2de06cf7074438ebea8a462951ca">10360</a></span>&#160;<span class="preprocessor">#define RFSYS_REG4                               RFSYS_REG_REG(RFSYS_BASE_PTR,4)</span></div><div class="line"><a name="l10361"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#gae851bc5789c9c81d359e77dd56f7ae08">10361</a></span>&#160;<span class="preprocessor">#define RFSYS_REG5                               RFSYS_REG_REG(RFSYS_BASE_PTR,5)</span></div><div class="line"><a name="l10362"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#ga1fec8a3f3c899d0e91a212d5d8d60e0e">10362</a></span>&#160;<span class="preprocessor">#define RFSYS_REG6                               RFSYS_REG_REG(RFSYS_BASE_PTR,6)</span></div><div class="line"><a name="l10363"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#gaf25af9e067ebffe9129b6fb10078aa85">10363</a></span>&#160;<span class="preprocessor">#define RFSYS_REG7                               RFSYS_REG_REG(RFSYS_BASE_PTR,7)</span></div><div class="line"><a name="l10364"></a><span class="lineno">10364</span>&#160;</div><div class="line"><a name="l10365"></a><span class="lineno">10365</span>&#160;<span class="comment">/* RFSYS - Register array accessors */</span></div><div class="line"><a name="l10366"></a><span class="lineno"><a class="line" href="group___r_f_s_y_s___register___accessor___macros.html#ga9328c493cbb46c6f0ec13604fee90f60">10366</a></span>&#160;<span class="preprocessor">#define RFSYS_REG(index)                         RFSYS_REG_REG(RFSYS_BASE_PTR,index)</span></div><div class="line"><a name="l10367"></a><span class="lineno">10367</span>&#160; <span class="comment">/* end of group RFSYS_Register_Accessor_Macros */</span></div><div class="line"><a name="l10371"></a><span class="lineno">10371</span>&#160;</div><div class="line"><a name="l10372"></a><span class="lineno">10372</span>&#160; <span class="comment">/* end of group RFSYS_Peripheral */</span></div><div class="line"><a name="l10376"></a><span class="lineno">10376</span>&#160;</div><div class="line"><a name="l10377"></a><span class="lineno">10377</span>&#160;</div><div class="line"><a name="l10378"></a><span class="lineno">10378</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10379"></a><span class="lineno">10379</span>&#160;<span class="comment">   -- RFVBAT</span></div><div class="line"><a name="l10380"></a><span class="lineno">10380</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10381"></a><span class="lineno">10381</span>&#160;</div><div class="line"><a name="l10388"></a><span class="lineno">10388</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_f_v_b_a_t___mem_map.html">RFVBAT_MemMap</a> {</div><div class="line"><a name="l10389"></a><span class="lineno">10389</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> REG[8];                                 </div><div class="line"><a name="l10390"></a><span class="lineno">10390</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___r_f_v_b_a_t___peripheral.html#gaf818ad4cab94790b0374758504777f4f">RFVBAT_MemMapPtr</a>;</div><div class="line"><a name="l10391"></a><span class="lineno">10391</span>&#160;</div><div class="line"><a name="l10392"></a><span class="lineno">10392</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10393"></a><span class="lineno">10393</span>&#160;<span class="comment">   -- RFVBAT - Register accessor macros</span></div><div class="line"><a name="l10394"></a><span class="lineno">10394</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10395"></a><span class="lineno">10395</span>&#160;</div><div class="line"><a name="l10402"></a><span class="lineno">10402</span>&#160;<span class="comment">/* RFVBAT - Register accessors */</span></div><div class="line"><a name="l10403"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#ga8c8b6cb4ceddcf6be9717e473a265aba">10403</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_REG(base,index)               ((base)-&gt;REG[index])</span></div><div class="line"><a name="l10404"></a><span class="lineno">10404</span>&#160; <span class="comment">/* end of group RFVBAT_Register_Accessor_Macros */</span></div><div class="line"><a name="l10408"></a><span class="lineno">10408</span>&#160;</div><div class="line"><a name="l10409"></a><span class="lineno">10409</span>&#160;</div><div class="line"><a name="l10410"></a><span class="lineno">10410</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10411"></a><span class="lineno">10411</span>&#160;<span class="comment">   -- RFVBAT Register Masks</span></div><div class="line"><a name="l10412"></a><span class="lineno">10412</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10413"></a><span class="lineno">10413</span>&#160;</div><div class="line"><a name="l10419"></a><span class="lineno">10419</span>&#160;<span class="comment">/* REG Bit Fields */</span></div><div class="line"><a name="l10420"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gac055aaeebf0ff5200e7b3703d6a6ed73">10420</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL_MASK                       0xFFu</span></div><div class="line"><a name="l10421"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga77fdef5edef0e9e20236761366ed3fbb">10421</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL_SHIFT                      0</span></div><div class="line"><a name="l10422"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga113d3d8df5cf04d594707c9a9df4ea8c">10422</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_LL_SHIFT))&amp;RFVBAT_REG_LL_MASK)</span></div><div class="line"><a name="l10423"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gaac2f9a56be08c02d917e25d2160bb25d">10423</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH_MASK                       0xFF00u</span></div><div class="line"><a name="l10424"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga274af8b911ddd78c1ce6df899ad83cbd">10424</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH_SHIFT                      8</span></div><div class="line"><a name="l10425"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga551abab9c745a2fdca59aa0f68abef21">10425</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_LH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_LH_SHIFT))&amp;RFVBAT_REG_LH_MASK)</span></div><div class="line"><a name="l10426"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gae0f69a55f5feaf1e41b317aaa17780fe">10426</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL_MASK                       0xFF0000u</span></div><div class="line"><a name="l10427"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#ga069a18ff685d5c1e8e48acc77454bf70">10427</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL_SHIFT                      16</span></div><div class="line"><a name="l10428"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gae16222d2b2ede79d199afaa5da47f0f5">10428</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HL(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_HL_SHIFT))&amp;RFVBAT_REG_HL_MASK)</span></div><div class="line"><a name="l10429"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gad2932f13b6d26fa7ccb982b9cffcd184">10429</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH_MASK                       0xFF000000u</span></div><div class="line"><a name="l10430"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gae67376345507e381e7f56f8bae49359c">10430</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH_SHIFT                      24</span></div><div class="line"><a name="l10431"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___masks.html#gadfc5bbcb901243c01dd0233b4ca94eb7">10431</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG_HH(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;RFVBAT_REG_HH_SHIFT))&amp;RFVBAT_REG_HH_MASK)</span></div><div class="line"><a name="l10432"></a><span class="lineno">10432</span>&#160; <span class="comment">/* end of group RFVBAT_Register_Masks */</span></div><div class="line"><a name="l10436"></a><span class="lineno">10436</span>&#160;</div><div class="line"><a name="l10437"></a><span class="lineno">10437</span>&#160;</div><div class="line"><a name="l10438"></a><span class="lineno">10438</span>&#160;<span class="comment">/* RFVBAT - Peripheral instance base addresses */</span></div><div class="line"><a name="l10440"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___peripheral.html#ga5b6418d9be20f84b2190ccf6134b7ba3">10440</a></span>&#160;<span class="preprocessor">#define RFVBAT_BASE_PTR                          ((RFVBAT_MemMapPtr)0x4003E000u)</span></div><div class="line"><a name="l10441"></a><span class="lineno">10441</span>&#160;</div><div class="line"><a name="l10442"></a><span class="lineno">10442</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10443"></a><span class="lineno">10443</span>&#160;<span class="comment">   -- RFVBAT - Register accessor macros</span></div><div class="line"><a name="l10444"></a><span class="lineno">10444</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10445"></a><span class="lineno">10445</span>&#160;</div><div class="line"><a name="l10452"></a><span class="lineno">10452</span>&#160;<span class="comment">/* RFVBAT - Register instance definitions */</span></div><div class="line"><a name="l10453"></a><span class="lineno">10453</span>&#160;<span class="comment">/* RFVBAT */</span></div><div class="line"><a name="l10454"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#gab2c2deaa663210dcbe5b3c7c9dd3c279">10454</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG0                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,0)</span></div><div class="line"><a name="l10455"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#gaad1d344fc43c23927596453cbbfbe87f">10455</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG1                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,1)</span></div><div class="line"><a name="l10456"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#ga2cb98ee1f823c18c81f270beb24b359a">10456</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG2                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,2)</span></div><div class="line"><a name="l10457"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#ga7d8455bad7fb104b0a327253883e0df9">10457</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG3                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,3)</span></div><div class="line"><a name="l10458"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#ga94341c77e156361945ba570c7cf9d02a">10458</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG4                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,4)</span></div><div class="line"><a name="l10459"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#ga59735a620ffb54ec36ce0b413be0ac35">10459</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG5                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,5)</span></div><div class="line"><a name="l10460"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#ga8f932612a87a5a7e302b4990c3880b03">10460</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG6                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,6)</span></div><div class="line"><a name="l10461"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#gadfbd3389e8e352e6fa869c5637131038">10461</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG7                              RFVBAT_REG_REG(RFVBAT_BASE_PTR,7)</span></div><div class="line"><a name="l10462"></a><span class="lineno">10462</span>&#160;</div><div class="line"><a name="l10463"></a><span class="lineno">10463</span>&#160;<span class="comment">/* RFVBAT - Register array accessors */</span></div><div class="line"><a name="l10464"></a><span class="lineno"><a class="line" href="group___r_f_v_b_a_t___register___accessor___macros.html#ga73d57e05c3f341bac06fd7fdc7adb216">10464</a></span>&#160;<span class="preprocessor">#define RFVBAT_REG(index)                        RFVBAT_REG_REG(RFVBAT_BASE_PTR,index)</span></div><div class="line"><a name="l10465"></a><span class="lineno">10465</span>&#160; <span class="comment">/* end of group RFVBAT_Register_Accessor_Macros */</span></div><div class="line"><a name="l10469"></a><span class="lineno">10469</span>&#160;</div><div class="line"><a name="l10470"></a><span class="lineno">10470</span>&#160; <span class="comment">/* end of group RFVBAT_Peripheral */</span></div><div class="line"><a name="l10474"></a><span class="lineno">10474</span>&#160;</div><div class="line"><a name="l10475"></a><span class="lineno">10475</span>&#160;</div><div class="line"><a name="l10476"></a><span class="lineno">10476</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10477"></a><span class="lineno">10477</span>&#160;<span class="comment">   -- RTC</span></div><div class="line"><a name="l10478"></a><span class="lineno">10478</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10479"></a><span class="lineno">10479</span>&#160;</div><div class="line"><a name="l10486"></a><span class="lineno">10486</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_r_t_c___mem_map.html">RTC_MemMap</a> {</div><div class="line"><a name="l10487"></a><span class="lineno">10487</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TSR;                                    </div><div class="line"><a name="l10488"></a><span class="lineno">10488</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TPR;                                    </div><div class="line"><a name="l10489"></a><span class="lineno">10489</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TAR;                                    </div><div class="line"><a name="l10490"></a><span class="lineno">10490</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TCR;                                    </div><div class="line"><a name="l10491"></a><span class="lineno">10491</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CR;                                     </div><div class="line"><a name="l10492"></a><span class="lineno">10492</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SR;                                     </div><div class="line"><a name="l10493"></a><span class="lineno">10493</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> LR;                                     </div><div class="line"><a name="l10494"></a><span class="lineno">10494</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> IER;                                    </div><div class="line"><a name="l10495"></a><span class="lineno">10495</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[2016];</div><div class="line"><a name="l10496"></a><span class="lineno">10496</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> WAR;                                    </div><div class="line"><a name="l10497"></a><span class="lineno">10497</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RAR;                                    </div><div class="line"><a name="l10498"></a><span class="lineno">10498</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___r_t_c___peripheral.html#gac92da66fe1171e5751505df29917b152">RTC_MemMapPtr</a>;</div><div class="line"><a name="l10499"></a><span class="lineno">10499</span>&#160;</div><div class="line"><a name="l10500"></a><span class="lineno">10500</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10501"></a><span class="lineno">10501</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div><div class="line"><a name="l10502"></a><span class="lineno">10502</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10503"></a><span class="lineno">10503</span>&#160;</div><div class="line"><a name="l10510"></a><span class="lineno">10510</span>&#160;<span class="comment">/* RTC - Register accessors */</span></div><div class="line"><a name="l10511"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga09970f896ffee07c3a05b92951184ffa">10511</a></span>&#160;<span class="preprocessor">#define RTC_TSR_REG(base)                        ((base)-&gt;TSR)</span></div><div class="line"><a name="l10512"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga27c10c8200591617cc2855238c16c3f1">10512</a></span>&#160;<span class="preprocessor">#define RTC_TPR_REG(base)                        ((base)-&gt;TPR)</span></div><div class="line"><a name="l10513"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gacf7df0fe4d98dc87b21ee82db3c7e858">10513</a></span>&#160;<span class="preprocessor">#define RTC_TAR_REG(base)                        ((base)-&gt;TAR)</span></div><div class="line"><a name="l10514"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga0ffe9bb5a8168f247f3aac5de0d59080">10514</a></span>&#160;<span class="preprocessor">#define RTC_TCR_REG(base)                        ((base)-&gt;TCR)</span></div><div class="line"><a name="l10515"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga478ae857b195216a8eff27d2fdb74ffd">10515</a></span>&#160;<span class="preprocessor">#define RTC_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l10516"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga3f1d213cb9eafd0e56eacd7f40ee8350">10516</a></span>&#160;<span class="preprocessor">#define RTC_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l10517"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gaecf5282b232b87123b993ec1ec9bd2a5">10517</a></span>&#160;<span class="preprocessor">#define RTC_LR_REG(base)                         ((base)-&gt;LR)</span></div><div class="line"><a name="l10518"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga967d371e055b3013c0f94830a357c19d">10518</a></span>&#160;<span class="preprocessor">#define RTC_IER_REG(base)                        ((base)-&gt;IER)</span></div><div class="line"><a name="l10519"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga2c4d995d9d6c4857f7035982070319b8">10519</a></span>&#160;<span class="preprocessor">#define RTC_WAR_REG(base)                        ((base)-&gt;WAR)</span></div><div class="line"><a name="l10520"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga56c0c73ad611109b3e53f53808092bd6">10520</a></span>&#160;<span class="preprocessor">#define RTC_RAR_REG(base)                        ((base)-&gt;RAR)</span></div><div class="line"><a name="l10521"></a><span class="lineno">10521</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div><div class="line"><a name="l10525"></a><span class="lineno">10525</span>&#160;</div><div class="line"><a name="l10526"></a><span class="lineno">10526</span>&#160;</div><div class="line"><a name="l10527"></a><span class="lineno">10527</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10528"></a><span class="lineno">10528</span>&#160;<span class="comment">   -- RTC Register Masks</span></div><div class="line"><a name="l10529"></a><span class="lineno">10529</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10530"></a><span class="lineno">10530</span>&#160;</div><div class="line"><a name="l10536"></a><span class="lineno">10536</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div><div class="line"><a name="l10537"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9a0f8842e8262ca176fcf028982153af">10537</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l10538"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad0476d1e39a866b5b5ba4728b55e258a">10538</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0</span></div><div class="line"><a name="l10539"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga77fdb2a31f6b8644e3784f5cd65bb52b">10539</a></span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div><div class="line"><a name="l10540"></a><span class="lineno">10540</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div><div class="line"><a name="l10541"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2682f687fa561be2f002fc574d48cc79">10541</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div><div class="line"><a name="l10542"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga624a290f73478b3ca2687ac49cc78fb2">10542</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0</span></div><div class="line"><a name="l10543"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa16b7c11dc2683ecd02be0f187100e98">10543</a></span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div><div class="line"><a name="l10544"></a><span class="lineno">10544</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div><div class="line"><a name="l10545"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga649a76416ad00079054bd866565dada2">10545</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l10546"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9ec8791d91dc36f0f59a7705988f7278">10546</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0</span></div><div class="line"><a name="l10547"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga817df24c688f5b9031ce69c919c9337f">10547</a></span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div><div class="line"><a name="l10548"></a><span class="lineno">10548</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l10549"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga48a96d1de8db1993bfac3ca9d6bdb227">10549</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div><div class="line"><a name="l10550"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0d8bc8c79b8010b8ebb94562428713fe">10550</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0</span></div><div class="line"><a name="l10551"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae677a99c22f7ba8c9c872446e4d8dc09">10551</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div><div class="line"><a name="l10552"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8f198d1dbc7427e1dfabdc4e9f53f8e2">10552</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div><div class="line"><a name="l10553"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4b8c9ecf8ed798b8c0173ce122874c5e">10553</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8</span></div><div class="line"><a name="l10554"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaa25059e7519bf8e6316b66836be1cb18">10554</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div><div class="line"><a name="l10555"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga920f92da02ac0a6ae0931645600e2405">10555</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div><div class="line"><a name="l10556"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga6bcbafe57cdb430da5ee6902e0bcb224">10556</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16</span></div><div class="line"><a name="l10557"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga93b83f72083cd3683e8b75554763bc93">10557</a></span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div><div class="line"><a name="l10558"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga788e49f72c48b3c98794b49e27337c64">10558</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div><div class="line"><a name="l10559"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga84c801695fa1e344e7b2c8e6568cb7c8">10559</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24</span></div><div class="line"><a name="l10560"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga18cbc5e75c4ab9ec5664b35a8afc9c4f">10560</a></span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div><div class="line"><a name="l10561"></a><span class="lineno">10561</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l10562"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga114a670a6ac2782bd777ea33e4395059">10562</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div><div class="line"><a name="l10563"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac0a88898cc6e1686b54a99e3a6fe759d">10563</a></span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0</span></div><div class="line"><a name="l10564"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gade2b0c86902f83d7674c10e3a7923f80">10564</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_MASK                          0x2u</span></div><div class="line"><a name="l10565"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga319f4682f30aed777eecac4c09a96223">10565</a></span>&#160;<span class="preprocessor">#define RTC_CR_WPE_SHIFT                         1</span></div><div class="line"><a name="l10566"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga762afd0d0e0bbc08b631a10c45222797">10566</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div><div class="line"><a name="l10567"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacf42f5f0dc8f3939de4131b7b63d0dc2">10567</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2</span></div><div class="line"><a name="l10568"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae071fafa245264dd485258198b7fcf8a">10568</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div><div class="line"><a name="l10569"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga71fb55b262a9f0aac1777b4115a1bfa7">10569</a></span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3</span></div><div class="line"><a name="l10570"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1517078d0ce615b7feb94ef57b28e4c8">10570</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_MASK                         0x100u</span></div><div class="line"><a name="l10571"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga9d52da825519dde1888921fb1b5e096d">10571</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        8</span></div><div class="line"><a name="l10572"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4c9ab830040b30f5ebc3e21f357e3d58">10572</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div><div class="line"><a name="l10573"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0c53e02399574c63f5015cef513dddff">10573</a></span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9</span></div><div class="line"><a name="l10574"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga885a0abaf0aeae2525406950542df145">10574</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_MASK                        0x400u</span></div><div class="line"><a name="l10575"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafefab96f792c2faf1c4580790af7a1c5">10575</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       10</span></div><div class="line"><a name="l10576"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac8a4d2f3837af6cea3924682d6d795c9">10576</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_MASK                         0x800u</span></div><div class="line"><a name="l10577"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4bb07384fbca5f19f9e7b30daa071b92">10577</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        11</span></div><div class="line"><a name="l10578"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf39585370663a36a6eba4dd1fe61534f">10578</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_MASK                         0x1000u</span></div><div class="line"><a name="l10579"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga348565e2fabae104ce15d3b0e23b4fc1">10579</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        12</span></div><div class="line"><a name="l10580"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7eb15eb098b99b007a0fef42c3fef848">10580</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_MASK                         0x2000u</span></div><div class="line"><a name="l10581"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gacd1a88b76256f8efc3633459f3c21d83">10581</a></span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        13</span></div><div class="line"><a name="l10582"></a><span class="lineno">10582</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l10583"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1efc73171f80fa079f4d3aec43f2faab">10583</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div><div class="line"><a name="l10584"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga261718ed362a6c56ad4c0e1c5e624552">10584</a></span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0</span></div><div class="line"><a name="l10585"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabadca56816c485ca12134cd54a40c010">10585</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div><div class="line"><a name="l10586"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga209c228a9376a460fa905e67716ebe65">10586</a></span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1</span></div><div class="line"><a name="l10587"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga8deec41a2823788375ed7b8b63870868">10587</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div><div class="line"><a name="l10588"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaaae3f647015906bacdb13124a50d3cfb">10588</a></span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2</span></div><div class="line"><a name="l10589"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabcb29faa7aa3cee888e06e6b08236907">10589</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div><div class="line"><a name="l10590"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga120f7d25fec9feca0a62b6e79683e3ac">10590</a></span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4</span></div><div class="line"><a name="l10591"></a><span class="lineno">10591</span>&#160;<span class="comment">/* LR Bit Fields */</span></div><div class="line"><a name="l10592"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga89f5d0ce94e7eb13bd961774fd440c0b">10592</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div><div class="line"><a name="l10593"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3f1532cd2a9c7b767e2363ddde7777c4">10593</a></span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3</span></div><div class="line"><a name="l10594"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga79d7286374cccca93261d4ced777c2e7">10594</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div><div class="line"><a name="l10595"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga170e66be6136b04cac5df94c81675cc5">10595</a></span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4</span></div><div class="line"><a name="l10596"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0681f481e213872418c16d5e012e5603">10596</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div><div class="line"><a name="l10597"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33823f8e5a5e100db14493426af60d67">10597</a></span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5</span></div><div class="line"><a name="l10598"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf57761c6f1eb820b0d6764ae63e7dfcf">10598</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div><div class="line"><a name="l10599"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga723a045710e5df92a5bf5363e8cea08f">10599</a></span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6</span></div><div class="line"><a name="l10600"></a><span class="lineno">10600</span>&#160;<span class="comment">/* IER Bit Fields */</span></div><div class="line"><a name="l10601"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4401cd4dce34a638f75403a2a3701e6d">10601</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div><div class="line"><a name="l10602"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga2938c56e7566549f7434b8f02ad6d478">10602</a></span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0</span></div><div class="line"><a name="l10603"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga1dfc25308bec00f67925ae796f805d3d">10603</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div><div class="line"><a name="l10604"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf9355764ec83dde6e2890f391a469856">10604</a></span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1</span></div><div class="line"><a name="l10605"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad1bcc4df9a637ec5ab4b611391986c06">10605</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div><div class="line"><a name="l10606"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae15cd7098592da4c3a2c2563879ae5d8">10606</a></span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2</span></div><div class="line"><a name="l10607"></a><span class="lineno">10607</span>&#160;<span class="comment">/* WAR Bit Fields */</span></div><div class="line"><a name="l10608"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4a43de9885f5d7ec5888d140315f1c15">10608</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_MASK                        0x1u</span></div><div class="line"><a name="l10609"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gabf5ee77e5695cd42b86430a86ae7208e">10609</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TSRW_SHIFT                       0</span></div><div class="line"><a name="l10610"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae9b8d07cbb9d8d13e57c8428a6379a6d">10610</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW_MASK                        0x2u</span></div><div class="line"><a name="l10611"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga5d66e90fa47b893ca2cb08835954db3d">10611</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TPRW_SHIFT                       1</span></div><div class="line"><a name="l10612"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab38b8a6dbc68530394f37411f8ae53f9">10612</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TARW_MASK                        0x4u</span></div><div class="line"><a name="l10613"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gafbed3610e58c464a444dd08dc972fdfa">10613</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TARW_SHIFT                       2</span></div><div class="line"><a name="l10614"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac045d2cc3465abd70d67c1870bcbf72c">10614</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW_MASK                        0x8u</span></div><div class="line"><a name="l10615"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3eb83cd01492902ca7ece89636fbbdf6">10615</a></span>&#160;<span class="preprocessor">#define RTC_WAR_TCRW_SHIFT                       3</span></div><div class="line"><a name="l10616"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga7f2a7b622370e2141ea5dffe9e3a4d65">10616</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CRW_MASK                         0x10u</span></div><div class="line"><a name="l10617"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gac982942ab2487ce87ece3deb9b6b7442">10617</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CRW_SHIFT                        4</span></div><div class="line"><a name="l10618"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga4f0eed272734e6f9a37612ea5371c4c3">10618</a></span>&#160;<span class="preprocessor">#define RTC_WAR_SRW_MASK                         0x20u</span></div><div class="line"><a name="l10619"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gadf88a4cb539baab3f26d8a648d45396a">10619</a></span>&#160;<span class="preprocessor">#define RTC_WAR_SRW_SHIFT                        5</span></div><div class="line"><a name="l10620"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga855426b1dfe52e5e72955f19303a7d13">10620</a></span>&#160;<span class="preprocessor">#define RTC_WAR_LRW_MASK                         0x40u</span></div><div class="line"><a name="l10621"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga248e25a14d0fa9e2daab759d114331d9">10621</a></span>&#160;<span class="preprocessor">#define RTC_WAR_LRW_SHIFT                        6</span></div><div class="line"><a name="l10622"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0984de8decd2652e6977bd7f82d6499a">10622</a></span>&#160;<span class="preprocessor">#define RTC_WAR_IERW_MASK                        0x80u</span></div><div class="line"><a name="l10623"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab768c19ef066b56a9524098fd049c1f4">10623</a></span>&#160;<span class="preprocessor">#define RTC_WAR_IERW_SHIFT                       7</span></div><div class="line"><a name="l10624"></a><span class="lineno">10624</span>&#160;<span class="comment">/* RAR Bit Fields */</span></div><div class="line"><a name="l10625"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga0f5e27ed705469977779fdde12c123d1">10625</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_MASK                        0x1u</span></div><div class="line"><a name="l10626"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga818fe20844147f1e5844214424365459">10626</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TSRR_SHIFT                       0</span></div><div class="line"><a name="l10627"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga24600addfa3bdab90a5c154586725247">10627</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR_MASK                        0x2u</span></div><div class="line"><a name="l10628"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga822bd340bfb1d1bb31647e665ead6fa2">10628</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TPRR_SHIFT                       1</span></div><div class="line"><a name="l10629"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga33ae5982aca9e8f6c95d69127938e30c">10629</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TARR_MASK                        0x4u</span></div><div class="line"><a name="l10630"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga65e8ec7e88a1f0583d53c603bdab1615">10630</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TARR_SHIFT                       2</span></div><div class="line"><a name="l10631"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaadb8c80e2d922625e97912b3692b3813">10631</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR_MASK                        0x8u</span></div><div class="line"><a name="l10632"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga62bf3cee6fc4d16d4ac71912130a72df">10632</a></span>&#160;<span class="preprocessor">#define RTC_RAR_TCRR_SHIFT                       3</span></div><div class="line"><a name="l10633"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gad35d06502770fe19b836353c9e77c8d1">10633</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CRR_MASK                         0x10u</span></div><div class="line"><a name="l10634"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab184f1269ead4310ffb856ec7fb43171">10634</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CRR_SHIFT                        4</span></div><div class="line"><a name="l10635"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gae53f1b7345f96a9c760070c09cb681d9">10635</a></span>&#160;<span class="preprocessor">#define RTC_RAR_SRR_MASK                         0x20u</span></div><div class="line"><a name="l10636"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga23133dd504a3ee1f1e44adb432cb961a">10636</a></span>&#160;<span class="preprocessor">#define RTC_RAR_SRR_SHIFT                        5</span></div><div class="line"><a name="l10637"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga3ff3b63507d843cbf0c4738aea636510">10637</a></span>&#160;<span class="preprocessor">#define RTC_RAR_LRR_MASK                         0x40u</span></div><div class="line"><a name="l10638"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gab21813ba6c73f55e69563b0fcfbd0d73">10638</a></span>&#160;<span class="preprocessor">#define RTC_RAR_LRR_SHIFT                        6</span></div><div class="line"><a name="l10639"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#ga000c148fd3ee9bfbe8f5a96edb4f395d">10639</a></span>&#160;<span class="preprocessor">#define RTC_RAR_IERR_MASK                        0x80u</span></div><div class="line"><a name="l10640"></a><span class="lineno"><a class="line" href="group___r_t_c___register___masks.html#gaf3ac1fe81dcd5b54cfe9d8d2125345aa">10640</a></span>&#160;<span class="preprocessor">#define RTC_RAR_IERR_SHIFT                       7</span></div><div class="line"><a name="l10641"></a><span class="lineno">10641</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div><div class="line"><a name="l10645"></a><span class="lineno">10645</span>&#160;</div><div class="line"><a name="l10646"></a><span class="lineno">10646</span>&#160;</div><div class="line"><a name="l10647"></a><span class="lineno">10647</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div><div class="line"><a name="l10649"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral.html#ga6455e2b767b4b224b4f00b50e87a2441">10649</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTR                             ((RTC_MemMapPtr)0x4003D000u)</span></div><div class="line"><a name="l10650"></a><span class="lineno">10650</span>&#160;</div><div class="line"><a name="l10651"></a><span class="lineno">10651</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10652"></a><span class="lineno">10652</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div><div class="line"><a name="l10653"></a><span class="lineno">10653</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10654"></a><span class="lineno">10654</span>&#160;</div><div class="line"><a name="l10661"></a><span class="lineno">10661</span>&#160;<span class="comment">/* RTC - Register instance definitions */</span></div><div class="line"><a name="l10662"></a><span class="lineno">10662</span>&#160;<span class="comment">/* RTC */</span></div><div class="line"><a name="l10663"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gac34515e965b8b5efb13b40d7928c15a7">10663</a></span>&#160;<span class="preprocessor">#define RTC_TSR                                  RTC_TSR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l10664"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga4fa174e14f5fc63a79a5553ae101dd66">10664</a></span>&#160;<span class="preprocessor">#define RTC_TPR                                  RTC_TPR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l10665"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gad26d28fdc47ac3fabf3d01b3ea6baa92">10665</a></span>&#160;<span class="preprocessor">#define RTC_TAR                                  RTC_TAR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l10666"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga19e3c6c39a676971237fe56e8cd2c06e">10666</a></span>&#160;<span class="preprocessor">#define RTC_TCR                                  RTC_TCR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l10667"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gab12a646e66898472d5b47da87e6a39f9">10667</a></span>&#160;<span class="preprocessor">#define RTC_CR                                   RTC_CR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l10668"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga0f8d30458bc28fba98ada5edf7d1eb8c">10668</a></span>&#160;<span class="preprocessor">#define RTC_SR                                   RTC_SR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l10669"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga05e64891d0c59b705c0f96db04496416">10669</a></span>&#160;<span class="preprocessor">#define RTC_LR                                   RTC_LR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l10670"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#gad06b6458073a45d15da59f51f95310ab">10670</a></span>&#160;<span class="preprocessor">#define RTC_IER                                  RTC_IER_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l10671"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga9df50a03050a0b3508563c63a95abbe6">10671</a></span>&#160;<span class="preprocessor">#define RTC_WAR                                  RTC_WAR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l10672"></a><span class="lineno"><a class="line" href="group___r_t_c___register___accessor___macros.html#ga88fb58901ea616d3040fb99e3f03722f">10672</a></span>&#160;<span class="preprocessor">#define RTC_RAR                                  RTC_RAR_REG(RTC_BASE_PTR)</span></div><div class="line"><a name="l10673"></a><span class="lineno">10673</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div><div class="line"><a name="l10677"></a><span class="lineno">10677</span>&#160;</div><div class="line"><a name="l10678"></a><span class="lineno">10678</span>&#160; <span class="comment">/* end of group RTC_Peripheral */</span></div><div class="line"><a name="l10682"></a><span class="lineno">10682</span>&#160;</div><div class="line"><a name="l10683"></a><span class="lineno">10683</span>&#160;</div><div class="line"><a name="l10684"></a><span class="lineno">10684</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10685"></a><span class="lineno">10685</span>&#160;<span class="comment">   -- SDHC</span></div><div class="line"><a name="l10686"></a><span class="lineno">10686</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10687"></a><span class="lineno">10687</span>&#160;</div><div class="line"><a name="l10694"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html">10694</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_d_h_c___mem_map.html">SDHC_MemMap</a> {</div><div class="line"><a name="l10695"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ab31a362061944d6279ddb9477319dadf">10695</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#ab31a362061944d6279ddb9477319dadf">DSADDR</a>;                                 </div><div class="line"><a name="l10696"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a0a3c9777e2dc6450d432235b772eddda">10696</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#a0a3c9777e2dc6450d432235b772eddda">BLKATTR</a>;                                </div><div class="line"><a name="l10697"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a74b8ea7db5c12a06f19e8054bba5c2b3">10697</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#a74b8ea7db5c12a06f19e8054bba5c2b3">CMDARG</a>;                                 </div><div class="line"><a name="l10698"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ad6c008e044af83f7411e51258f111c48">10698</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#ad6c008e044af83f7411e51258f111c48">XFERTYP</a>;                                </div><div class="line"><a name="l10699"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ad68e1706e76585042d163c6798c0f545">10699</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CMDRSP[4];                              </div><div class="line"><a name="l10700"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a35328e0ac868a1173f45025dfe9d064a">10700</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#a35328e0ac868a1173f45025dfe9d064a">DATPORT</a>;                                </div><div class="line"><a name="l10701"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ad0cb5c4547908b9fc980737545a49824">10701</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#ad0cb5c4547908b9fc980737545a49824">PRSSTAT</a>;                                </div><div class="line"><a name="l10702"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a432bb135855124848d9d885a4f31d88f">10702</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#a432bb135855124848d9d885a4f31d88f">PROCTL</a>;                                 </div><div class="line"><a name="l10703"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ae3204e728de4488f0b3569d1ebac78ae">10703</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#ae3204e728de4488f0b3569d1ebac78ae">SYSCTL</a>;                                 </div><div class="line"><a name="l10704"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#accf3cc2723054bbe32bb641e670d19e3">10704</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#accf3cc2723054bbe32bb641e670d19e3">IRQSTAT</a>;                                </div><div class="line"><a name="l10705"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a6bc70391d95768a1b757bf17731f5f97">10705</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#a6bc70391d95768a1b757bf17731f5f97">IRQSTATEN</a>;                              </div><div class="line"><a name="l10706"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a21516e4f38134a06a1f1dc718676e72e">10706</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#a21516e4f38134a06a1f1dc718676e72e">IRQSIGEN</a>;                               </div><div class="line"><a name="l10707"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a3d4ff140cfa30e28f82a66490103dc18">10707</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#a3d4ff140cfa30e28f82a66490103dc18">AC12ERR</a>;                                </div><div class="line"><a name="l10708"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ae8e1450bf44904b339a9d799f54f2847">10708</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#ae8e1450bf44904b339a9d799f54f2847">HTCAPBLT</a>;                               </div><div class="line"><a name="l10709"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a8c1eb45065f5eb8878fc02701f2a6750">10709</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#a8c1eb45065f5eb8878fc02701f2a6750">WML</a>;                                    </div><div class="line"><a name="l10710"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#af17041992034c8eda4f28d071b897d87">10710</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[8];</div><div class="line"><a name="l10711"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a6a098ed78e71b25e706ddcc64960aae7">10711</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#a6a098ed78e71b25e706ddcc64960aae7">FEVT</a>;                                   </div><div class="line"><a name="l10712"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a23a2344d2bcccb1d642214ffa2d011cc">10712</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#a23a2344d2bcccb1d642214ffa2d011cc">ADMAES</a>;                                 </div><div class="line"><a name="l10713"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#add3530fe9767f7ef0f6401c049cd0d6f">10713</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#add3530fe9767f7ef0f6401c049cd0d6f">ADSADDR</a>;                                </div><div class="line"><a name="l10714"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#aa156aaa0eab63d8d7d2ac4d9dddeb0b2">10714</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[100];</div><div class="line"><a name="l10715"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ac3938ee338b7499c8b1cebed71604299">10715</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#ac3938ee338b7499c8b1cebed71604299">VENDOR</a>;                                 </div><div class="line"><a name="l10716"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a624306ff04a5ff80059afce5d4e8cf3e">10716</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#a624306ff04a5ff80059afce5d4e8cf3e">MMCBOOT</a>;                                </div><div class="line"><a name="l10717"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#ad593c098233cbb60497a364b88d113b8">10717</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[52];</div><div class="line"><a name="l10718"></a><span class="lineno"><a class="line" href="struct_s_d_h_c___mem_map.html#a27ec00dc3be305a561fae9978fe799a2">10718</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_d_h_c___mem_map.html#a27ec00dc3be305a561fae9978fe799a2">HOSTVER</a>;                                </div><div class="line"><a name="l10719"></a><span class="lineno">10719</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_d_h_c___peripheral.html#ga6da8531f7cf8afb4899b93b54ac58054">SDHC_MemMapPtr</a>;</div><div class="line"><a name="l10720"></a><span class="lineno">10720</span>&#160;</div><div class="line"><a name="l10721"></a><span class="lineno">10721</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10722"></a><span class="lineno">10722</span>&#160;<span class="comment">   -- SDHC - Register accessor macros</span></div><div class="line"><a name="l10723"></a><span class="lineno">10723</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10724"></a><span class="lineno">10724</span>&#160;</div><div class="line"><a name="l10731"></a><span class="lineno">10731</span>&#160;<span class="comment">/* SDHC - Register accessors */</span></div><div class="line"><a name="l10732"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gaff5fe2696bbe46c19405b9a26bade43b">10732</a></span>&#160;<span class="preprocessor">#define SDHC_DSADDR_REG(base)                    ((base)-&gt;DSADDR)</span></div><div class="line"><a name="l10733"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga4e25f7d2c643d77255560ebe463e2e83">10733</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_REG(base)                   ((base)-&gt;BLKATTR)</span></div><div class="line"><a name="l10734"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gab64cab6a76d88f1503d93bc85a8c6b8e">10734</a></span>&#160;<span class="preprocessor">#define SDHC_CMDARG_REG(base)                    ((base)-&gt;CMDARG)</span></div><div class="line"><a name="l10735"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga563a47325e0aa457d7b61679cfe69a53">10735</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_REG(base)                   ((base)-&gt;XFERTYP)</span></div><div class="line"><a name="l10736"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga286b1184e03e0b6c8fa5f4ff609b2d42">10736</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_REG(base,index)              ((base)-&gt;CMDRSP[index])</span></div><div class="line"><a name="l10737"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga89e52da8690fb9ad00aa570076cb2061">10737</a></span>&#160;<span class="preprocessor">#define SDHC_DATPORT_REG(base)                   ((base)-&gt;DATPORT)</span></div><div class="line"><a name="l10738"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga916e0f0f8580bd37b945ac511d59fd0c">10738</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_REG(base)                   ((base)-&gt;PRSSTAT)</span></div><div class="line"><a name="l10739"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gaef9e707dc5cec701ae1c34b766590cc2">10739</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_REG(base)                    ((base)-&gt;PROCTL)</span></div><div class="line"><a name="l10740"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga77c048b22d2a1a655a1973af9241ba59">10740</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_REG(base)                    ((base)-&gt;SYSCTL)</span></div><div class="line"><a name="l10741"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga13509728d6cd94b3c4ec554aae8b62c3">10741</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_REG(base)                   ((base)-&gt;IRQSTAT)</span></div><div class="line"><a name="l10742"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga1f18fa74de2e67064a677032f2fea791">10742</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_REG(base)                 ((base)-&gt;IRQSTATEN)</span></div><div class="line"><a name="l10743"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga6fbc0953522e136b24401f4a068c132a">10743</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_REG(base)                  ((base)-&gt;IRQSIGEN)</span></div><div class="line"><a name="l10744"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga56d37151a36eb2336bf5018e20649d1b">10744</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_REG(base)                   ((base)-&gt;AC12ERR)</span></div><div class="line"><a name="l10745"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gace7cb34c06d08883a5fcc5e09b5fef2e">10745</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_REG(base)                  ((base)-&gt;HTCAPBLT)</span></div><div class="line"><a name="l10746"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga0de53147f91ba1d4d621071009e52543">10746</a></span>&#160;<span class="preprocessor">#define SDHC_WML_REG(base)                       ((base)-&gt;WML)</span></div><div class="line"><a name="l10747"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga4cb98ec5c899da9be7c700ec54537a05">10747</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_REG(base)                      ((base)-&gt;FEVT)</span></div><div class="line"><a name="l10748"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gab2958cbf71492c8796d3a6d6393d633a">10748</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_REG(base)                    ((base)-&gt;ADMAES)</span></div><div class="line"><a name="l10749"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gae32c413fbc608f59a73a1298495f020e">10749</a></span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_REG(base)                   ((base)-&gt;ADSADDR)</span></div><div class="line"><a name="l10750"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga7e091accba9ca2dbbbae18bc8e435d2c">10750</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_REG(base)                    ((base)-&gt;VENDOR)</span></div><div class="line"><a name="l10751"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gaee891df0b751b3a18a43a02d003520be">10751</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_REG(base)                   ((base)-&gt;MMCBOOT)</span></div><div class="line"><a name="l10752"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga83483fda8037182255e387b289c4324f">10752</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_REG(base)                   ((base)-&gt;HOSTVER)</span></div><div class="line"><a name="l10753"></a><span class="lineno">10753</span>&#160; <span class="comment">/* end of group SDHC_Register_Accessor_Macros */</span></div><div class="line"><a name="l10757"></a><span class="lineno">10757</span>&#160;</div><div class="line"><a name="l10758"></a><span class="lineno">10758</span>&#160;</div><div class="line"><a name="l10759"></a><span class="lineno">10759</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l10760"></a><span class="lineno">10760</span>&#160;<span class="comment">   -- SDHC Register Masks</span></div><div class="line"><a name="l10761"></a><span class="lineno">10761</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l10762"></a><span class="lineno">10762</span>&#160;</div><div class="line"><a name="l10768"></a><span class="lineno">10768</span>&#160;<span class="comment">/* DSADDR Bit Fields */</span></div><div class="line"><a name="l10769"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0879039aa6d312f63642daf292ea07e1">10769</a></span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR_MASK                  0xFFFFFFFCu</span></div><div class="line"><a name="l10770"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaab7280ffe17d17dc4e36a58270c97edb">10770</a></span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR_SHIFT                 2</span></div><div class="line"><a name="l10771"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabf3237816737e9f61afc592a4262c3c3">10771</a></span>&#160;<span class="preprocessor">#define SDHC_DSADDR_DSADDR(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_DSADDR_DSADDR_SHIFT))&amp;SDHC_DSADDR_DSADDR_MASK)</span></div><div class="line"><a name="l10772"></a><span class="lineno">10772</span>&#160;<span class="comment">/* BLKATTR Bit Fields */</span></div><div class="line"><a name="l10773"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga15a1d67cd23b4eaae16cf10809520195">10773</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_MASK                0x1FFFu</span></div><div class="line"><a name="l10774"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4dbeb59800b35d4f9e1d12f27a3f4d8">10774</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE_SHIFT               0</span></div><div class="line"><a name="l10775"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga67a8ba2d8eeab8e9f8cc60a679d76fce">10775</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_BLKATTR_BLKSIZE_SHIFT))&amp;SDHC_BLKATTR_BLKSIZE_MASK)</span></div><div class="line"><a name="l10776"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga797a081db083b97f61d5f657ae83f752">10776</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_MASK                 0xFFFF0000u</span></div><div class="line"><a name="l10777"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1461e7582635ec25e017243f95a9e649">10777</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT_SHIFT                16</span></div><div class="line"><a name="l10778"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1b3088859a5a9ee3ccb5f35b757a99a2">10778</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR_BLKCNT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_BLKATTR_BLKCNT_SHIFT))&amp;SDHC_BLKATTR_BLKCNT_MASK)</span></div><div class="line"><a name="l10779"></a><span class="lineno">10779</span>&#160;<span class="comment">/* CMDARG Bit Fields */</span></div><div class="line"><a name="l10780"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga96ab88ba50cc09465c266e3aab2ba3b0">10780</a></span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l10781"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa96f4afe969ac51d89ac52df46867f0a">10781</a></span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG_SHIFT                 0</span></div><div class="line"><a name="l10782"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf17d39bc4152b201b9cad32cc96da69b">10782</a></span>&#160;<span class="preprocessor">#define SDHC_CMDARG_CMDARG(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDARG_CMDARG_SHIFT))&amp;SDHC_CMDARG_CMDARG_MASK)</span></div><div class="line"><a name="l10783"></a><span class="lineno">10783</span>&#160;<span class="comment">/* XFERTYP Bit Fields */</span></div><div class="line"><a name="l10784"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4d3f71daacb879dbeb42972d25faa220">10784</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DMAEN_MASK                  0x1u</span></div><div class="line"><a name="l10785"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5cecfd8f158b456d3a2a9ea7820117b2">10785</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DMAEN_SHIFT                 0</span></div><div class="line"><a name="l10786"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1d7dcef14285859fb5f204d71d2083cc">10786</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_BCEN_MASK                   0x2u</span></div><div class="line"><a name="l10787"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga25223c582d559cd31d3de92191c681c7">10787</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_BCEN_SHIFT                  1</span></div><div class="line"><a name="l10788"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1940add41a5918da9c0b045597e0c497">10788</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_AC12EN_MASK                 0x4u</span></div><div class="line"><a name="l10789"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2e8fdd12bcab3fa4d4e6823eabaf65a0">10789</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_AC12EN_SHIFT                2</span></div><div class="line"><a name="l10790"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga608ac3efa7417c8763511d336a8cb6c7">10790</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DTDSEL_MASK                 0x10u</span></div><div class="line"><a name="l10791"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga669da614be8810a42499b583e2ce2617">10791</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DTDSEL_SHIFT                4</span></div><div class="line"><a name="l10792"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafb2312829ed2798040e4b2b0f17a0114">10792</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_MSBSEL_MASK                 0x20u</span></div><div class="line"><a name="l10793"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9f13f1a35f73d15da1cb2e89a6919e30">10793</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_MSBSEL_SHIFT                5</span></div><div class="line"><a name="l10794"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0ed8f044a988ab8f1017f9f17c6087a5">10794</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_MASK                 0x30000u</span></div><div class="line"><a name="l10795"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabcc1b92e4008ae1b4b0ad594d09906c1">10795</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP_SHIFT                16</span></div><div class="line"><a name="l10796"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaec81c7e2d355ea253d1e860076eecfb9">10796</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_RSPTYP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_RSPTYP_SHIFT))&amp;SDHC_XFERTYP_RSPTYP_MASK)</span></div><div class="line"><a name="l10797"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga685761802ba9bd3a16540f0b4cf1815d">10797</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CCCEN_MASK                  0x80000u</span></div><div class="line"><a name="l10798"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d90ea7df50316ee6c8902df84662c4c">10798</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CCCEN_SHIFT                 19</span></div><div class="line"><a name="l10799"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6ab41eef488a5bd6074f0ce44d67fe92">10799</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CICEN_MASK                  0x100000u</span></div><div class="line"><a name="l10800"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga23f6e1c33faf0b718dfaaef43b678084">10800</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CICEN_SHIFT                 20</span></div><div class="line"><a name="l10801"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3230581622fc9670367e7deaf2c3a95f">10801</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DPSEL_MASK                  0x200000u</span></div><div class="line"><a name="l10802"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4de27d59ffd9269e2d4e9b61fa61eb5a">10802</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_DPSEL_SHIFT                 21</span></div><div class="line"><a name="l10803"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad4ea839bc838b6f865a31a7348910355">10803</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_MASK                 0xC00000u</span></div><div class="line"><a name="l10804"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga69a977a39e49c356bb10ec98ca77abdd">10804</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP_SHIFT                22</span></div><div class="line"><a name="l10805"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2f629bc9044f5ad0d6731f28a5c7d090">10805</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDTYP(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_CMDTYP_SHIFT))&amp;SDHC_XFERTYP_CMDTYP_MASK)</span></div><div class="line"><a name="l10806"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga38c578078fbe7eae9b211d4e75eb9dd0">10806</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX_MASK                 0x3F000000u</span></div><div class="line"><a name="l10807"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3ff92ff3a2de4c2006862e08e92198a2">10807</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX_SHIFT                24</span></div><div class="line"><a name="l10808"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga13e573f4fdfd45bbd7320ef8c3145b8d">10808</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP_CMDINX(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_XFERTYP_CMDINX_SHIFT))&amp;SDHC_XFERTYP_CMDINX_MASK)</span></div><div class="line"><a name="l10809"></a><span class="lineno">10809</span>&#160;<span class="comment">/* CMDRSP Bit Fields */</span></div><div class="line"><a name="l10810"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e18ea51c0f8c567b8c7f0c8daed3a3f">10810</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l10811"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaea81f8c10607500c0232c031cb1c736b">10811</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0_SHIFT                0</span></div><div class="line"><a name="l10812"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga36d10a52098a0cc15350111828da0d6c">10812</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP0(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP0_SHIFT))&amp;SDHC_CMDRSP_CMDRSP0_MASK)</span></div><div class="line"><a name="l10813"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf2029a539168eda397f19588b928af0f">10813</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l10814"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5954455de5b963fe88033ee57abc8682">10814</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1_SHIFT                0</span></div><div class="line"><a name="l10815"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga599754fce479e55f6ed88bd1f5b9c9e8">10815</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP1_SHIFT))&amp;SDHC_CMDRSP_CMDRSP1_MASK)</span></div><div class="line"><a name="l10816"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga60782d85358658786d1a76fe99379622">10816</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l10817"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga68102815f97db907271c9feb9b35d48f">10817</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2_SHIFT                0</span></div><div class="line"><a name="l10818"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf5760b52fd9118ee803f3beab18ad480">10818</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP2_SHIFT))&amp;SDHC_CMDRSP_CMDRSP2_MASK)</span></div><div class="line"><a name="l10819"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga455887881ffdaa8edd983e6e68ffe4d2">10819</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3_MASK                 0xFFFFFFFFu</span></div><div class="line"><a name="l10820"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5b08d155eccc29ab8f8ff62bc10a23a1">10820</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3_SHIFT                0</span></div><div class="line"><a name="l10821"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab539b32b672f70faaf815a9e3529444b">10821</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP_CMDRSP3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_CMDRSP_CMDRSP3_SHIFT))&amp;SDHC_CMDRSP_CMDRSP3_MASK)</span></div><div class="line"><a name="l10822"></a><span class="lineno">10822</span>&#160;<span class="comment">/* DATPORT Bit Fields */</span></div><div class="line"><a name="l10823"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad3095c85c287cb31fd4cd815f8516213">10823</a></span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT_MASK                0xFFFFFFFFu</span></div><div class="line"><a name="l10824"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d1d79a58015eaa7fe8f8dc6f3655781">10824</a></span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT_SHIFT               0</span></div><div class="line"><a name="l10825"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaddc5546b007e2655071b0e968a516c90">10825</a></span>&#160;<span class="preprocessor">#define SDHC_DATPORT_DATCONT(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_DATPORT_DATCONT_SHIFT))&amp;SDHC_DATPORT_DATCONT_MASK)</span></div><div class="line"><a name="l10826"></a><span class="lineno">10826</span>&#160;<span class="comment">/* PRSSTAT Bit Fields */</span></div><div class="line"><a name="l10827"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaba7df21329c057fa8906bcdffefb948">10827</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CIHB_MASK                   0x1u</span></div><div class="line"><a name="l10828"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga104678507322e6937284cec9aabbe2ff">10828</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CIHB_SHIFT                  0</span></div><div class="line"><a name="l10829"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga41cd86790ec73a0f81fe4910f8e6b379">10829</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CDIHB_MASK                  0x2u</span></div><div class="line"><a name="l10830"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaebffc8f5a96e2405094e614d8ab72bc2">10830</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CDIHB_SHIFT                 1</span></div><div class="line"><a name="l10831"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga609f9258fa078236470445ebfcd2e9ac">10831</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLA_MASK                    0x4u</span></div><div class="line"><a name="l10832"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaad30094ca6309410952688acf6ed5f07">10832</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLA_SHIFT                   2</span></div><div class="line"><a name="l10833"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga45ba66986bd9e2c6419e1a4358b6a05e">10833</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDSTB_MASK                  0x8u</span></div><div class="line"><a name="l10834"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4857c2040b9dc29336795fba391dd1ca">10834</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDSTB_SHIFT                 3</span></div><div class="line"><a name="l10835"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga60c111aa5a4259d9b556a30aa9cbf891">10835</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF_MASK                 0x10u</span></div><div class="line"><a name="l10836"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab62b9ee7261708d8741ea70ecb103520">10836</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_IPGOFF_SHIFT                4</span></div><div class="line"><a name="l10837"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3fea3ced329a19b4f5ef4b596afa1487">10837</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF_MASK                 0x20u</span></div><div class="line"><a name="l10838"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac28dd17af6a554003b82c5ef2a8a29ff">10838</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_HCKOFF_SHIFT                5</span></div><div class="line"><a name="l10839"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6561c88825587d265f09036e40dc741a">10839</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_PEROFF_MASK                 0x40u</span></div><div class="line"><a name="l10840"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5fbe36972520968a101550517bd82895">10840</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_PEROFF_SHIFT                6</span></div><div class="line"><a name="l10841"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga97dde8a6d23e4744d4988349d9d6f581">10841</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDOFF_MASK                  0x80u</span></div><div class="line"><a name="l10842"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8a5f8108789275435c30d3997c194b12">10842</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_SDOFF_SHIFT                 7</span></div><div class="line"><a name="l10843"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae6ab1f30d29da8d10ad0985318d09c30">10843</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_WTA_MASK                    0x100u</span></div><div class="line"><a name="l10844"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga52a878b9915b1b1dd257b24abb21a33f">10844</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_WTA_SHIFT                   8</span></div><div class="line"><a name="l10845"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad374f3cdffc3be8138708bf632b303be">10845</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_RTA_MASK                    0x200u</span></div><div class="line"><a name="l10846"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaad64c483eb2e6b6fc96cd466772b1af5">10846</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_RTA_SHIFT                   9</span></div><div class="line"><a name="l10847"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga59c9cd5ee08a703b51a4487e721cfdac">10847</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BWEN_MASK                   0x400u</span></div><div class="line"><a name="l10848"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2a8af22b9f8230f46db9118a7f4a2f62">10848</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BWEN_SHIFT                  10</span></div><div class="line"><a name="l10849"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9a1a3466ff4e6ec9067956296e917ebf">10849</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BREN_MASK                   0x800u</span></div><div class="line"><a name="l10850"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga755afbadcc686b9a04f531081c5fb811">10850</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_BREN_SHIFT                  11</span></div><div class="line"><a name="l10851"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga48dc8b20e5092e223a378a1cba4803d1">10851</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CINS_MASK                   0x10000u</span></div><div class="line"><a name="l10852"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3aaccd62a11f1cd2f842cd8d5f50ba79">10852</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CINS_SHIFT                  16</span></div><div class="line"><a name="l10853"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab76b324ebb0b2d882ac0f8a1f563647d">10853</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CLSL_MASK                   0x800000u</span></div><div class="line"><a name="l10854"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga321c503ac2679cd51a2a30219a33d951">10854</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_CLSL_SHIFT                  23</span></div><div class="line"><a name="l10855"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gacc5e74fd893e00bf8d48d3ad7165de0a">10855</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL_MASK                   0xFF000000u</span></div><div class="line"><a name="l10856"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6c5c346e4671cdebd3a2132924f059a1">10856</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL_SHIFT                  24</span></div><div class="line"><a name="l10857"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga942a5be77bd4140272cb30a4b36686f8">10857</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT_DLSL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PRSSTAT_DLSL_SHIFT))&amp;SDHC_PRSSTAT_DLSL_MASK)</span></div><div class="line"><a name="l10858"></a><span class="lineno">10858</span>&#160;<span class="comment">/* PROCTL Bit Fields */</span></div><div class="line"><a name="l10859"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga482b0e558b7376a5e14f47bffdcb33c1">10859</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_LCTL_MASK                    0x1u</span></div><div class="line"><a name="l10860"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga754a95dd49bc69dbc62ae443f1c12d16">10860</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_LCTL_SHIFT                   0</span></div><div class="line"><a name="l10861"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabd8aa52532f5ddcfe86bbd56dd467aaa">10861</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW_MASK                     0x6u</span></div><div class="line"><a name="l10862"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7738f58de3f0c8a3c55fdf494fa9b7a5">10862</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW_SHIFT                    1</span></div><div class="line"><a name="l10863"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaecbb85d934f063d60ebf735df37b9936">10863</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DTW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_DTW_SHIFT))&amp;SDHC_PROCTL_DTW_MASK)</span></div><div class="line"><a name="l10864"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga597b9ab57f2ad515508d8b2e8b3832c7">10864</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_D3CD_MASK                    0x8u</span></div><div class="line"><a name="l10865"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9bd9fc5a38a643e4a04f03026a18e55a">10865</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_D3CD_SHIFT                   3</span></div><div class="line"><a name="l10866"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga18ccde546ac8eb940360a8ff3671723b">10866</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE_MASK                   0x30u</span></div><div class="line"><a name="l10867"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf41ed2806a975210d570ee34cfe81630">10867</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE_SHIFT                  4</span></div><div class="line"><a name="l10868"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga587577b42aeeaabd4765441e98d135e4">10868</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_EMODE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_EMODE_SHIFT))&amp;SDHC_PROCTL_EMODE_MASK)</span></div><div class="line"><a name="l10869"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8af505ec10166a4196541f055cad8907">10869</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDTL_MASK                    0x40u</span></div><div class="line"><a name="l10870"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga84652338a2704314d7ab2381a351215c">10870</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDTL_SHIFT                   6</span></div><div class="line"><a name="l10871"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4eacd6fff47090ff277ac702744032c7">10871</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDSS_MASK                    0x80u</span></div><div class="line"><a name="l10872"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9c25c726f9cf08d6cf3dc9dd8b56f02f">10872</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CDSS_SHIFT                   7</span></div><div class="line"><a name="l10873"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga100c5b53357ad23fabd0976fbac43ff4">10873</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS_MASK                    0x300u</span></div><div class="line"><a name="l10874"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga934c05067b80924d6afa525d338e7529">10874</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS_SHIFT                   8</span></div><div class="line"><a name="l10875"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga35753d769b933c12ee3981e69cdd3650">10875</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_DMAS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_PROCTL_DMAS_SHIFT))&amp;SDHC_PROCTL_DMAS_MASK)</span></div><div class="line"><a name="l10876"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4bb75efee8a2303ff47f441630f7d3f">10876</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_SABGREQ_MASK                 0x10000u</span></div><div class="line"><a name="l10877"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga124dcc1ca07a3d3e8600609fa80d9496">10877</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_SABGREQ_SHIFT                16</span></div><div class="line"><a name="l10878"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6278901eea66f3db196739c4dc820644">10878</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CREQ_MASK                    0x20000u</span></div><div class="line"><a name="l10879"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8b783b0ab48e4f66cafa6fc7da38cfbb">10879</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_CREQ_SHIFT                   17</span></div><div class="line"><a name="l10880"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadefa120c89ff122b91a0fda6b551930a">10880</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_RWCTL_MASK                   0x40000u</span></div><div class="line"><a name="l10881"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3ba901ecf6267198e180a9299b4c430c">10881</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_RWCTL_SHIFT                  18</span></div><div class="line"><a name="l10882"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga837bace762b865593415b31c06dbf5c4">10882</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_IABG_MASK                    0x80000u</span></div><div class="line"><a name="l10883"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf62ddb022a19e9fe0ce3d39eeffadd4a">10883</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_IABG_SHIFT                   19</span></div><div class="line"><a name="l10884"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga08649036ee7355491608a89004ab0628">10884</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINT_MASK                  0x1000000u</span></div><div class="line"><a name="l10885"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga575db16a4ed36389472243d329f5ec7c">10885</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINT_SHIFT                 24</span></div><div class="line"><a name="l10886"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabd871a9e13415808e1743df5b4758d83">10886</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINS_MASK                  0x2000000u</span></div><div class="line"><a name="l10887"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga33b81350df7f8c5cc698135c271bbfbb">10887</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECINS_SHIFT                 25</span></div><div class="line"><a name="l10888"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga296669c47b763f48caf28c35c1be2240">10888</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECRM_MASK                   0x4000000u</span></div><div class="line"><a name="l10889"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6f445b202ea272428a7507952b79a889">10889</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL_WECRM_SHIFT                  26</span></div><div class="line"><a name="l10890"></a><span class="lineno">10890</span>&#160;<span class="comment">/* SYSCTL Bit Fields */</span></div><div class="line"><a name="l10891"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga35cc08217531a736cec185c65abe7f82">10891</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_IPGEN_MASK                   0x1u</span></div><div class="line"><a name="l10892"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9ef6104b46076dd92183a99579d95771">10892</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_IPGEN_SHIFT                  0</span></div><div class="line"><a name="l10893"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaefb48b61c548dd73ba8ae645d6e0c889">10893</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_HCKEN_MASK                   0x2u</span></div><div class="line"><a name="l10894"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4bc40b459bbe0c405262109e6765e69">10894</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_HCKEN_SHIFT                  1</span></div><div class="line"><a name="l10895"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga23b3d2c76db562da51b824fa435f306c">10895</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_PEREN_MASK                   0x4u</span></div><div class="line"><a name="l10896"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga28db53e7da45cb7a0ed9de6c7bac7a85">10896</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_PEREN_SHIFT                  2</span></div><div class="line"><a name="l10897"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga19de408b244a32169fec30115c0b8a4a">10897</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN_MASK                 0x8u</span></div><div class="line"><a name="l10898"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4dbc0c5f5a10fdd6b7fb6642f10548df">10898</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKEN_SHIFT                3</span></div><div class="line"><a name="l10899"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8311f017ab13388163976f2e422d072d">10899</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS_MASK                     0xF0u</span></div><div class="line"><a name="l10900"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafc17e8d8673044839bfc65d01ea0bc0b">10900</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS_SHIFT                    4</span></div><div class="line"><a name="l10901"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaeeca8dd5539770bb8889af81539b60c8">10901</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DVS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_DVS_SHIFT))&amp;SDHC_SYSCTL_DVS_MASK)</span></div><div class="line"><a name="l10902"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabfdc7b569ff6f7eb889833e218ac251f">10902</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_MASK                 0xFF00u</span></div><div class="line"><a name="l10903"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga773898be0f7bf2952f8d99428f200f69">10903</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS_SHIFT                8</span></div><div class="line"><a name="l10904"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafca13ee13ea4cf6110df1b20b815dd74">10904</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_SDCLKFS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_SDCLKFS_SHIFT))&amp;SDHC_SYSCTL_SDCLKFS_MASK)</span></div><div class="line"><a name="l10905"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa17354539833a6acfd128354f34d2e57">10905</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV_MASK                   0xF0000u</span></div><div class="line"><a name="l10906"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga333315b6c4564242ddc38a7ba077b5ae">10906</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV_SHIFT                  16</span></div><div class="line"><a name="l10907"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafad8e9487e61811b4e2e3cc4f8003cb5">10907</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_DTOCV(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_SYSCTL_DTOCV_SHIFT))&amp;SDHC_SYSCTL_DTOCV_MASK)</span></div><div class="line"><a name="l10908"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4c8c72837143c46d7c36342c494b4ad">10908</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTA_MASK                    0x1000000u</span></div><div class="line"><a name="l10909"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa5f5e5f66dea7902c53a8cb01ec27fbb">10909</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTA_SHIFT                   24</span></div><div class="line"><a name="l10910"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga10f1184a683dcb78737e3620660d6b62">10910</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTC_MASK                    0x2000000u</span></div><div class="line"><a name="l10911"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3d422fd7f88100a1e5ec873d8d670792">10911</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTC_SHIFT                   25</span></div><div class="line"><a name="l10912"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga920797e969967edc2e737c8db7ce92aa">10912</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTD_MASK                    0x4000000u</span></div><div class="line"><a name="l10913"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1997ff19d3faec07899352f7ca6c0ad8">10913</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_RSTD_SHIFT                   26</span></div><div class="line"><a name="l10914"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2a115ba3d13885e273f8113ee502beb3">10914</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_INITA_MASK                   0x8000000u</span></div><div class="line"><a name="l10915"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2567891a05c79b0dc5fe49160972a448">10915</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL_INITA_SHIFT                  27</span></div><div class="line"><a name="l10916"></a><span class="lineno">10916</span>&#160;<span class="comment">/* IRQSTAT Bit Fields */</span></div><div class="line"><a name="l10917"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga10719f3e788158bad229768076234b23">10917</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CC_MASK                     0x1u</span></div><div class="line"><a name="l10918"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab120e3f02ed57b1188dfd2f3b89f324b">10918</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CC_SHIFT                    0</span></div><div class="line"><a name="l10919"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga185e91bcbd3342825308183528069025">10919</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TC_MASK                     0x2u</span></div><div class="line"><a name="l10920"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8df344ad864bb882b5c98bdd0cb7899e">10920</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_TC_SHIFT                    1</span></div><div class="line"><a name="l10921"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabe62f8072b3ceb7a49288ba5976418d0">10921</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BGE_MASK                    0x4u</span></div><div class="line"><a name="l10922"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga75e2ea9856a63d888c9416ad4c2778dc">10922</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BGE_SHIFT                   2</span></div><div class="line"><a name="l10923"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabed6097264bafe668b2aa727ed9f10c3">10923</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DINT_MASK                   0x8u</span></div><div class="line"><a name="l10924"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9760308d931d6e654feeaf46f96572ae">10924</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DINT_SHIFT                  3</span></div><div class="line"><a name="l10925"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga26691d1818925c3763302d3b227e6cd4">10925</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BWR_MASK                    0x10u</span></div><div class="line"><a name="l10926"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4b8780c2cfdce6ddaa2198a39f7eea44">10926</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BWR_SHIFT                   4</span></div><div class="line"><a name="l10927"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1fe45c7843da8575982210d04128ecbb">10927</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BRR_MASK                    0x20u</span></div><div class="line"><a name="l10928"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadcde5821bbaae429a3695d5659ae3bdc">10928</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_BRR_SHIFT                   5</span></div><div class="line"><a name="l10929"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac07a12c2bb074099c7c4a5f17c1bf5c1">10929</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINS_MASK                   0x40u</span></div><div class="line"><a name="l10930"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8da6855a46f5dc5bb5e94d946d87eae4">10930</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINS_SHIFT                  6</span></div><div class="line"><a name="l10931"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga79582ca6d6de265f0ebb399eb008af71">10931</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CRM_MASK                    0x80u</span></div><div class="line"><a name="l10932"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab7f485316bf04aaf4f729e69cd6acb01">10932</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CRM_SHIFT                   7</span></div><div class="line"><a name="l10933"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2d0fb2d9616c809a5610a537d015ddb6">10933</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINT_MASK                   0x100u</span></div><div class="line"><a name="l10934"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf1eb220f726f19220232275f4ba4c42b">10934</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CINT_SHIFT                  8</span></div><div class="line"><a name="l10935"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac60476a4a3d496ff5f2527af5bbeb006">10935</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CTOE_MASK                   0x10000u</span></div><div class="line"><a name="l10936"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac22f4d05d6dd0b5bb27ac12636e46180">10936</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CTOE_SHIFT                  16</span></div><div class="line"><a name="l10937"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1d6ab12c7170114b3836f7dfd0cb085a">10937</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CCE_MASK                    0x20000u</span></div><div class="line"><a name="l10938"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf568e7274912a3580885d9852483470f">10938</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CCE_SHIFT                   17</span></div><div class="line"><a name="l10939"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3176b0a0930022da225cbb55238688da">10939</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CEBE_MASK                   0x40000u</span></div><div class="line"><a name="l10940"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0163cd5133f9fcd057aae342144534d1">10940</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CEBE_SHIFT                  18</span></div><div class="line"><a name="l10941"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaee0c763af3fc323b0f3c35f3ad988e37">10941</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CIE_MASK                    0x80000u</span></div><div class="line"><a name="l10942"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga485d7f9c01d7b3188cdcaaf94c556707">10942</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_CIE_SHIFT                   19</span></div><div class="line"><a name="l10943"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1ddb5beb552cdc6193ebf649a9279bf9">10943</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DTOE_MASK                   0x100000u</span></div><div class="line"><a name="l10944"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac0dd3b95df6da3006bb082622a655b37">10944</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DTOE_SHIFT                  20</span></div><div class="line"><a name="l10945"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga48e68fbecd65304dfca83a00e76f03f2">10945</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DCE_MASK                    0x200000u</span></div><div class="line"><a name="l10946"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga76f0e02634ba99e8b7dd3db03d6e9dc6">10946</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DCE_SHIFT                   21</span></div><div class="line"><a name="l10947"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaff8f0d4c189f99dc324251e1c1486414">10947</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DEBE_MASK                   0x400000u</span></div><div class="line"><a name="l10948"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaca30553c1983afb6604acc0468a3a7b9">10948</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DEBE_SHIFT                  22</span></div><div class="line"><a name="l10949"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa084b3a11c48abfe299e0f4dd5e6522c">10949</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_AC12E_MASK                  0x1000000u</span></div><div class="line"><a name="l10950"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa438836d215d57b0c6284879f9460161">10950</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_AC12E_SHIFT                 24</span></div><div class="line"><a name="l10951"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac96246ff1e63bd8572c8e5dbe9f0af38">10951</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DMAE_MASK                   0x10000000u</span></div><div class="line"><a name="l10952"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga00be94aaf735d641b66038501ab81c35">10952</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT_DMAE_SHIFT                  28</span></div><div class="line"><a name="l10953"></a><span class="lineno">10953</span>&#160;<span class="comment">/* IRQSTATEN Bit Fields */</span></div><div class="line"><a name="l10954"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1ab5a76edc7d9d1b3458f6e111a47d29">10954</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN_MASK                0x1u</span></div><div class="line"><a name="l10955"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadbf850c08e3d0acfe9d03da53ac61b52">10955</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCSEN_SHIFT               0</span></div><div class="line"><a name="l10956"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac97f75c248571976edfb322bda13864e">10956</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN_MASK                0x2u</span></div><div class="line"><a name="l10957"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae491cb6cce5060d01d37d180b32ac94c">10957</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_TCSEN_SHIFT               1</span></div><div class="line"><a name="l10958"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga46d5c9b348b825831e0fb397ede43a9a">10958</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN_MASK               0x4u</span></div><div class="line"><a name="l10959"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6fa2e791021ce11cf32108b91c82ba6e">10959</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BGESEN_SHIFT              2</span></div><div class="line"><a name="l10960"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3e226429fe18b447810a75373b0e4e80">10960</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN_MASK              0x8u</span></div><div class="line"><a name="l10961"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7a2afc379b13fa392c324274ccf3c313">10961</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DINTSEN_SHIFT             3</span></div><div class="line"><a name="l10962"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab61d7d78bdcc89f1ae03332eae100736">10962</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN_MASK               0x10u</span></div><div class="line"><a name="l10963"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8d3fbb4324645ec6117b77a592000680">10963</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BWRSEN_SHIFT              4</span></div><div class="line"><a name="l10964"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga158351e2d7c3b799b7e1de2231b2721e">10964</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN_MASK               0x20u</span></div><div class="line"><a name="l10965"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga994be2975fe8bfcfa36b677c8857764a">10965</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_BRRSEN_SHIFT              5</span></div><div class="line"><a name="l10966"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga28f8bc13ff1f5a489e41a54dc39e3152">10966</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN_MASK               0x40u</span></div><div class="line"><a name="l10967"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad0123206a003e799cb7aa8523ecd405c">10967</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINSEN_SHIFT              6</span></div><div class="line"><a name="l10968"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga14f097ed92b561c75e3dacc1bdefbbe2">10968</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN_MASK               0x80u</span></div><div class="line"><a name="l10969"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e48bc8d0c2f0c10d6daf191c92557a5">10969</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CRMSEN_SHIFT              7</span></div><div class="line"><a name="l10970"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga69074c27b92cbce82403e14f1e5a1560">10970</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN_MASK              0x100u</span></div><div class="line"><a name="l10971"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa1112928a54703734f7cdc45ae77b56f">10971</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CINTSEN_SHIFT             8</span></div><div class="line"><a name="l10972"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga672bdead3330e451e5e34d9f3a707504">10972</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN_MASK              0x10000u</span></div><div class="line"><a name="l10973"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae43f3a8fe91869f92453ef67ea0f4764">10973</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CTOESEN_SHIFT             16</span></div><div class="line"><a name="l10974"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab4c7b840945f9d7fbc1912e6b210ab77">10974</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN_MASK               0x20000u</span></div><div class="line"><a name="l10975"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga373ff5b200a397f6c4a71a9e831ee6c8">10975</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CCESEN_SHIFT              17</span></div><div class="line"><a name="l10976"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadb32296ea39bd0cd1cd2d5719365c49a">10976</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN_MASK              0x40000u</span></div><div class="line"><a name="l10977"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga72fbf9bf13c5e322d4671010c7719927">10977</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CEBESEN_SHIFT             18</span></div><div class="line"><a name="l10978"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa59f05865a6f6434fd4fcf216a4d522a">10978</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN_MASK               0x80000u</span></div><div class="line"><a name="l10979"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5db5c25cea330a48bbd4e8439f6eca8d">10979</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_CIESEN_SHIFT              19</span></div><div class="line"><a name="l10980"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6e36dd46b6990b4b754e5510d1aa2186">10980</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN_MASK              0x100000u</span></div><div class="line"><a name="l10981"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaa65471aa5dc9354ffbc0f74257c7445">10981</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DTOESEN_SHIFT             20</span></div><div class="line"><a name="l10982"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8a3e8003463ce6afcf39fef7e4938377">10982</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN_MASK               0x200000u</span></div><div class="line"><a name="l10983"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0050daa198388d3a52844f1626e0fd75">10983</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DCESEN_SHIFT              21</span></div><div class="line"><a name="l10984"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1a3c5402282178d4d694355f5bca0870">10984</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN_MASK              0x400000u</span></div><div class="line"><a name="l10985"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7911ed6d7633685d285f4934e301bde6">10985</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DEBESEN_SHIFT             22</span></div><div class="line"><a name="l10986"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab127f67378a192bb2db22591ef7d39f7">10986</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN_MASK             0x1000000u</span></div><div class="line"><a name="l10987"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga14c140e22b678c345119a68af9bef146">10987</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_AC12ESEN_SHIFT            24</span></div><div class="line"><a name="l10988"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3f042673e4eb942992f5f5c670e3f3d7">10988</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN_MASK              0x10000000u</span></div><div class="line"><a name="l10989"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaeaf5be970bbb56b0ccbae03ece8dede6">10989</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN_DMAESEN_SHIFT             28</span></div><div class="line"><a name="l10990"></a><span class="lineno">10990</span>&#160;<span class="comment">/* IRQSIGEN Bit Fields */</span></div><div class="line"><a name="l10991"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga393b56f0275bd461a60df5d1dad40370">10991</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN_MASK                 0x1u</span></div><div class="line"><a name="l10992"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7eed6122d048bd5f722d250817adcc96">10992</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCIEN_SHIFT                0</span></div><div class="line"><a name="l10993"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga18f4e41f80857c3a86c3ee99dad7fef0">10993</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN_MASK                 0x2u</span></div><div class="line"><a name="l10994"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6725fe5d247936a430d035b3860ae9f9">10994</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_TCIEN_SHIFT                1</span></div><div class="line"><a name="l10995"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga56ccc2a22e90f8d92cf3a7ad63791861">10995</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN_MASK                0x4u</span></div><div class="line"><a name="l10996"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga4a14bf5315dcb669dc529920384cdf97">10996</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BGEIEN_SHIFT               2</span></div><div class="line"><a name="l10997"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9414ef10609a933fd60a109700f44498">10997</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN_MASK               0x8u</span></div><div class="line"><a name="l10998"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaafe7e328f182b268af1b86b90f8430c8">10998</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DINTIEN_SHIFT              3</span></div><div class="line"><a name="l10999"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga127a20751da5c0a3b1db2619fd29a5bf">10999</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN_MASK                0x10u</span></div><div class="line"><a name="l11000"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5a0a6e7cdb390a6254c3c037d4ea241c">11000</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BWRIEN_SHIFT               4</span></div><div class="line"><a name="l11001"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa35b18361378457cf175e01abab26611">11001</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN_MASK                0x20u</span></div><div class="line"><a name="l11002"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2911f1a96022342a85da7994dff2a5d9">11002</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_BRRIEN_SHIFT               5</span></div><div class="line"><a name="l11003"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaddc99f9affd2d06d74e504cb80c3c176">11003</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN_MASK               0x40u</span></div><div class="line"><a name="l11004"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafab5ab5bba2d9d1148ad0434126f1fb2">11004</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINSIEN_SHIFT              6</span></div><div class="line"><a name="l11005"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaafb12fb025305f900bdf9df041dca2b3">11005</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN_MASK                0x80u</span></div><div class="line"><a name="l11006"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2a4ce3b87ba3791caee5355e441fc00b">11006</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CRMIEN_SHIFT               7</span></div><div class="line"><a name="l11007"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad9ffbe51e814a8ece8a5c12e0ebd0ba3">11007</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN_MASK               0x100u</span></div><div class="line"><a name="l11008"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5dabd6ab59c1c4ab26de59aae2c42235">11008</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CINTIEN_SHIFT              8</span></div><div class="line"><a name="l11009"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga244279ea7f9e5ef02942b303764ea87f">11009</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN_MASK               0x10000u</span></div><div class="line"><a name="l11010"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab06cfed0d752fd51ab5e2eea99832192">11010</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CTOEIEN_SHIFT              16</span></div><div class="line"><a name="l11011"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3d875f5185d1fb805a87aa0c0737ded7">11011</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN_MASK                0x20000u</span></div><div class="line"><a name="l11012"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2bc72b9a24dfa8dbae34157775b493c7">11012</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CCEIEN_SHIFT               17</span></div><div class="line"><a name="l11013"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga200f2b394bdfd0e097f4ad4c496ff2d6">11013</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN_MASK               0x40000u</span></div><div class="line"><a name="l11014"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1b7ce68e7e1e9354fd70b85ffe1625a1">11014</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CEBEIEN_SHIFT              18</span></div><div class="line"><a name="l11015"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3a09f7cd7b41c260dd89ea77a1511005">11015</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN_MASK                0x80000u</span></div><div class="line"><a name="l11016"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae0d92453706b49294eac23eb53e2c742">11016</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_CIEIEN_SHIFT               19</span></div><div class="line"><a name="l11017"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga16c82f46bb0de77ecd32731d597843e4">11017</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN_MASK               0x100000u</span></div><div class="line"><a name="l11018"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0d5615f1a4d2d1e8f8897fefbf7c1366">11018</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DTOEIEN_SHIFT              20</span></div><div class="line"><a name="l11019"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9993e87c1ebc32e1bf8b58af1460f470">11019</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN_MASK                0x200000u</span></div><div class="line"><a name="l11020"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae8c36f54cd9d4e06778ddea141252fb5">11020</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DCEIEN_SHIFT               21</span></div><div class="line"><a name="l11021"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac596000fbd2ef20a87022ab4abbeb74a">11021</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN_MASK               0x400000u</span></div><div class="line"><a name="l11022"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac5c0c4b875fe244d9746cb09df94e6aa">11022</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DEBEIEN_SHIFT              22</span></div><div class="line"><a name="l11023"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gacd242a1e4fdf5a31371c37720b6c5067">11023</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN_MASK              0x1000000u</span></div><div class="line"><a name="l11024"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad4b0bff90f4a58266dbbcc018d9b4b56">11024</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_AC12EIEN_SHIFT             24</span></div><div class="line"><a name="l11025"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae22dd330ad7d3c84dc6906ad0303ccc5">11025</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN_MASK               0x10000000u</span></div><div class="line"><a name="l11026"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaceacd386a2b3cdab5975252cf61ad06c">11026</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN_DMAEIEN_SHIFT              28</span></div><div class="line"><a name="l11027"></a><span class="lineno">11027</span>&#160;<span class="comment">/* AC12ERR Bit Fields */</span></div><div class="line"><a name="l11028"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga41337efa0e8891905b61ceef4b4f20d4">11028</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12NE_MASK                 0x1u</span></div><div class="line"><a name="l11029"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5f00efec00a18073d07677099619160d">11029</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12NE_SHIFT                0</span></div><div class="line"><a name="l11030"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8e4439265574a0caa1a8bfa16f98d304">11030</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12TOE_MASK                0x2u</span></div><div class="line"><a name="l11031"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9b67902a6fac916d2c9425c8262aebc5">11031</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12TOE_SHIFT               1</span></div><div class="line"><a name="l11032"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga20a7d6558b259a61499a0745f6450798">11032</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12EBE_MASK                0x4u</span></div><div class="line"><a name="l11033"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa4872fca1b2f1ae350fcb6297e995469">11033</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12EBE_SHIFT               2</span></div><div class="line"><a name="l11034"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabefbec3e963ccb70de1fdc5b0bb06c14">11034</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12CE_MASK                 0x8u</span></div><div class="line"><a name="l11035"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga7b92a5f04788ce2cc5634ebf7f604a9b">11035</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12CE_SHIFT                3</span></div><div class="line"><a name="l11036"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga83739f9ba43d7cded35950a1e98d2caa">11036</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12IE_MASK                 0x10u</span></div><div class="line"><a name="l11037"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3bd5a3ae0633a0ab02becdb7422fa910">11037</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_AC12IE_SHIFT                4</span></div><div class="line"><a name="l11038"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad096f631b95fe669726629c2c1f3fbee">11038</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E_MASK              0x80u</span></div><div class="line"><a name="l11039"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa5735a7d405c4f7841b2f62c9a3cc841">11039</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR_CNIBAC12E_SHIFT             7</span></div><div class="line"><a name="l11040"></a><span class="lineno">11040</span>&#160;<span class="comment">/* HTCAPBLT Bit Fields */</span></div><div class="line"><a name="l11041"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae49b97c8816777f7f7b5148f2b8ae5c1">11041</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL_MASK                   0x70000u</span></div><div class="line"><a name="l11042"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac68ea213ff8629145f7ad40c9525cffe">11042</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL_SHIFT                  16</span></div><div class="line"><a name="l11043"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6ce87788b2a2967c6a743dcd610498ba">11043</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_MBL(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HTCAPBLT_MBL_SHIFT))&amp;SDHC_HTCAPBLT_MBL_MASK)</span></div><div class="line"><a name="l11044"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadb87583a1db8c53c61fdac8604e1ecc5">11044</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS_MASK                 0x100000u</span></div><div class="line"><a name="l11045"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6ceeb752d9ccad530b178fef829a9db6">11045</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_ADMAS_SHIFT                20</span></div><div class="line"><a name="l11046"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabe87f7e9a2aa3b99012eaae8321aed89">11046</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_HSS_MASK                   0x200000u</span></div><div class="line"><a name="l11047"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae24b3d89ddf5bf4bf48ccc6fa948891d">11047</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_HSS_SHIFT                  21</span></div><div class="line"><a name="l11048"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5252cbd3675e74a01efa99cf6b754c8a">11048</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_DMAS_MASK                  0x400000u</span></div><div class="line"><a name="l11049"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab0236dd93e36239ae39f6b813eeb11a1">11049</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_DMAS_SHIFT                 22</span></div><div class="line"><a name="l11050"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga62e346d8925d26124eb284b4ebf984d3">11050</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_SRS_MASK                   0x800000u</span></div><div class="line"><a name="l11051"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga47c009f4b74a67296231bb73fa1c74f8">11051</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_SRS_SHIFT                  23</span></div><div class="line"><a name="l11052"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaefb26b10e16d07a763c3a6aa87d64c77">11052</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS33_MASK                  0x1000000u</span></div><div class="line"><a name="l11053"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga134420d6cffd9c730caecd7cc64f1d41">11053</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS33_SHIFT                 24</span></div><div class="line"><a name="l11054"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0ca13e82557e6d15a923fe3a389d36fb">11054</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS30_MASK                  0x2000000u</span></div><div class="line"><a name="l11055"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga519f2554cbaafb3391d0d123f2536f80">11055</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS30_SHIFT                 25</span></div><div class="line"><a name="l11056"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5677e346e2d7f65fbaf2615a331f3438">11056</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS18_MASK                  0x4000000u</span></div><div class="line"><a name="l11057"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa162e0efb46d0271d898b43e7707e8e0">11057</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT_VS18_SHIFT                 26</span></div><div class="line"><a name="l11058"></a><span class="lineno">11058</span>&#160;<span class="comment">/* WML Bit Fields */</span></div><div class="line"><a name="l11059"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae6b31e76805f36f9903c70818642decc">11059</a></span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML_MASK                      0xFFu</span></div><div class="line"><a name="l11060"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaccbe2485e8ba11877a5d0c45efef3cf5">11060</a></span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML_SHIFT                     0</span></div><div class="line"><a name="l11061"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad6fd0c9782918c250a571fd84874d80e">11061</a></span>&#160;<span class="preprocessor">#define SDHC_WML_RDWML(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_RDWML_SHIFT))&amp;SDHC_WML_RDWML_MASK)</span></div><div class="line"><a name="l11062"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabfe9926c62d373c8d28b1bcc7ba0010f">11062</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML_MASK                      0xFF0000u</span></div><div class="line"><a name="l11063"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga026a7e92688832bffea0905554f30253">11063</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML_SHIFT                     16</span></div><div class="line"><a name="l11064"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gacd645e9061dda369caa06214d404e980">11064</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRWML(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_WRWML_SHIFT))&amp;SDHC_WML_WRWML_MASK)</span></div><div class="line"><a name="l11065"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8a1713e8f594e5db7e84383d1839016d">11065</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRBRSTLEN_MASK                  0x1F000000u</span></div><div class="line"><a name="l11066"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga347cd30bde44d964ab4ad25a8d17c9e6">11066</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRBRSTLEN_SHIFT                 24</span></div><div class="line"><a name="l11067"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1d7257ad3e23003869a0d1f318392625">11067</a></span>&#160;<span class="preprocessor">#define SDHC_WML_WRBRSTLEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_WML_WRBRSTLEN_SHIFT))&amp;SDHC_WML_WRBRSTLEN_MASK)</span></div><div class="line"><a name="l11068"></a><span class="lineno">11068</span>&#160;<span class="comment">/* FEVT Bit Fields */</span></div><div class="line"><a name="l11069"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9f03ca4771ba7ba7dd17652cc0b3523f">11069</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12NE_MASK                    0x1u</span></div><div class="line"><a name="l11070"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaa25d15ca9ece7802c84eaabfcb610a3">11070</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12NE_SHIFT                   0</span></div><div class="line"><a name="l11071"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga08461177de9d00d32471a042648a0d67">11071</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12TOE_MASK                   0x2u</span></div><div class="line"><a name="l11072"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga655231f1f3f9422f32cf26cfdb56b7d2">11072</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12TOE_SHIFT                  1</span></div><div class="line"><a name="l11073"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gabbde9b3a4bf7a5ba098a8793459a93e3">11073</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12CE_MASK                    0x4u</span></div><div class="line"><a name="l11074"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6765ca9b4ffb1bf49aa914593c6d6476">11074</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12CE_SHIFT                   2</span></div><div class="line"><a name="l11075"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf9bf81ce7359d8baeaa6da8d311a17df">11075</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12EBE_MASK                   0x8u</span></div><div class="line"><a name="l11076"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad04d7f7589f8abb9ec05a978c7ec2ea9">11076</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12EBE_SHIFT                  3</span></div><div class="line"><a name="l11077"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gae0fbba676b66b6816ebf1a406cde14e2">11077</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12IE_MASK                    0x10u</span></div><div class="line"><a name="l11078"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaeb6a120837319438325080701d73318b">11078</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12IE_SHIFT                   4</span></div><div class="line"><a name="l11079"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab66c71256369c4a831fc9638fea7b8d1">11079</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CNIBAC12E_MASK                 0x80u</span></div><div class="line"><a name="l11080"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga957c710cf39c6135c058ed28b24a73e0">11080</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CNIBAC12E_SHIFT                7</span></div><div class="line"><a name="l11081"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5ecd45d4cd669e887f5cef39e6a8f508">11081</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CTOE_MASK                      0x10000u</span></div><div class="line"><a name="l11082"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3e2cf2283cca7b5b5e6c61c92df6bcd6">11082</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CTOE_SHIFT                     16</span></div><div class="line"><a name="l11083"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga78a1d9a0fbc16e86deafa9caad24f19c">11083</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CCE_MASK                       0x20000u</span></div><div class="line"><a name="l11084"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga9776fd49381a062a66adc38bec98d758">11084</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CCE_SHIFT                      17</span></div><div class="line"><a name="l11085"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0d8b77f77f69ea2af8a8a6fe5162c0af">11085</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CEBE_MASK                      0x40000u</span></div><div class="line"><a name="l11086"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf981263c00f8808cfcde0ff564529bcc">11086</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CEBE_SHIFT                     18</span></div><div class="line"><a name="l11087"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3c29789497e34050f12d49b5f8424531">11087</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CIE_MASK                       0x80000u</span></div><div class="line"><a name="l11088"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga86ac6629356f3a89fbd8c06167abfac9">11088</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CIE_SHIFT                      19</span></div><div class="line"><a name="l11089"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6c5de59c47a6627c08013e5e5af04943">11089</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DTOE_MASK                      0x100000u</span></div><div class="line"><a name="l11090"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad96cef6ac842de516e11f7e9e519408f">11090</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DTOE_SHIFT                     20</span></div><div class="line"><a name="l11091"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga544e27b3392401737744fa5a291685e3">11091</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DCE_MASK                       0x200000u</span></div><div class="line"><a name="l11092"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa4f8f70316d6254d3c69c4a0d767646e">11092</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DCE_SHIFT                      21</span></div><div class="line"><a name="l11093"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac409de67d8fb1f25c2d250922180f666">11093</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DEBE_MASK                      0x400000u</span></div><div class="line"><a name="l11094"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2524f7345007e20b9788e9b83874c225">11094</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DEBE_SHIFT                     22</span></div><div class="line"><a name="l11095"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadbf12dd087ee8570d4d9efd31f565bc9">11095</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12E_MASK                     0x1000000u</span></div><div class="line"><a name="l11096"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga932a5cd108d0f4bf80df9559c2c671e2">11096</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_AC12E_SHIFT                    24</span></div><div class="line"><a name="l11097"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gad91681b40c16fc4d1fcefe155d3437cb">11097</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DMAE_MASK                      0x10000000u</span></div><div class="line"><a name="l11098"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5899ac8c06de1bf1164fb10a8ee67bde">11098</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_DMAE_SHIFT                     28</span></div><div class="line"><a name="l11099"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab421860ddd2b50ee334649e5cf9f4475">11099</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CINT_MASK                      0x80000000u</span></div><div class="line"><a name="l11100"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0eb0abd3e2107c4b5d2dc801b3b1a067">11100</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT_CINT_SHIFT                     31</span></div><div class="line"><a name="l11101"></a><span class="lineno">11101</span>&#160;<span class="comment">/* ADMAES Bit Fields */</span></div><div class="line"><a name="l11102"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaaf2deb9a73e0aeecdc0ee08497d0165b">11102</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES_MASK                  0x3u</span></div><div class="line"><a name="l11103"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3cc649f6ebd779dc84337a9bc5ae5c0d">11103</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES_SHIFT                 0</span></div><div class="line"><a name="l11104"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac0a0355da3382219f86a896573abdbd7">11104</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMAES(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_ADMAES_ADMAES_SHIFT))&amp;SDHC_ADMAES_ADMAES_MASK)</span></div><div class="line"><a name="l11105"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga12cecea9616404f0ae9cae658e7c8849">11105</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMALME_MASK                 0x4u</span></div><div class="line"><a name="l11106"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga75e811daac256a56735bf2a822440434">11106</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMALME_SHIFT                2</span></div><div class="line"><a name="l11107"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2c0005f89f635749f423284e92025434">11107</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMADCE_MASK                 0x8u</span></div><div class="line"><a name="l11108"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab96190a44e154d4acd156f0026d4c363">11108</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES_ADMADCE_SHIFT                3</span></div><div class="line"><a name="l11109"></a><span class="lineno">11109</span>&#160;<span class="comment">/* ADSADDR Bit Fields */</span></div><div class="line"><a name="l11110"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf351e8cc179a6507219df80133e901dd">11110</a></span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR_MASK                0xFFFFFFFCu</span></div><div class="line"><a name="l11111"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga6bad5e40bfb6829aa79079fa8748a7d1">11111</a></span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR_SHIFT               2</span></div><div class="line"><a name="l11112"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gac4f7eac0fa74378127b9d352f0806f43">11112</a></span>&#160;<span class="preprocessor">#define SDHC_ADSADDR_ADSADDR(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_ADSADDR_ADSADDR_SHIFT))&amp;SDHC_ADSADDR_ADSADDR_MASK)</span></div><div class="line"><a name="l11113"></a><span class="lineno">11113</span>&#160;<span class="comment">/* VENDOR Bit Fields */</span></div><div class="line"><a name="l11114"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga83921c53d734582d4faefacf105dab13">11114</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN_MASK                0x1u</span></div><div class="line"><a name="l11115"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga983ed2560d2e6ab70865f447d0519d07">11115</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXTDMAEN_SHIFT               0</span></div><div class="line"><a name="l11116"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa0a0cbb02b6172ad044e259017665d02">11116</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXBLKNU_MASK                 0x2u</span></div><div class="line"><a name="l11117"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gafc7b41b0f492ed43f488063697000cf3">11117</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_EXBLKNU_SHIFT                1</span></div><div class="line"><a name="l11118"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga59d8694a1bf1d55be388439ed4419ab3">11118</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_MASK                0xFF0000u</span></div><div class="line"><a name="l11119"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga3610161a11c6ef0ef2849ef4fca8d12f">11119</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL_SHIFT               16</span></div><div class="line"><a name="l11120"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga896de665b6137f55b442bbd40a4a4b68">11120</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_INTSTVAL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_VENDOR_INTSTVAL_SHIFT))&amp;SDHC_VENDOR_INTSTVAL_MASK)</span></div><div class="line"><a name="l11121"></a><span class="lineno">11121</span>&#160;<span class="comment">/* MMCBOOT Bit Fields */</span></div><div class="line"><a name="l11122"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga243f17fb68ebb17a8a62a31a34530a1f">11122</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_MASK               0xFu</span></div><div class="line"><a name="l11123"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga63ba85bfa2ccf68011e8afcf6f2c03b4">11123</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK_SHIFT              0</span></div><div class="line"><a name="l11124"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaa0d698c460ad86e2bc6573e54879cb43">11124</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_DTOCVACK(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_MMCBOOT_DTOCVACK_SHIFT))&amp;SDHC_MMCBOOT_DTOCVACK_MASK)</span></div><div class="line"><a name="l11125"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga878fce0feabab8806e311871a08386c9">11125</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK_MASK                0x10u</span></div><div class="line"><a name="l11126"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gadd901321f62235462c051a551b132354">11126</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTACK_SHIFT               4</span></div><div class="line"><a name="l11127"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0cdf366302c98d1227b0092048c0ac5a">11127</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE_MASK               0x20u</span></div><div class="line"><a name="l11128"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2f4f7807f581a3e18d0f1e9f151f74b3">11128</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTMODE_SHIFT              5</span></div><div class="line"><a name="l11129"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga0e740cc62404161ed68d4ce1ecf30971">11129</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN_MASK                 0x40u</span></div><div class="line"><a name="l11130"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1c83fde2fa55c8091ecd1768300614be">11130</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTEN_SHIFT                6</span></div><div class="line"><a name="l11131"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gaf80857b20ac681cf157b8012b2cbaaa3">11131</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN_MASK             0x80u</span></div><div class="line"><a name="l11132"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga2115330345a0a216c1d1721e84b32ea2">11132</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_AUTOSABGEN_SHIFT            7</span></div><div class="line"><a name="l11133"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga29920c6061ebeaf7ebbba8dadf5bdf21">11133</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_MASK             0xFFFF0000u</span></div><div class="line"><a name="l11134"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga353934078a055823e50cdc2564097c67">11134</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT_SHIFT            16</span></div><div class="line"><a name="l11135"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga1fd5ae6efab13d3c81409737038164cc">11135</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT_BOOTBLKCNT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_MMCBOOT_BOOTBLKCNT_SHIFT))&amp;SDHC_MMCBOOT_BOOTBLKCNT_MASK)</span></div><div class="line"><a name="l11136"></a><span class="lineno">11136</span>&#160;<span class="comment">/* HOSTVER Bit Fields */</span></div><div class="line"><a name="l11137"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga922683bd06f7936f2978aac6f943ca90">11137</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN_MASK                    0xFFu</span></div><div class="line"><a name="l11138"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#gab6a2f24b88cbb5db5621995be9e56bcd">11138</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN_SHIFT                   0</span></div><div class="line"><a name="l11139"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga57b64b09fb02809a0b78f0211984d16c">11139</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_SVN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HOSTVER_SVN_SHIFT))&amp;SDHC_HOSTVER_SVN_MASK)</span></div><div class="line"><a name="l11140"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga8fd5f14b61267f8ef598236b95cb3b7d">11140</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN_MASK                    0xFF00u</span></div><div class="line"><a name="l11141"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga706bd372f8258fdf62c2e50ff2c5ee99">11141</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN_SHIFT                   8</span></div><div class="line"><a name="l11142"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___masks.html#ga5f966bc34f2877f5996d4092166ca889">11142</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER_VVN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SDHC_HOSTVER_VVN_SHIFT))&amp;SDHC_HOSTVER_VVN_MASK)</span></div><div class="line"><a name="l11143"></a><span class="lineno">11143</span>&#160; <span class="comment">/* end of group SDHC_Register_Masks */</span></div><div class="line"><a name="l11147"></a><span class="lineno">11147</span>&#160;</div><div class="line"><a name="l11148"></a><span class="lineno">11148</span>&#160;</div><div class="line"><a name="l11149"></a><span class="lineno">11149</span>&#160;<span class="comment">/* SDHC - Peripheral instance base addresses */</span></div><div class="line"><a name="l11151"></a><span class="lineno"><a class="line" href="group___s_d_h_c___peripheral.html#gaf6d94732d48040eef799143f86be859c">11151</a></span>&#160;<span class="preprocessor">#define SDHC_BASE_PTR                            ((SDHC_MemMapPtr)0x400B1000u)</span></div><div class="line"><a name="l11152"></a><span class="lineno">11152</span>&#160;</div><div class="line"><a name="l11153"></a><span class="lineno">11153</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11154"></a><span class="lineno">11154</span>&#160;<span class="comment">   -- SDHC - Register accessor macros</span></div><div class="line"><a name="l11155"></a><span class="lineno">11155</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11156"></a><span class="lineno">11156</span>&#160;</div><div class="line"><a name="l11163"></a><span class="lineno">11163</span>&#160;<span class="comment">/* SDHC - Register instance definitions */</span></div><div class="line"><a name="l11164"></a><span class="lineno">11164</span>&#160;<span class="comment">/* SDHC */</span></div><div class="line"><a name="l11165"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga49ef29273fdcfe72894e1c09705d03e1">11165</a></span>&#160;<span class="preprocessor">#define SDHC_DSADDR                              SDHC_DSADDR_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11166"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gafa818e67c7cadfe5b37cbfd95e0f2a92">11166</a></span>&#160;<span class="preprocessor">#define SDHC_BLKATTR                             SDHC_BLKATTR_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11167"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gac380458d7fad09c412cfeb37195a6251">11167</a></span>&#160;<span class="preprocessor">#define SDHC_CMDARG                              SDHC_CMDARG_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11168"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga9ea4af444695b7c4f459ea3f98ee5a79">11168</a></span>&#160;<span class="preprocessor">#define SDHC_XFERTYP                             SDHC_XFERTYP_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11169"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga8331cb6f1b9bd10aea7ee2e1bca1d85e">11169</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP0                             SDHC_CMDRSP_REG(SDHC_BASE_PTR,0)</span></div><div class="line"><a name="l11170"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga79cd824793723a8bf83ea015c22edf4d">11170</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP1                             SDHC_CMDRSP_REG(SDHC_BASE_PTR,1)</span></div><div class="line"><a name="l11171"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gaeb136de05200efc488784826ca3852e0">11171</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP2                             SDHC_CMDRSP_REG(SDHC_BASE_PTR,2)</span></div><div class="line"><a name="l11172"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gaf18bf1e55c3f6274119a9f0e8584b027">11172</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP3                             SDHC_CMDRSP_REG(SDHC_BASE_PTR,3)</span></div><div class="line"><a name="l11173"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga1fee4b3585309267bad032e23e47f594">11173</a></span>&#160;<span class="preprocessor">#define SDHC_DATPORT                             SDHC_DATPORT_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11174"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga6f4959804030f7e3f3f8076be0b49199">11174</a></span>&#160;<span class="preprocessor">#define SDHC_PRSSTAT                             SDHC_PRSSTAT_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11175"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga2855747098159122cd059497d050cafb">11175</a></span>&#160;<span class="preprocessor">#define SDHC_PROCTL                              SDHC_PROCTL_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11176"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga8e9a0701167b3d21edf868330c8c5051">11176</a></span>&#160;<span class="preprocessor">#define SDHC_SYSCTL                              SDHC_SYSCTL_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11177"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gac0b9705c6abd6f645c4ec45652b62d59">11177</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTAT                             SDHC_IRQSTAT_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11178"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga4fb44ac06060d77670ed9d07400113b4">11178</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSTATEN                           SDHC_IRQSTATEN_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11179"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga59533d539d1d017a7037fa21a1ad65cd">11179</a></span>&#160;<span class="preprocessor">#define SDHC_IRQSIGEN                            SDHC_IRQSIGEN_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11180"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga06d87f040cfa4a05b7cc9e815aa5f4f3">11180</a></span>&#160;<span class="preprocessor">#define SDHC_AC12ERR                             SDHC_AC12ERR_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11181"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga58653af340971fd21392890aa1951a31">11181</a></span>&#160;<span class="preprocessor">#define SDHC_HTCAPBLT                            SDHC_HTCAPBLT_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11182"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga3f4c823a1c854137f8c0d888756ea6d4">11182</a></span>&#160;<span class="preprocessor">#define SDHC_WML                                 SDHC_WML_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11183"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga3d41b2fbe4e7dbd241d6ec0cf61244d0">11183</a></span>&#160;<span class="preprocessor">#define SDHC_FEVT                                SDHC_FEVT_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11184"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga5be4dc6719f7668336f9520188deab12">11184</a></span>&#160;<span class="preprocessor">#define SDHC_ADMAES                              SDHC_ADMAES_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11185"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga907484b9ccf32689f1a11cac33ea11ae">11185</a></span>&#160;<span class="preprocessor">#define SDHC_ADSADDR                             SDHC_ADSADDR_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11186"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gaaf024249eb7cb999b4870dae0d6116e0">11186</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR                              SDHC_VENDOR_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11187"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gab4dff4aeb9392aabdb6f9e6dcf136428">11187</a></span>&#160;<span class="preprocessor">#define SDHC_MMCBOOT                             SDHC_MMCBOOT_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11188"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#ga8a0985af9c573c7c102c0e8d61d525ad">11188</a></span>&#160;<span class="preprocessor">#define SDHC_HOSTVER                             SDHC_HOSTVER_REG(SDHC_BASE_PTR)</span></div><div class="line"><a name="l11189"></a><span class="lineno">11189</span>&#160;</div><div class="line"><a name="l11190"></a><span class="lineno">11190</span>&#160;<span class="comment">/* SDHC - Register array accessors */</span></div><div class="line"><a name="l11191"></a><span class="lineno"><a class="line" href="group___s_d_h_c___register___accessor___macros.html#gaae9bcd896aa4cfecd4790e6ce949f3e3">11191</a></span>&#160;<span class="preprocessor">#define SDHC_CMDRSP(index)                       SDHC_CMDRSP_REG(SDHC_BASE_PTR,index)</span></div><div class="line"><a name="l11192"></a><span class="lineno">11192</span>&#160; <span class="comment">/* end of group SDHC_Register_Accessor_Macros */</span></div><div class="line"><a name="l11196"></a><span class="lineno">11196</span>&#160;</div><div class="line"><a name="l11197"></a><span class="lineno">11197</span>&#160; <span class="comment">/* end of group SDHC_Peripheral */</span></div><div class="line"><a name="l11201"></a><span class="lineno">11201</span>&#160;</div><div class="line"><a name="l11202"></a><span class="lineno">11202</span>&#160;</div><div class="line"><a name="l11203"></a><span class="lineno">11203</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11204"></a><span class="lineno">11204</span>&#160;<span class="comment">   -- SIM</span></div><div class="line"><a name="l11205"></a><span class="lineno">11205</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11206"></a><span class="lineno">11206</span>&#160;</div><div class="line"><a name="l11213"></a><span class="lineno">11213</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_i_m___mem_map.html">SIM_MemMap</a> {</div><div class="line"><a name="l11214"></a><span class="lineno">11214</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SOPT1;                                  </div><div class="line"><a name="l11215"></a><span class="lineno">11215</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4096];</div><div class="line"><a name="l11216"></a><span class="lineno">11216</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SOPT2;                                  </div><div class="line"><a name="l11217"></a><span class="lineno">11217</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[4];</div><div class="line"><a name="l11218"></a><span class="lineno">11218</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SOPT4;                                  </div><div class="line"><a name="l11219"></a><span class="lineno">11219</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SOPT5;                                  </div><div class="line"><a name="l11220"></a><span class="lineno"><a class="line" href="struct_s_i_m___mem_map.html#aa8030cdf04fef86a5fd4b10f7686e5fa">11220</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_s_i_m___mem_map.html#aa8030cdf04fef86a5fd4b10f7686e5fa">SOPT6</a>;                                  </div><div class="line"><a name="l11221"></a><span class="lineno">11221</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SOPT7;                                  </div><div class="line"><a name="l11222"></a><span class="lineno">11222</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[8];</div><div class="line"><a name="l11223"></a><span class="lineno">11223</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SDID;                                   </div><div class="line"><a name="l11224"></a><span class="lineno">11224</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SCGC1;                                  </div><div class="line"><a name="l11225"></a><span class="lineno">11225</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SCGC2;                                  </div><div class="line"><a name="l11226"></a><span class="lineno">11226</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SCGC3;                                  </div><div class="line"><a name="l11227"></a><span class="lineno">11227</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SCGC4;                                  </div><div class="line"><a name="l11228"></a><span class="lineno">11228</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SCGC5;                                  </div><div class="line"><a name="l11229"></a><span class="lineno">11229</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SCGC6;                                  </div><div class="line"><a name="l11230"></a><span class="lineno">11230</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SCGC7;                                  </div><div class="line"><a name="l11231"></a><span class="lineno">11231</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CLKDIV1;                                </div><div class="line"><a name="l11232"></a><span class="lineno">11232</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CLKDIV2;                                </div><div class="line"><a name="l11233"></a><span class="lineno">11233</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FCFG1;                                  </div><div class="line"><a name="l11234"></a><span class="lineno">11234</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FCFG2;                                  </div><div class="line"><a name="l11235"></a><span class="lineno">11235</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> UIDH;                                   </div><div class="line"><a name="l11236"></a><span class="lineno">11236</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> UIDMH;                                  </div><div class="line"><a name="l11237"></a><span class="lineno">11237</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> UIDML;                                  </div><div class="line"><a name="l11238"></a><span class="lineno">11238</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> UIDL;                                   </div><div class="line"><a name="l11239"></a><span class="lineno">11239</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_i_m___peripheral.html#ga708a122e8ca55082e0cf67cab6a77d02">SIM_MemMapPtr</a>;</div><div class="line"><a name="l11240"></a><span class="lineno">11240</span>&#160;</div><div class="line"><a name="l11241"></a><span class="lineno">11241</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11242"></a><span class="lineno">11242</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div><div class="line"><a name="l11243"></a><span class="lineno">11243</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11244"></a><span class="lineno">11244</span>&#160;</div><div class="line"><a name="l11251"></a><span class="lineno">11251</span>&#160;<span class="comment">/* SIM - Register accessors */</span></div><div class="line"><a name="l11252"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga4fb13e9e7e8bf019daf19284be9b0a73">11252</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_REG(base)                      ((base)-&gt;SOPT1)</span></div><div class="line"><a name="l11253"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga94d1a56cbf8d6fbebbd00363ce3cd130">11253</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_REG(base)                      ((base)-&gt;SOPT2)</span></div><div class="line"><a name="l11254"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gae47c458103d1381ff7b7f25e45338a64">11254</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_REG(base)                      ((base)-&gt;SOPT4)</span></div><div class="line"><a name="l11255"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga969ab1c02ed173435da69034770b467e">11255</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_REG(base)                      ((base)-&gt;SOPT5)</span></div><div class="line"><a name="l11256"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga85d55fa9e68aed99023ba7331fb30a8d">11256</a></span>&#160;<span class="preprocessor">#define SIM_SOPT6_REG(base)                      ((base)-&gt;SOPT6)</span></div><div class="line"><a name="l11257"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gadd45a86c03d150e9641a354840a71443">11257</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_REG(base)                      ((base)-&gt;SOPT7)</span></div><div class="line"><a name="l11258"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gad1b6e604a7db5ffcbe8c3e16d85c8e6b">11258</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REG(base)                       ((base)-&gt;SDID)</span></div><div class="line"><a name="l11259"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga5d7eb6d5c186d9fd66456b543145d886">11259</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_REG(base)                      ((base)-&gt;SCGC1)</span></div><div class="line"><a name="l11260"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gae8d94cd7e3f87001db2cef56ef232ab3">11260</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_REG(base)                      ((base)-&gt;SCGC2)</span></div><div class="line"><a name="l11261"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga4aa72db302e92ef6729659169881dc61">11261</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_REG(base)                      ((base)-&gt;SCGC3)</span></div><div class="line"><a name="l11262"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gab863740854e0a595d5d450e533ded630">11262</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_REG(base)                      ((base)-&gt;SCGC4)</span></div><div class="line"><a name="l11263"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaf51026d4b580eca5948ae938148192e9">11263</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_REG(base)                      ((base)-&gt;SCGC5)</span></div><div class="line"><a name="l11264"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga0d700471b59fa17a37db41eea9ac34d4">11264</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_REG(base)                      ((base)-&gt;SCGC6)</span></div><div class="line"><a name="l11265"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga8524b7aa144aa516fbbc9ac2da38c7b0">11265</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_REG(base)                      ((base)-&gt;SCGC7)</span></div><div class="line"><a name="l11266"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga9a2e39cdabbfa7d094a5442016be4dd0">11266</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_REG(base)                    ((base)-&gt;CLKDIV1)</span></div><div class="line"><a name="l11267"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaddf08644ec398256d25e6106daad245b">11267</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_REG(base)                    ((base)-&gt;CLKDIV2)</span></div><div class="line"><a name="l11268"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga6cc80fd9f1edfd8f709d2c8fe3c97080">11268</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_REG(base)                      ((base)-&gt;FCFG1)</span></div><div class="line"><a name="l11269"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga8e1caad19971280346dc9c767c8f4b6e">11269</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_REG(base)                      ((base)-&gt;FCFG2)</span></div><div class="line"><a name="l11270"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga2c1fe45ab77b346f67b2f3bb2f59519a">11270</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_REG(base)                       ((base)-&gt;UIDH)</span></div><div class="line"><a name="l11271"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaffd69cc3f48c0e204d8c659424b4c51d">11271</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_REG(base)                      ((base)-&gt;UIDMH)</span></div><div class="line"><a name="l11272"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaac80320f7e56ccd1cd6b54cfdc322430">11272</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_REG(base)                      ((base)-&gt;UIDML)</span></div><div class="line"><a name="l11273"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga50225b2615456e0a763efbe4ec59b077">11273</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_REG(base)                       ((base)-&gt;UIDL)</span></div><div class="line"><a name="l11274"></a><span class="lineno">11274</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div><div class="line"><a name="l11278"></a><span class="lineno">11278</span>&#160;</div><div class="line"><a name="l11279"></a><span class="lineno">11279</span>&#160;</div><div class="line"><a name="l11280"></a><span class="lineno">11280</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11281"></a><span class="lineno">11281</span>&#160;<span class="comment">   -- SIM Register Masks</span></div><div class="line"><a name="l11282"></a><span class="lineno">11282</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11283"></a><span class="lineno">11283</span>&#160;</div><div class="line"><a name="l11289"></a><span class="lineno">11289</span>&#160;<span class="comment">/* SOPT1 Bit Fields */</span></div><div class="line"><a name="l11290"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9fbcfd0b3e4fb08ee733dee975a5df29">11290</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_MASK                   0xF000u</span></div><div class="line"><a name="l11291"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4100f9e8e8ffc766ac1ac6493379b8dc">11291</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE_SHIFT                  12</span></div><div class="line"><a name="l11292"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf9b9b3caaa8087f8530f5c2d1418e7b0">11292</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_RAMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_RAMSIZE_SHIFT))&amp;SIM_SOPT1_RAMSIZE_MASK)</span></div><div class="line"><a name="l11293"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5c660cd4a6d8062e6ef4afbc17c27fa4">11293</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 0x80000u</span></div><div class="line"><a name="l11294"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac9e930c4ee375a2aee6fa6c97e061226">11294</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                19</span></div><div class="line"><a name="l11295"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga46904a99bd3af1fdad7c0fd1222338f0">11295</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_MS_MASK                        0x800000u</span></div><div class="line"><a name="l11296"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9ba067407c39191cbfac7d98e46fda61">11296</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_MS_SHIFT                       23</span></div><div class="line"><a name="l11297"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9f67cf8d4a03796048990563ac60a627">11297</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSTBY_MASK                   0x40000000u</span></div><div class="line"><a name="l11298"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga26f72c75602df2d86c877038d60dcc73">11298</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBSTBY_SHIFT                  30</span></div><div class="line"><a name="l11299"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac60c367119b3dcc752c4cf857b8a59b5">11299</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_MASK                  0x80000000u</span></div><div class="line"><a name="l11300"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga99e46c34c02e39338c9b80775bad09db">11300</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1_USBREGEN_SHIFT                 31</span></div><div class="line"><a name="l11301"></a><span class="lineno">11301</span>&#160;<span class="comment">/* SOPT2 Bit Fields */</span></div><div class="line"><a name="l11302"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1a507117aa745c2fd8a1e2dff69f5455">11302</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_MCGCLKSEL_MASK                 0x1u</span></div><div class="line"><a name="l11303"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4a204aa928de3898cf416ccf36604d5c">11303</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_MCGCLKSEL_SHIFT                0</span></div><div class="line"><a name="l11304"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga27b0cb220aaf94e8d04795bd682ebd78">11304</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL_MASK                      0x300u</span></div><div class="line"><a name="l11305"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7077057e2a7f0841d8151d2703d85f16">11305</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL_SHIFT                     8</span></div><div class="line"><a name="l11306"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7bb05630a58acb5628192ffdb8207295">11306</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_FBSL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_FBSL_SHIFT))&amp;SIM_SOPT2_FBSL_MASK)</span></div><div class="line"><a name="l11307"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga75f28869dff38e35212b7213ec67b3e8">11307</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CMTUARTPAD_MASK                0x800u</span></div><div class="line"><a name="l11308"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf2803246b4f7ce7e5f0b5f31012548d1">11308</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_CMTUARTPAD_SHIFT               11</span></div><div class="line"><a name="l11309"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga332894211abcda547cbf5d5093bd3f72">11309</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_MASK               0x1000u</span></div><div class="line"><a name="l11310"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6ce7d361b38ac28e6976c71569fe672b">11310</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_TRACECLKSEL_SHIFT              12</span></div><div class="line"><a name="l11311"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa14141a225f9778babacbf3b90d0bae2">11311</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_MASK                 0x10000u</span></div><div class="line"><a name="l11312"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae98b4d574b65472bdb294092d4ce5b4a">11312</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_PLLFLLSEL_SHIFT                16</span></div><div class="line"><a name="l11313"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1caf7ffe2555eb59ed410110b6aba463">11313</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_MASK                    0x40000u</span></div><div class="line"><a name="l11314"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2a455b7e86f26185c92961e139d13a89">11314</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_USBSRC_SHIFT                   18</span></div><div class="line"><a name="l11315"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2fdeae5216958746b1a1675b809aac96">11315</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_I2SSRC_MASK                    0x3000000u</span></div><div class="line"><a name="l11316"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa4e02f6001e7223b4ca32a9567d0af81">11316</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_I2SSRC_SHIFT                   24</span></div><div class="line"><a name="l11317"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9d708c7b7012fead441c8e82ff835c9f">11317</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_I2SSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_I2SSRC_SHIFT))&amp;SIM_SOPT2_I2SSRC_MASK)</span></div><div class="line"><a name="l11318"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadfe4a9ff5d8ba836d827d0d265dc3055">11318</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_SDHCSRC_MASK                   0x30000000u</span></div><div class="line"><a name="l11319"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac0d4558ce58c6d9bf19af4f36c363562">11319</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_SDHCSRC_SHIFT                  28</span></div><div class="line"><a name="l11320"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga28b80836c7612cd8497fe86936ef0653">11320</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2_SDHCSRC(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_SDHCSRC_SHIFT))&amp;SIM_SOPT2_SDHCSRC_MASK)</span></div><div class="line"><a name="l11321"></a><span class="lineno">11321</span>&#160;<span class="comment">/* SOPT4 Bit Fields */</span></div><div class="line"><a name="l11322"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa868cd9e56dc4f0280f6d1866da1ac57">11322</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_MASK                  0x1u</span></div><div class="line"><a name="l11323"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafc9e6a78afb92b0ff8189d6bc30c39ce">11323</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT0_SHIFT                 0</span></div><div class="line"><a name="l11324"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa42586e5889050292d5e70bf2d1aea2d">11324</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_MASK                  0x2u</span></div><div class="line"><a name="l11325"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf503fb0314431593f41ebe5fa4b83851">11325</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT1_SHIFT                 1</span></div><div class="line"><a name="l11326"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafa0c4deac7488857fd22e28602b612fb">11326</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT2_MASK                  0x4u</span></div><div class="line"><a name="l11327"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacca0c622cfa1e0c7e7214096c38c6557">11327</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0FLT2_SHIFT                 2</span></div><div class="line"><a name="l11328"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga605f729e3f4faddc18e957c077adf61a">11328</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_MASK                  0x10u</span></div><div class="line"><a name="l11329"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9fb8861affd661f64719260a43a87ec6">11329</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1FLT0_SHIFT                 4</span></div><div class="line"><a name="l11330"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4f61f56a63a5d239be393708c17cf82c">11330</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_MASK                  0x100u</span></div><div class="line"><a name="l11331"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga15275ae91c6efbf697f472b940369401">11331</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2FLT0_SHIFT                 8</span></div><div class="line"><a name="l11332"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8be459723f070708becab666dc6abc47">11332</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_MASK                0xC0000u</span></div><div class="line"><a name="l11333"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee4e8fb1805bded49220a407c1620345">11333</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC_SHIFT               18</span></div><div class="line"><a name="l11334"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadce9eb5cf4628062440e4c30611c8681">11334</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM1CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM1CH0SRC_MASK)</span></div><div class="line"><a name="l11335"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0dcacc22852e0ee0a7a853a51b422b70">11335</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_MASK                0x300000u</span></div><div class="line"><a name="l11336"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga04d4aa6612f4d2df7d9e0e85f15f6dd6">11336</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC_SHIFT               20</span></div><div class="line"><a name="l11337"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga05f9da2ddf9e9aa2509b88a964cb91f6">11337</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_FTM2CH0SRC_SHIFT))&amp;SIM_SOPT4_FTM2CH0SRC_MASK)</span></div><div class="line"><a name="l11338"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac823c598ac790d9eeeeb7ddb86d1657">11338</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_MASK                0x1000000u</span></div><div class="line"><a name="l11339"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga77c42e9023c3ed2d759431e2c072860f">11339</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM0CLKSEL_SHIFT               24</span></div><div class="line"><a name="l11340"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0cd5cb92a9ea79e8227693c793ee5983">11340</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_MASK                0x2000000u</span></div><div class="line"><a name="l11341"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga04492b54a5b581b3bdef8568bdbabf91">11341</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM1CLKSEL_SHIFT               25</span></div><div class="line"><a name="l11342"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8e9ace9af53ead470265ca2338402dae">11342</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_MASK                0x4000000u</span></div><div class="line"><a name="l11343"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4b5b8e4dc00734623d8a16db8ff0510c">11343</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4_FTM2CLKSEL_SHIFT               26</span></div><div class="line"><a name="l11344"></a><span class="lineno">11344</span>&#160;<span class="comment">/* SOPT5 Bit Fields */</span></div><div class="line"><a name="l11345"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga11646c1292cb7aab3128e1e563847e32">11345</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_MASK                0x3u</span></div><div class="line"><a name="l11346"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0220b88df4a0747579d24b77f4db4e67">11346</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_SHIFT               0</span></div><div class="line"><a name="l11347"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaae8f435ecf7230b287a09bcb1bad59e0">11347</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0TXSRC_SHIFT))&amp;SIM_SOPT5_UART0TXSRC_MASK)</span></div><div class="line"><a name="l11348"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6160de3cd4b7169ac9095c0d0eee46f7">11348</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_MASK                0xCu</span></div><div class="line"><a name="l11349"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga27e87f2f792b880bd156907ab20e9910">11349</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_SHIFT               2</span></div><div class="line"><a name="l11350"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae1482daef7671b82d865a1cefd37c8de">11350</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0RXSRC_SHIFT))&amp;SIM_SOPT5_UART0RXSRC_MASK)</span></div><div class="line"><a name="l11351"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0c561aa8863d4bd4b74cd60a9e34a60f">11351</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UARTTXSRC_MASK                 0x30u</span></div><div class="line"><a name="l11352"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab0afb646ce85e4e10885acd0542bb4b7">11352</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UARTTXSRC_SHIFT                4</span></div><div class="line"><a name="l11353"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac1ff4ddb8d874b4451afa10e5c8d22df">11353</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UARTTXSRC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UARTTXSRC_SHIFT))&amp;SIM_SOPT5_UARTTXSRC_MASK)</span></div><div class="line"><a name="l11354"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf34eb14baf5894693130af7addd8aa6f">11354</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_MASK                0xC0u</span></div><div class="line"><a name="l11355"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga098fcb3123342f9cd96869c69d2fb7a9">11355</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC_SHIFT               6</span></div><div class="line"><a name="l11356"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga49ea8079e7dc9fbf82dee1acca0cdf10">11356</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART1RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART1RXSRC_SHIFT))&amp;SIM_SOPT5_UART1RXSRC_MASK)</span></div><div class="line"><a name="l11357"></a><span class="lineno">11357</span>&#160;<span class="comment">/* SOPT6 Bit Fields */</span></div><div class="line"><a name="l11358"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3af8833f5e7ea733eb6b46a8bf1aaec0">11358</a></span>&#160;<span class="preprocessor">#define SIM_SOPT6_RSTFLTSEL_MASK                 0x1F000000u</span></div><div class="line"><a name="l11359"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadc37bd1fea7eccbbef05b7cbaf85910b">11359</a></span>&#160;<span class="preprocessor">#define SIM_SOPT6_RSTFLTSEL_SHIFT                24</span></div><div class="line"><a name="l11360"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga291ab943661d8905f927c22f629ba5ef">11360</a></span>&#160;<span class="preprocessor">#define SIM_SOPT6_RSTFLTSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT6_RSTFLTSEL_SHIFT))&amp;SIM_SOPT6_RSTFLTSEL_MASK)</span></div><div class="line"><a name="l11361"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga682a8fa2abc6dadb5119dd5c323ce129">11361</a></span>&#160;<span class="preprocessor">#define SIM_SOPT6_RSTFLTEN_MASK                  0xE0000000u</span></div><div class="line"><a name="l11362"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9961365e7e4494ba14721b89e8d98916">11362</a></span>&#160;<span class="preprocessor">#define SIM_SOPT6_RSTFLTEN_SHIFT                 29</span></div><div class="line"><a name="l11363"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7f0f39e18529864eed9f9b91da27bde9">11363</a></span>&#160;<span class="preprocessor">#define SIM_SOPT6_RSTFLTEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT6_RSTFLTEN_SHIFT))&amp;SIM_SOPT6_RSTFLTEN_MASK)</span></div><div class="line"><a name="l11364"></a><span class="lineno">11364</span>&#160;<span class="comment">/* SOPT7 Bit Fields */</span></div><div class="line"><a name="l11365"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaeda70babef834cacace2c775d62bb4ae">11365</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                0xFu</span></div><div class="line"><a name="l11366"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga914ced2a5cf4e7f37371d52d34d4a930">11366</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               0</span></div><div class="line"><a name="l11367"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3688192d4b3dce98ac9b670242a38b23">11367</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0TRGSEL_MASK)</span></div><div class="line"><a name="l11368"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga74544c6c9d4fbc593884681ac79c796f">11368</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             0x10u</span></div><div class="line"><a name="l11369"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaee870f942318f14376ee9e6d5558e2ff">11369</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            4</span></div><div class="line"><a name="l11370"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6390cd75db35ecc6c5fc6d5b0d417a7d">11370</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              0x80u</span></div><div class="line"><a name="l11371"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa20ed5f5ab9cf02714a993c3996adcc5">11371</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             7</span></div><div class="line"><a name="l11372"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1c262a802f5341d2b3f9e3750fec1244">11372</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL_MASK                0xF00u</span></div><div class="line"><a name="l11373"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga41e9a42e300b2132d8877fb9a01a6fa1">11373</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL_SHIFT               8</span></div><div class="line"><a name="l11374"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf9d90181fb7f7b1689b6835b5abf693f">11374</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC1TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC1TRGSEL_MASK)</span></div><div class="line"><a name="l11375"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5a05f77e88118ff1b5c02e4a756f527">11375</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL_MASK             0x1000u</span></div><div class="line"><a name="l11376"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8cf171203a65ae7c3842b32a90562558">11376</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1PRETRGSEL_SHIFT            12</span></div><div class="line"><a name="l11377"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga784f68293064986f91f7a6221a67ed14">11377</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN_MASK              0x8000u</span></div><div class="line"><a name="l11378"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab364156b2cb9b83329803bdc8c0c589e">11378</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC1ALTTRGEN_SHIFT             15</span></div><div class="line"><a name="l11379"></a><span class="lineno">11379</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div><div class="line"><a name="l11380"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf0820acb74ce8270da2025fee624b47c">11380</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      0xFu</span></div><div class="line"><a name="l11381"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga593faac0d0629fde52f6fe4b83614c23">11381</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     0</span></div><div class="line"><a name="l11382"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3ab62e28831b168141d554c707ac5c87">11382</a></span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PINID_SHIFT))&amp;SIM_SDID_PINID_MASK)</span></div><div class="line"><a name="l11383"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5344e7283b2aead14d9d3bded0114f3b">11383</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      0x70u</span></div><div class="line"><a name="l11384"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga377bc761e6ee1caab79baad3e2d0d331">11384</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     4</span></div><div class="line"><a name="l11385"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1c53c57d3312af915fc5419efec0b651">11385</a></span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMID_SHIFT))&amp;SIM_SDID_FAMID_MASK)</span></div><div class="line"><a name="l11386"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafefd91d0385c1b93049ec14409ed6b1e">11386</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div><div class="line"><a name="l11387"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadb535428e0ca83d2494493ed04822b8c">11387</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12</span></div><div class="line"><a name="l11388"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga892bb65b3dc043087208ead1ea269b95">11388</a></span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div><div class="line"><a name="l11389"></a><span class="lineno">11389</span>&#160;<span class="comment">/* SCGC1 Bit Fields */</span></div><div class="line"><a name="l11390"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8f954b824205f507499799ba8262b366">11390</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART4_MASK                     0x400u</span></div><div class="line"><a name="l11391"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0808f41650f2b3824b779bf4f2273f08">11391</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART4_SHIFT                    10</span></div><div class="line"><a name="l11392"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6d5168e1b4f532ad0d6e3836dd5560f3">11392</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART5_MASK                     0x800u</span></div><div class="line"><a name="l11393"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7a43287402d14ab06bb187be3fe36769">11393</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1_UART5_SHIFT                    11</span></div><div class="line"><a name="l11394"></a><span class="lineno">11394</span>&#160;<span class="comment">/* SCGC2 Bit Fields */</span></div><div class="line"><a name="l11395"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa2ff8b125be9c2ba5100d9764d43ad90">11395</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC0_MASK                      0x1000u</span></div><div class="line"><a name="l11396"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaae3b27d52cfc735e1bdb66bff969acec">11396</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC0_SHIFT                     12</span></div><div class="line"><a name="l11397"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0eb5afe8f10a57c76d6a8d6dccadf171">11397</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC1_MASK                      0x2000u</span></div><div class="line"><a name="l11398"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3a5d82ec75bcae51f4904dc94148a675">11398</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2_DAC1_SHIFT                     13</span></div><div class="line"><a name="l11399"></a><span class="lineno">11399</span>&#160;<span class="comment">/* SCGC3 Bit Fields */</span></div><div class="line"><a name="l11400"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5ca1accf676cd89deb375ba851828cc">11400</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_FLEXCAN1_MASK                  0x10u</span></div><div class="line"><a name="l11401"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga26dc7ff908234ceb8daca5451e281399">11401</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_FLEXCAN1_SHIFT                 4</span></div><div class="line"><a name="l11402"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab2d7534554a2c4f57d887acc3d78f872">11402</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_SPI2_MASK                      0x1000u</span></div><div class="line"><a name="l11403"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga49d1bb03182f3a731fcf50dffaa8a423">11403</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_SPI2_SHIFT                     12</span></div><div class="line"><a name="l11404"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac39a09b468d8bb54c31b9b470e53e26b">11404</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_SDHC_MASK                      0x20000u</span></div><div class="line"><a name="l11405"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab3bd17015713c00477953e717801d5bd">11405</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_SDHC_SHIFT                     17</span></div><div class="line"><a name="l11406"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gafe5009515ab0955d724fa5306171aeeb">11406</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM2_MASK                      0x1000000u</span></div><div class="line"><a name="l11407"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa31635b220d66ac1a6f8f59b3d64cc6e">11407</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_FTM2_SHIFT                     24</span></div><div class="line"><a name="l11408"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf26716d3c8b3d13168bbb2c879e69db1">11408</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_ADC1_MASK                      0x8000000u</span></div><div class="line"><a name="l11409"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga45dd1ca87c734edcbe3b47feee134746">11409</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3_ADC1_SHIFT                     27</span></div><div class="line"><a name="l11410"></a><span class="lineno">11410</span>&#160;<span class="comment">/* SCGC4 Bit Fields */</span></div><div class="line"><a name="l11411"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga374818f52beee72a9bafcb9efd573dbb">11411</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_MASK                       0x2u</span></div><div class="line"><a name="l11412"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabb62a44b4428fe9b594449f256278785">11412</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_EWM_SHIFT                      1</span></div><div class="line"><a name="l11413"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9511253ca2efb3add3f216b07a2af5f2">11413</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_MASK                       0x4u</span></div><div class="line"><a name="l11414"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86a5e7e5d0367e60bf1cccefec02f6ec">11414</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMT_SHIFT                      2</span></div><div class="line"><a name="l11415"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga55fc2bdfb36e61b4771015749307c480">11415</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      0x40u</span></div><div class="line"><a name="l11416"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga50185bca8ae97e6b0b0a70541757680b">11416</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     6</span></div><div class="line"><a name="l11417"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad28d1d702a535531373c915824c34793">11417</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_MASK                      0x80u</span></div><div class="line"><a name="l11418"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9f7b3fb0b1b7843cdf821b6b9a86ecfb">11418</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C1_SHIFT                     7</span></div><div class="line"><a name="l11419"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8fc8faeefc38393c83454ceba120d5df">11419</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_MASK                     0x400u</span></div><div class="line"><a name="l11420"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae3407d4e1676ac6654898712335842b0">11420</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                    10</span></div><div class="line"><a name="l11421"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24a3ebc9f4c6154041b1a39b33f3c121">11421</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_MASK                     0x800u</span></div><div class="line"><a name="l11422"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2eda3e80bcf9a5ee77ce321d86cd92d0">11422</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART1_SHIFT                    11</span></div><div class="line"><a name="l11423"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaea7b7b8d6abc055026d4ca7299206597">11423</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_MASK                     0x1000u</span></div><div class="line"><a name="l11424"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae844b2ce3371466add7387b9ea32bc4c">11424</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART2_SHIFT                    12</span></div><div class="line"><a name="l11425"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaaf5646fd261bf76417a69902f7405a98">11425</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3_MASK                     0x2000u</span></div><div class="line"><a name="l11426"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga065aa606af68b4a53adc773e6661b67d">11426</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART3_SHIFT                    13</span></div><div class="line"><a name="l11427"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga136bfa98e3aafded899c9806d5410d4d">11427</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_MASK                    0x40000u</span></div><div class="line"><a name="l11428"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5d0dd9f68667fdf71fce1b0a6ae990dd">11428</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_USBOTG_SHIFT                   18</span></div><div class="line"><a name="l11429"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad7304bdb8fc46deb77c5e444e56fae40">11429</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       0x80000u</span></div><div class="line"><a name="l11430"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1072a5419bbeaf4081c6c4a5ca7cf86c">11430</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      19</span></div><div class="line"><a name="l11431"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab32de0f8a4b83a05b226638154da75c0">11431</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_MASK                      0x100000u</span></div><div class="line"><a name="l11432"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7f6801c437e23853cffdf9807319ff87">11432</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_VREF_SHIFT                     20</span></div><div class="line"><a name="l11433"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8b6be9395a34e676572ed019fba259bd">11433</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_LLWU_MASK                      0x10000000u</span></div><div class="line"><a name="l11434"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga37763000b56156827c51239c40115100">11434</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4_LLWU_SHIFT                     28</span></div><div class="line"><a name="l11435"></a><span class="lineno">11435</span>&#160;<span class="comment">/* SCGC5 Bit Fields */</span></div><div class="line"><a name="l11436"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga52265aeecddf9a1d725645b5e27d7da7">11436</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTIMER_MASK                   0x1u</span></div><div class="line"><a name="l11437"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1ec7e922a8cb572c9725097c52fca617">11437</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTIMER_SHIFT                  0</span></div><div class="line"><a name="l11438"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5e364578334b357ddb52d51b45d6916">11438</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_REGFILE_MASK                   0x2u</span></div><div class="line"><a name="l11439"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9c3821fd40039187ef6b4b01940aa04c">11439</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_REGFILE_SHIFT                  1</span></div><div class="line"><a name="l11440"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga12aa3509d85f1dddc69c48821f4f3225">11440</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_MASK                       0x20u</span></div><div class="line"><a name="l11441"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3e9511b0e9cf6b524a0a405b172038da">11441</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_SHIFT                      5</span></div><div class="line"><a name="l11442"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9c4853233394870202cccd7844fc8a56">11442</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     0x200u</span></div><div class="line"><a name="l11443"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa7a1683eaa07a5c5adcaddf4b99ed83a">11443</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    9</span></div><div class="line"><a name="l11444"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5509cf72c7508dd77f0a1a9e631943e8">11444</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     0x400u</span></div><div class="line"><a name="l11445"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga491c4800f5437a9e2d235a77819e434d">11445</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    10</span></div><div class="line"><a name="l11446"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaac31449d101ad0d05f2bed682571be35">11446</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_MASK                     0x800u</span></div><div class="line"><a name="l11447"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae141a6d4af583e7410d0120442b1012f">11447</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTC_SHIFT                    11</span></div><div class="line"><a name="l11448"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga723a55222eb5f8fd25da5c956aa50e7b">11448</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_MASK                     0x1000u</span></div><div class="line"><a name="l11449"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad5f267781fcedf0fcdc0c4d3607c10cb">11449</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTD_SHIFT                    12</span></div><div class="line"><a name="l11450"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3d5e3e51d345fe424a4f24aa9ae73dc1">11450</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_MASK                     0x2000u</span></div><div class="line"><a name="l11451"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae717813cf38c35e5e4ea4243e939b4bc">11451</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTE_SHIFT                    13</span></div><div class="line"><a name="l11452"></a><span class="lineno">11452</span>&#160;<span class="comment">/* SCGC6 Bit Fields */</span></div><div class="line"><a name="l11453"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga24fa87943affabcffbb223ae36f5ebb9">11453</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTFL_MASK                      0x1u</span></div><div class="line"><a name="l11454"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga48d7b2da1f69321fe5adc9b59bdb6bc5">11454</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTFL_SHIFT                     0</span></div><div class="line"><a name="l11455"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10469a89e2c48cd79e29fb73b0d06395">11455</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_MASK                    0x2u</span></div><div class="line"><a name="l11456"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa69ac431213fb94ecd1d9ed2fa966e50">11456</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_SHIFT                   1</span></div><div class="line"><a name="l11457"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga62d67e6ac8f6b99c2d456be532b31a52">11457</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FLEXCAN0_MASK                  0x10u</span></div><div class="line"><a name="l11458"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gade95a67c98499139b322e706b4ce3db1">11458</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FLEXCAN0_SHIFT                 4</span></div><div class="line"><a name="l11459"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6cfd673689486764c72caf5eeba1513c">11459</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI0_MASK                     0x1000u</span></div><div class="line"><a name="l11460"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab10f9ec70e4419e5d05c5b01c36477fe">11460</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI0_SHIFT                    12</span></div><div class="line"><a name="l11461"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7d38de382d6c484b94514d467e8d6d9c">11461</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1_MASK                      0x2000u</span></div><div class="line"><a name="l11462"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gabed7d3e53684ae906b100a45266974cb">11462</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_SPI1_SHIFT                     13</span></div><div class="line"><a name="l11463"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga37cb1d6bca1296ed772a4ea87628853b">11463</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S_MASK                       0x8000u</span></div><div class="line"><a name="l11464"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga012f9b7db6b18ea674e1aac21e8a81df">11464</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_I2S_SHIFT                      15</span></div><div class="line"><a name="l11465"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga86c274c19f77641dda714eb0cd3fb82f">11465</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC_MASK                       0x40000u</span></div><div class="line"><a name="l11466"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac10c9b2426df8ff8be5656590e5ad323">11466</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_CRC_SHIFT                      18</span></div><div class="line"><a name="l11467"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaffd5a351cb6080fec607562adabf3d21">11467</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD_MASK                    0x200000u</span></div><div class="line"><a name="l11468"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae588068f46ee21f080b0a2af46a324c5">11468</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_USBDCD_SHIFT                   21</span></div><div class="line"><a name="l11469"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga794d45b465ceb7b9cc3f1453aeab6d1f">11469</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB_MASK                       0x400000u</span></div><div class="line"><a name="l11470"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7b7b645afc3ee38683f7e4d9d300e653">11470</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PDB_SHIFT                      22</span></div><div class="line"><a name="l11471"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf5baabd241aba695593ce6369aa56ee2">11471</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       0x800000u</span></div><div class="line"><a name="l11472"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2600ceb860eb353aa61abbecdbf5b6ae">11472</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      23</span></div><div class="line"><a name="l11473"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga391c6879fab4bb2359b717ab898344f9">11473</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0_MASK                      0x1000000u</span></div><div class="line"><a name="l11474"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7d1645004ea28638d3370def2505aad0">11474</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM0_SHIFT                     24</span></div><div class="line"><a name="l11475"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacd8912282b78e6b939981ce4c313065f">11475</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1_MASK                      0x2000000u</span></div><div class="line"><a name="l11476"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaabc95256d64e237982e5b6d15ad53e89">11476</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTM1_SHIFT                     25</span></div><div class="line"><a name="l11477"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga481c725e02da6a245c9d715307969f09">11477</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      0x8000000u</span></div><div class="line"><a name="l11478"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3f62de5fc5ccaa13d6975cf1e0ebba03">11478</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     27</span></div><div class="line"><a name="l11479"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad51b16006c9f793c4b342ea1ff91a846">11479</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       0x20000000u</span></div><div class="line"><a name="l11480"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac04e5a3a7a2848658a30e7c89f791f39">11480</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      29</span></div><div class="line"><a name="l11481"></a><span class="lineno">11481</span>&#160;<span class="comment">/* SCGC7 Bit Fields */</span></div><div class="line"><a name="l11482"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga93f819afb387ad8aa57896e43ab0e795">11482</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_FLEXBUS_MASK                   0x1u</span></div><div class="line"><a name="l11483"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga624734f9006b5f488a9e1f789e1e3bde">11483</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_FLEXBUS_SHIFT                  0</span></div><div class="line"><a name="l11484"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gac559e129885604991932101719e3b368">11484</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       0x2u</span></div><div class="line"><a name="l11485"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1113f1622eb2e4099653e93943a89c6e">11485</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      1</span></div><div class="line"><a name="l11486"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga10319f9b82c284e2b8c0dbe633a8cc47">11486</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_MPU_MASK                       0x4u</span></div><div class="line"><a name="l11487"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6e29c9922d73e340397f527f22dccd97">11487</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7_MPU_SHIFT                      2</span></div><div class="line"><a name="l11488"></a><span class="lineno">11488</span>&#160;<span class="comment">/* CLKDIV1 Bit Fields */</span></div><div class="line"><a name="l11489"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa2a972171bb5a662e1b4993b042f7180">11489</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 0xF0000u</span></div><div class="line"><a name="l11490"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga053a7a1ffc9f3b6834679c63ca0ebe29">11490</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                16</span></div><div class="line"><a name="l11491"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1c33604ada20447d39b21e0f39c9dcd0">11491</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV4_SHIFT))&amp;SIM_CLKDIV1_OUTDIV4_MASK)</span></div><div class="line"><a name="l11492"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga0a017e7ea9a2d31e9b23aa2cab06c19d">11492</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3_MASK                 0xF00000u</span></div><div class="line"><a name="l11493"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab5533e40e65e365a9bb32edf707ac9f0">11493</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3_SHIFT                20</span></div><div class="line"><a name="l11494"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab0713008e430907e25383f8d6039b331">11494</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV3(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV3_SHIFT))&amp;SIM_CLKDIV1_OUTDIV3_MASK)</span></div><div class="line"><a name="l11495"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad2d7b5c991f6db7ab2a3e6bc4d9c6aae">11495</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_MASK                 0xF000000u</span></div><div class="line"><a name="l11496"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6d6fd31143c3871c916062966b6fbc3b">11496</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2_SHIFT                24</span></div><div class="line"><a name="l11497"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf350f750c79647611f0919014ff04037">11497</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV2(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV2_SHIFT))&amp;SIM_CLKDIV1_OUTDIV2_MASK)</span></div><div class="line"><a name="l11498"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1bd42e75000e91999a7d8c2f94a9b606">11498</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 0xF0000000u</span></div><div class="line"><a name="l11499"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2d45b701595bf4f2bc6a451508f94c25">11499</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                28</span></div><div class="line"><a name="l11500"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae57b95ee6dc15af2d142e6e1b193383d">11500</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV1_SHIFT))&amp;SIM_CLKDIV1_OUTDIV1_MASK)</span></div><div class="line"><a name="l11501"></a><span class="lineno">11501</span>&#160;<span class="comment">/* CLKDIV2 Bit Fields */</span></div><div class="line"><a name="l11502"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab0c8e972a7c3831440784c5293a5d5f0">11502</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_MASK                 0x1u</span></div><div class="line"><a name="l11503"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga01ab71acec84c43fdb78e81f7f8e554a">11503</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBFRAC_SHIFT                0</span></div><div class="line"><a name="l11504"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaebed7d452e72dd54cb74783b61c64447">11504</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV_MASK                  0xEu</span></div><div class="line"><a name="l11505"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa085ff25a9d47eecd8a51517fc80778b">11505</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV_SHIFT                 1</span></div><div class="line"><a name="l11506"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga64a392f0d894333da61c9ddf204ef3d4">11506</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_USBDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV2_USBDIV_SHIFT))&amp;SIM_CLKDIV2_USBDIV_MASK)</span></div><div class="line"><a name="l11507"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga018c278fa086046c725c5104f42902d8">11507</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_I2SFRAC_MASK                 0xFF00u</span></div><div class="line"><a name="l11508"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaaef2a17d2d9c197b5e86626ceee53702">11508</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_I2SFRAC_SHIFT                8</span></div><div class="line"><a name="l11509"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga811b4785d9889e61c8886dfebad2669a">11509</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_I2SFRAC(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV2_I2SFRAC_SHIFT))&amp;SIM_CLKDIV2_I2SFRAC_MASK)</span></div><div class="line"><a name="l11510"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gae4fb0d01e86eb362d28eff924ab3c149">11510</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_I2SDIV_MASK                  0xFFF00000u</span></div><div class="line"><a name="l11511"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga19ca865230998f8637bd9fed54de113e">11511</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_I2SDIV_SHIFT                 20</span></div><div class="line"><a name="l11512"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf861b6cff692b777522bd01c8ba656f6">11512</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2_I2SDIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV2_I2SDIV_SHIFT))&amp;SIM_CLKDIV2_I2SDIV_MASK)</span></div><div class="line"><a name="l11513"></a><span class="lineno">11513</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div><div class="line"><a name="l11514"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7b4c8f63810498cd22002a2f3b1bdc0d">11514</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_MASK                    0xF00u</span></div><div class="line"><a name="l11515"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga828f3d67b0fb411b1f32f5ac8105964f">11515</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART_SHIFT                   8</span></div><div class="line"><a name="l11516"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga81f370e7d63223fa868ec79e3cbd3475">11516</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_DEPART(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_DEPART_SHIFT))&amp;SIM_FCFG1_DEPART_MASK)</span></div><div class="line"><a name="l11517"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaf02a0b5e053242559c12e5d2834fd3c4">11517</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_MASK                    0xF0000u</span></div><div class="line"><a name="l11518"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga7e203fc4aaf06a3dbd257768f53dbf83">11518</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE_SHIFT                   16</span></div><div class="line"><a name="l11519"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaa924dcc0612f8baadc55ee4c954a5702">11519</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_EESIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_EESIZE_SHIFT))&amp;SIM_FCFG1_EESIZE_MASK)</span></div><div class="line"><a name="l11520"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5adf627ba4cd9516ebf3e0a6d33aa7c5">11520</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    0xF000000u</span></div><div class="line"><a name="l11521"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaec8960bc114f5539e22701491dcf58f7">11521</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   24</span></div><div class="line"><a name="l11522"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga5d75d9b0aaf8e1b69da9820bf13ec183">11522</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_PFSIZE_SHIFT))&amp;SIM_FCFG1_PFSIZE_MASK)</span></div><div class="line"><a name="l11523"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga048c88e59900fb06533d5cb2003414b7">11523</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_MASK                   0xF0000000u</span></div><div class="line"><a name="l11524"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga8ec773a4e814bc88e7ab72da4e32316b">11524</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE_SHIFT                  28</span></div><div class="line"><a name="l11525"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga60cab95310a5dc011d1b64075c2e10f1">11525</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_NVMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_NVMSIZE_SHIFT))&amp;SIM_FCFG1_NVMSIZE_MASK)</span></div><div class="line"><a name="l11526"></a><span class="lineno">11526</span>&#160;<span class="comment">/* FCFG2 Bit Fields */</span></div><div class="line"><a name="l11527"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4a9efde69ef5ab882d94b4ff6f659493">11527</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_MASK                  0x3F0000u</span></div><div class="line"><a name="l11528"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4efd23d8fd9d589919b9b211ab523e09">11528</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1_SHIFT                 16</span></div><div class="line"><a name="l11529"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gada0b2c0c77aa9caa61db855f310a22de">11529</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR1(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR1_SHIFT))&amp;SIM_FCFG2_MAXADDR1_MASK)</span></div><div class="line"><a name="l11530"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga4d534ca03b47525916b93f9b2000d49a">11530</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH_MASK                     0x800000u</span></div><div class="line"><a name="l11531"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6ebc783954b7a0846e166efc03ca3a30">11531</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_PFLSH_SHIFT                    23</span></div><div class="line"><a name="l11532"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gad1096c0a75d0bf4dfc93f4b1957fe493">11532</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  0x3F000000u</span></div><div class="line"><a name="l11533"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga3ccb8fde0ef2e170d0c84cdfa3651d34">11533</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 24</span></div><div class="line"><a name="l11534"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gaba3b670134023f4c71398fd21f4ba0fe">11534</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR0_SHIFT))&amp;SIM_FCFG2_MAXADDR0_MASK)</span></div><div class="line"><a name="l11535"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga9e43eb1fe8cf3bc2b415b94b85409da3">11535</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_SWAPPFLSH_MASK                 0x80000000u</span></div><div class="line"><a name="l11536"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab18fc86e3344548dbc17e941e7d7ef54">11536</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2_SWAPPFLSH_SHIFT                31</span></div><div class="line"><a name="l11537"></a><span class="lineno">11537</span>&#160;<span class="comment">/* UIDH Bit Fields */</span></div><div class="line"><a name="l11538"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga313fa2a8e328043458a9ec1e3125c75f">11538</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l11539"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga2984b4c4d6bb4339997aee03c8a263b1">11539</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID_SHIFT                       0</span></div><div class="line"><a name="l11540"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga1f030a932e2f9157c66511f34099f61a">11540</a></span>&#160;<span class="preprocessor">#define SIM_UIDH_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDH_UID_SHIFT))&amp;SIM_UIDH_UID_MASK)</span></div><div class="line"><a name="l11541"></a><span class="lineno">11541</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div><div class="line"><a name="l11542"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga38dffcb27b09a015e2f2e7812d42477c">11542</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l11543"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga56b83da182908eb5c406181b72870e54">11543</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      0</span></div><div class="line"><a name="l11544"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gab8c2021ee119a8badd1b3767547274f7">11544</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID_SHIFT))&amp;SIM_UIDMH_UID_MASK)</span></div><div class="line"><a name="l11545"></a><span class="lineno">11545</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div><div class="line"><a name="l11546"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga87fba538d2482490ddfdb1ef8a44ec66">11546</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l11547"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gacedaca5a049852ee395767e70f806c14">11547</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      0</span></div><div class="line"><a name="l11548"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga875e571a37940db5491a13808878ccf0">11548</a></span>&#160;<span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID_SHIFT))&amp;SIM_UIDML_UID_MASK)</span></div><div class="line"><a name="l11549"></a><span class="lineno">11549</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div><div class="line"><a name="l11550"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga412340eabbcd0f0d48ce4886e9beb071">11550</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l11551"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#ga6fb1383717ebfa6f47b5a5952fd21d63">11551</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       0</span></div><div class="line"><a name="l11552"></a><span class="lineno"><a class="line" href="group___s_i_m___register___masks.html#gadf1a47bfdde94787a3e6e785332aef8e">11552</a></span>&#160;<span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID_SHIFT))&amp;SIM_UIDL_UID_MASK)</span></div><div class="line"><a name="l11553"></a><span class="lineno">11553</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div><div class="line"><a name="l11557"></a><span class="lineno">11557</span>&#160;</div><div class="line"><a name="l11558"></a><span class="lineno">11558</span>&#160;</div><div class="line"><a name="l11559"></a><span class="lineno">11559</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div><div class="line"><a name="l11561"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral.html#ga719ec5df95fbb5732438f794f2cccf3c">11561</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTR                             ((SIM_MemMapPtr)0x40047000u)</span></div><div class="line"><a name="l11562"></a><span class="lineno">11562</span>&#160;</div><div class="line"><a name="l11563"></a><span class="lineno">11563</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11564"></a><span class="lineno">11564</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div><div class="line"><a name="l11565"></a><span class="lineno">11565</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11566"></a><span class="lineno">11566</span>&#160;</div><div class="line"><a name="l11573"></a><span class="lineno">11573</span>&#160;<span class="comment">/* SIM - Register instance definitions */</span></div><div class="line"><a name="l11574"></a><span class="lineno">11574</span>&#160;<span class="comment">/* SIM */</span></div><div class="line"><a name="l11575"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga2a1bceb27d0e81b2821f1f4f32a57c12">11575</a></span>&#160;<span class="preprocessor">#define SIM_SOPT1                                SIM_SOPT1_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11576"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga487453818a3716783fc75d7bcb81de9f">11576</a></span>&#160;<span class="preprocessor">#define SIM_SOPT2                                SIM_SOPT2_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11577"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga22e96af138319442871c6c16b31c996f">11577</a></span>&#160;<span class="preprocessor">#define SIM_SOPT4                                SIM_SOPT4_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11578"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaf35448e6b1a656ae66edd79699521557">11578</a></span>&#160;<span class="preprocessor">#define SIM_SOPT5                                SIM_SOPT5_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11579"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gabe40274747ec6529d78437c546918182">11579</a></span>&#160;<span class="preprocessor">#define SIM_SOPT6                                SIM_SOPT6_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11580"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga859b3a8a48aebc484826e8eef74f629d">11580</a></span>&#160;<span class="preprocessor">#define SIM_SOPT7                                SIM_SOPT7_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11581"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga3bdd59b25543acf9b3d301093344004f">11581</a></span>&#160;<span class="preprocessor">#define SIM_SDID                                 SIM_SDID_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11582"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gae41ea5159473767e8d8f1aa2ba67b5bc">11582</a></span>&#160;<span class="preprocessor">#define SIM_SCGC1                                SIM_SCGC1_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11583"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gada34776c821222335f533e61e0b269ac">11583</a></span>&#160;<span class="preprocessor">#define SIM_SCGC2                                SIM_SCGC2_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11584"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga0b496b248f4f4680ac1100a09b4c5a68">11584</a></span>&#160;<span class="preprocessor">#define SIM_SCGC3                                SIM_SCGC3_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11585"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga0f840369740f20c206dfb5fcf21158b9">11585</a></span>&#160;<span class="preprocessor">#define SIM_SCGC4                                SIM_SCGC4_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11586"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gaaf818be466b128c6df228950c25e8015">11586</a></span>&#160;<span class="preprocessor">#define SIM_SCGC5                                SIM_SCGC5_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11587"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga89eb0de5ea9d82cc8319788af1efb3de">11587</a></span>&#160;<span class="preprocessor">#define SIM_SCGC6                                SIM_SCGC6_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11588"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga4ecd18e174c5c5bfe0a8b0f1aa3660d7">11588</a></span>&#160;<span class="preprocessor">#define SIM_SCGC7                                SIM_SCGC7_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11589"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga86768069f4f95ba7e0155fc53c6cf665">11589</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV1                              SIM_CLKDIV1_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11590"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gad01dc88f2d49bfcfbf418546f863e730">11590</a></span>&#160;<span class="preprocessor">#define SIM_CLKDIV2                              SIM_CLKDIV2_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11591"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga644c9cc3008071efd123fb33f2d32557">11591</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1                                SIM_FCFG1_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11592"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gafac2663b7ce719dd965a65c398cb09a9">11592</a></span>&#160;<span class="preprocessor">#define SIM_FCFG2                                SIM_FCFG2_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11593"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga38f5973cf59ce903603e0573c5580e71">11593</a></span>&#160;<span class="preprocessor">#define SIM_UIDH                                 SIM_UIDH_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11594"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga249d788e4d47b27bc148724e45a3f220">11594</a></span>&#160;<span class="preprocessor">#define SIM_UIDMH                                SIM_UIDMH_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11595"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#gafcfbcc294236ebd497bbc60dc8b7989b">11595</a></span>&#160;<span class="preprocessor">#define SIM_UIDML                                SIM_UIDML_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11596"></a><span class="lineno"><a class="line" href="group___s_i_m___register___accessor___macros.html#ga70ca9df0243083e9ba6b7b037beaa69d">11596</a></span>&#160;<span class="preprocessor">#define SIM_UIDL                                 SIM_UIDL_REG(SIM_BASE_PTR)</span></div><div class="line"><a name="l11597"></a><span class="lineno">11597</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div><div class="line"><a name="l11601"></a><span class="lineno">11601</span>&#160;</div><div class="line"><a name="l11602"></a><span class="lineno">11602</span>&#160; <span class="comment">/* end of group SIM_Peripheral */</span></div><div class="line"><a name="l11606"></a><span class="lineno">11606</span>&#160;</div><div class="line"><a name="l11607"></a><span class="lineno">11607</span>&#160;</div><div class="line"><a name="l11608"></a><span class="lineno">11608</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11609"></a><span class="lineno">11609</span>&#160;<span class="comment">   -- SPI</span></div><div class="line"><a name="l11610"></a><span class="lineno">11610</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11611"></a><span class="lineno">11611</span>&#160;</div><div class="line"><a name="l11618"></a><span class="lineno">11618</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_p_i___mem_map.html">SPI_MemMap</a> {</div><div class="line"><a name="l11619"></a><span class="lineno">11619</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MCR;                                    </div><div class="line"><a name="l11620"></a><span class="lineno">11620</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l11621"></a><span class="lineno">11621</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TCR;                                    </div><div class="line"><a name="l11622"></a><span class="lineno">11622</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0xC */</span></div><div class="line"><a name="l11623"></a><span class="lineno">11623</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CTAR[2];                                </div><div class="line"><a name="l11624"></a><span class="lineno">11624</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CTAR_SLAVE[1];                          </div><div class="line"><a name="l11625"></a><span class="lineno">11625</span>&#160;  };</div><div class="line"><a name="l11626"></a><span class="lineno">11626</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[24];</div><div class="line"><a name="l11627"></a><span class="lineno">11627</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SR;                                     </div><div class="line"><a name="l11628"></a><span class="lineno">11628</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RSER;                                   </div><div class="line"><a name="l11629"></a><span class="lineno">11629</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x34 */</span></div><div class="line"><a name="l11630"></a><span class="lineno">11630</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PUSHR;                                  </div><div class="line"><a name="l11631"></a><span class="lineno">11631</span>&#160;    <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PUSHR_SLAVE;                            </div><div class="line"><a name="l11632"></a><span class="lineno">11632</span>&#160;  };</div><div class="line"><a name="l11633"></a><span class="lineno">11633</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> POPR;                                   </div><div class="line"><a name="l11634"></a><span class="lineno">11634</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TXFR0;                                  </div><div class="line"><a name="l11635"></a><span class="lineno">11635</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TXFR1;                                  </div><div class="line"><a name="l11636"></a><span class="lineno">11636</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TXFR2;                                  </div><div class="line"><a name="l11637"></a><span class="lineno">11637</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TXFR3;                                  </div><div class="line"><a name="l11638"></a><span class="lineno">11638</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[48];</div><div class="line"><a name="l11639"></a><span class="lineno">11639</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RXFR0;                                  </div><div class="line"><a name="l11640"></a><span class="lineno">11640</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RXFR1;                                  </div><div class="line"><a name="l11641"></a><span class="lineno">11641</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RXFR2;                                  </div><div class="line"><a name="l11642"></a><span class="lineno">11642</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RXFR3;                                  </div><div class="line"><a name="l11643"></a><span class="lineno">11643</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_p_i___peripheral.html#ga7e4e9921e4d56bdbb10a04e77743ff5e">SPI_MemMapPtr</a>;</div><div class="line"><a name="l11644"></a><span class="lineno">11644</span>&#160;</div><div class="line"><a name="l11645"></a><span class="lineno">11645</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11646"></a><span class="lineno">11646</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div><div class="line"><a name="l11647"></a><span class="lineno">11647</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11648"></a><span class="lineno">11648</span>&#160;</div><div class="line"><a name="l11655"></a><span class="lineno">11655</span>&#160;<span class="comment">/* SPI - Register accessors */</span></div><div class="line"><a name="l11656"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gae54fdee07e5ec098efe6da63f34f2ecd">11656</a></span>&#160;<span class="preprocessor">#define SPI_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l11657"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gac7b659989db7f592b223186299d8535e">11657</a></span>&#160;<span class="preprocessor">#define SPI_TCR_REG(base)                        ((base)-&gt;TCR)</span></div><div class="line"><a name="l11658"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga5ab762c9000b796d14c1ce822eefc436">11658</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_REG(base,index2)                ((base)-&gt;CTAR[index2])</span></div><div class="line"><a name="l11659"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2025336cecfcf0c5b7cdb30e8056505b">11659</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_REG(base,index2)          ((base)-&gt;CTAR_SLAVE[index2])</span></div><div class="line"><a name="l11660"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga0621f5a9016db52860125b33dd3519a2">11660</a></span>&#160;<span class="preprocessor">#define SPI_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l11661"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga9f132bbe51ac921e48eb67afd580ed34">11661</a></span>&#160;<span class="preprocessor">#define SPI_RSER_REG(base)                       ((base)-&gt;RSER)</span></div><div class="line"><a name="l11662"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gacca7ae364ed1cf69ce3a13c76691ce63">11662</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_REG(base)                      ((base)-&gt;PUSHR)</span></div><div class="line"><a name="l11663"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gab2be31eae2e6d72caaac8897ed48099f">11663</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_REG(base)                ((base)-&gt;PUSHR_SLAVE)</span></div><div class="line"><a name="l11664"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga57ef11c450e1a45e272be2849083977b">11664</a></span>&#160;<span class="preprocessor">#define SPI_POPR_REG(base)                       ((base)-&gt;POPR)</span></div><div class="line"><a name="l11665"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga71b7e1c40b7f2d11e956b9814be20261">11665</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_REG(base)                      ((base)-&gt;TXFR0)</span></div><div class="line"><a name="l11666"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga9011fe0adbd2dce8076c23bbe8aef929">11666</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_REG(base)                      ((base)-&gt;TXFR1)</span></div><div class="line"><a name="l11667"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga54c1e67e69fb1a8b1baef7a520df5e39">11667</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_REG(base)                      ((base)-&gt;TXFR2)</span></div><div class="line"><a name="l11668"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gac353c1ece16b5024b887c728cbe32d34">11668</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_REG(base)                      ((base)-&gt;TXFR3)</span></div><div class="line"><a name="l11669"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga0f6e212d734b440c0b7e16d3389a6687">11669</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_REG(base)                      ((base)-&gt;RXFR0)</span></div><div class="line"><a name="l11670"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gacf895cbc35557f8f25eff12d7e84d582">11670</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_REG(base)                      ((base)-&gt;RXFR1)</span></div><div class="line"><a name="l11671"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga23c02a896d81445dbdea2e8d0d490b0a">11671</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_REG(base)                      ((base)-&gt;RXFR2)</span></div><div class="line"><a name="l11672"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2419cd7143d831f0a31ac7bda0da7af7">11672</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_REG(base)                      ((base)-&gt;RXFR3)</span></div><div class="line"><a name="l11673"></a><span class="lineno">11673</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div><div class="line"><a name="l11677"></a><span class="lineno">11677</span>&#160;</div><div class="line"><a name="l11678"></a><span class="lineno">11678</span>&#160;</div><div class="line"><a name="l11679"></a><span class="lineno">11679</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11680"></a><span class="lineno">11680</span>&#160;<span class="comment">   -- SPI Register Masks</span></div><div class="line"><a name="l11681"></a><span class="lineno">11681</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11682"></a><span class="lineno">11682</span>&#160;</div><div class="line"><a name="l11688"></a><span class="lineno">11688</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l11689"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga88c670302548b2d5b5f032b5709bc366">11689</a></span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_MASK                        0x1u</span></div><div class="line"><a name="l11690"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8f13f49cf8502462271d8a179338d81b">11690</a></span>&#160;<span class="preprocessor">#define SPI_MCR_HALT_SHIFT                       0</span></div><div class="line"><a name="l11691"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaebb0539e04af465a39892f5aaabc872d">11691</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_MASK                     0x300u</span></div><div class="line"><a name="l11692"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1ffc13b9075cc6b0b34ea3162d6c1b74">11692</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT_SHIFT                    8</span></div><div class="line"><a name="l11693"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5c2964171c6cf43a92d15e15373ed2ae">11693</a></span>&#160;<span class="preprocessor">#define SPI_MCR_SMPL_PT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_SMPL_PT_SHIFT))&amp;SPI_MCR_SMPL_PT_MASK)</span></div><div class="line"><a name="l11694"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaedd370380f06f2e4bf2ca01babda8732">11694</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_MASK                     0x400u</span></div><div class="line"><a name="l11695"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae1f4b01eb27f199a893e42f6a3d3edb7">11695</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_RXF_SHIFT                    10</span></div><div class="line"><a name="l11696"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5b57559246a1a4c32c53542e9f0ea2cb">11696</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_MASK                     0x800u</span></div><div class="line"><a name="l11697"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0f0a133d00c115835f0b50c334c104cf">11697</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CLR_TXF_SHIFT                    11</span></div><div class="line"><a name="l11698"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga27dfc23fb0551340c07676e7092267d4">11698</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_MASK                     0x1000u</span></div><div class="line"><a name="l11699"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaea17770537c6e387ed266e662f5e9d49">11699</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_RXF_SHIFT                    12</span></div><div class="line"><a name="l11700"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa8bb3e6a285a70d51f3e637c2a29a41e">11700</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_MASK                     0x2000u</span></div><div class="line"><a name="l11701"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga66fb6e165076aac7d60e416ed0950067">11701</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DIS_TXF_SHIFT                    13</span></div><div class="line"><a name="l11702"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad6230b186a0f86d3b06973a0abad85d3">11702</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_MASK                        0x4000u</span></div><div class="line"><a name="l11703"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad71aeecbfd5ab69825143fb055ae3e2b">11703</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MDIS_SHIFT                       14</span></div><div class="line"><a name="l11704"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1f301c07deb8544d117e752400e0e537">11704</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_MASK                        0x8000u</span></div><div class="line"><a name="l11705"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab24077f2090f26468c4ebe2ecfda7c5f">11705</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DOZE_SHIFT                       15</span></div><div class="line"><a name="l11706"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga69de8a51e829efc59b2a2402a8210aeb">11706</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_MASK                       0x3F0000u</span></div><div class="line"><a name="l11707"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5130ba4524baa3be71b17af17b06b3e2">11707</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS_SHIFT                      16</span></div><div class="line"><a name="l11708"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4d1101a8f8d3f7a06ab1f05adddbc530">11708</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSIS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_PCSIS_SHIFT))&amp;SPI_MCR_PCSIS_MASK)</span></div><div class="line"><a name="l11709"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2f3c41dcffc0058ae83ae7b1dbfffd86">11709</a></span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_MASK                        0x1000000u</span></div><div class="line"><a name="l11710"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga78f4dfaad41aae2ee10979f2e248e4d3">11710</a></span>&#160;<span class="preprocessor">#define SPI_MCR_ROOE_SHIFT                       24</span></div><div class="line"><a name="l11711"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga479a7a3131d4356e53f7f86bd4cd0245">11711</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSSE_MASK                       0x2000000u</span></div><div class="line"><a name="l11712"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4dc49f49441cc797619c160757bd7d2d">11712</a></span>&#160;<span class="preprocessor">#define SPI_MCR_PCSSE_SHIFT                      25</span></div><div class="line"><a name="l11713"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3fa9d02b4302f9963c26383bdeb35da8">11713</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_MASK                        0x4000000u</span></div><div class="line"><a name="l11714"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaaff9ea9fcaf46dc8bfd358d941e0d3ac">11714</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MTFE_SHIFT                       26</span></div><div class="line"><a name="l11715"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6d4131c2e45352910d630723c1172d2c">11715</a></span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_MASK                         0x8000000u</span></div><div class="line"><a name="l11716"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7500a54a21171d20a3bbf0355350c9bd">11716</a></span>&#160;<span class="preprocessor">#define SPI_MCR_FRZ_SHIFT                        27</span></div><div class="line"><a name="l11717"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab6f80a07ce3be21ee0de56c3de90f380">11717</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_MASK                       0x30000000u</span></div><div class="line"><a name="l11718"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5f84d391d6b5838c50b44217617d66a8">11718</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF_SHIFT                      28</span></div><div class="line"><a name="l11719"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa402d5f6da9c9ba06834c77dba6eb9d9">11719</a></span>&#160;<span class="preprocessor">#define SPI_MCR_DCONF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_MCR_DCONF_SHIFT))&amp;SPI_MCR_DCONF_MASK)</span></div><div class="line"><a name="l11720"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad40a2cace787fe5eaaf74379ffb7cfc2">11720</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_MASK                   0x40000000u</span></div><div class="line"><a name="l11721"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga57c862186e43a26823716267bfadd92f">11721</a></span>&#160;<span class="preprocessor">#define SPI_MCR_CONT_SCKE_SHIFT                  30</span></div><div class="line"><a name="l11722"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa201344af736c83618497329b6529f04">11722</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_MASK                        0x80000000u</span></div><div class="line"><a name="l11723"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7118ec0360c840ddef7e666831cb13fb">11723</a></span>&#160;<span class="preprocessor">#define SPI_MCR_MSTR_SHIFT                       31</span></div><div class="line"><a name="l11724"></a><span class="lineno">11724</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l11725"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3b9bdb39b00af35d3f731123bc82d143">11725</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_MASK                    0xFFFF0000u</span></div><div class="line"><a name="l11726"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4ac4f90bab2c1a761f439f50bcdca71f">11726</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT_SHIFT                   16</span></div><div class="line"><a name="l11727"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga83680010e4109df987bbfef6eb96460e">11727</a></span>&#160;<span class="preprocessor">#define SPI_TCR_SPI_TCNT(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TCR_SPI_TCNT_SHIFT))&amp;SPI_TCR_SPI_TCNT_MASK)</span></div><div class="line"><a name="l11728"></a><span class="lineno">11728</span>&#160;<span class="comment">/* CTAR Bit Fields */</span></div><div class="line"><a name="l11729"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad1ba5817c825831950fc73cc726f0737">11729</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_MASK                         0xFu</span></div><div class="line"><a name="l11730"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad988143e0be530acb59dca0fad52ec0b">11730</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR_SHIFT                        0</span></div><div class="line"><a name="l11731"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga154db9f43556d80df49777de0644e296">11731</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_BR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_BR_SHIFT))&amp;SPI_CTAR_BR_MASK)</span></div><div class="line"><a name="l11732"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7d4ee19c78f67b68c6320eefe6a53ac0">11732</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_MASK                         0xF0u</span></div><div class="line"><a name="l11733"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaac557ee81ac4ec00ee6280d5b761edf1">11733</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT_SHIFT                        4</span></div><div class="line"><a name="l11734"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga82a46889f3771fab6dca2dc28eac5100">11734</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DT(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_DT_SHIFT))&amp;SPI_CTAR_DT_MASK)</span></div><div class="line"><a name="l11735"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad15c92f5474cc1ba1ca2af14c92cbf26">11735</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_MASK                        0xF00u</span></div><div class="line"><a name="l11736"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadbf91ef3bf1d4943ab782ff027d121bd">11736</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC_SHIFT                       8</span></div><div class="line"><a name="l11737"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6d9f16d5f0d5a66e6c217d43dea5953f">11737</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_ASC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_ASC_SHIFT))&amp;SPI_CTAR_ASC_MASK)</span></div><div class="line"><a name="l11738"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5c824276fa48ae7b05fc922d20d237c0">11738</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_MASK                      0xF000u</span></div><div class="line"><a name="l11739"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf4e35373d2e9149e1c73f9b65887ad37">11739</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK_SHIFT                     12</span></div><div class="line"><a name="l11740"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaae5d1ed90890f6ecb4dc23e79dcb8473">11740</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CSSCK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_CSSCK_SHIFT))&amp;SPI_CTAR_CSSCK_MASK)</span></div><div class="line"><a name="l11741"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4f40ea2ab0d14559523ab0699fd682c6">11741</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_MASK                        0x30000u</span></div><div class="line"><a name="l11742"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf53f764d59da1c7a68c9185a71dfec66">11742</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR_SHIFT                       16</span></div><div class="line"><a name="l11743"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf42de6772eb7b71709130412e9926de7">11743</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PBR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PBR_SHIFT))&amp;SPI_CTAR_PBR_MASK)</span></div><div class="line"><a name="l11744"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3680f8dc0308705f06e234914edfa14b">11744</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_MASK                        0xC0000u</span></div><div class="line"><a name="l11745"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4201dd4e39a23f36fc01eb3f74b7c094">11745</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT_SHIFT                       18</span></div><div class="line"><a name="l11746"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga82d7181aa31c2d4fde7cbfecca2af39c">11746</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PDT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PDT_SHIFT))&amp;SPI_CTAR_PDT_MASK)</span></div><div class="line"><a name="l11747"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e9fd2ca2e90b6c40db0d51c8d8baa84">11747</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_MASK                       0x300000u</span></div><div class="line"><a name="l11748"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7883643ad4e73cc46c7a140375a2be7a">11748</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC_SHIFT                      20</span></div><div class="line"><a name="l11749"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5d50f3bff4f3b953457acd24cad45a43">11749</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PASC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PASC_SHIFT))&amp;SPI_CTAR_PASC_MASK)</span></div><div class="line"><a name="l11750"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga27ec6f89727e91f1d272d06c6f1c44b3">11750</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_MASK                     0xC00000u</span></div><div class="line"><a name="l11751"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8bb5e598d3bbadd3efc273c57bc522ab">11751</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK_SHIFT                    22</span></div><div class="line"><a name="l11752"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga758b6b07db9746754a43ab38b28c519a">11752</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_PCSSCK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_PCSSCK_SHIFT))&amp;SPI_CTAR_PCSSCK_MASK)</span></div><div class="line"><a name="l11753"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadefae41f4962681a83ae61a653026dc2">11753</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_MASK                      0x1000000u</span></div><div class="line"><a name="l11754"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5f3c8977a22e59cab407497ba5e32dc9">11754</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_LSBFE_SHIFT                     24</span></div><div class="line"><a name="l11755"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga562416b33f74ea5595e122d862093e51">11755</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_MASK                       0x2000000u</span></div><div class="line"><a name="l11756"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1a27d47d54bd5b51d69b21216b3662b4">11756</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPHA_SHIFT                      25</span></div><div class="line"><a name="l11757"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga128560de0ef72566ec53bb208e6ad5ef">11757</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_MASK                       0x4000000u</span></div><div class="line"><a name="l11758"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac46d6c45f2f45383d1f6d062a570e81d">11758</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_CPOL_SHIFT                      26</span></div><div class="line"><a name="l11759"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga71b046a902929cf107f46e422092ff33">11759</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_MASK                       0x78000000u</span></div><div class="line"><a name="l11760"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaabebaa480c90d32ad8bc580ea2507b8e">11760</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ_SHIFT                      27</span></div><div class="line"><a name="l11761"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac2c43b9a91cd1755fb12864271b570f7">11761</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_FMSZ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_FMSZ_SHIFT))&amp;SPI_CTAR_FMSZ_MASK)</span></div><div class="line"><a name="l11762"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3347aad10c0b5dc1a5062275e89353b2">11762</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_MASK                        0x80000000u</span></div><div class="line"><a name="l11763"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4600954a3cc5c07f14c1b0e602cec4cd">11763</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_DBR_SHIFT                       31</span></div><div class="line"><a name="l11764"></a><span class="lineno">11764</span>&#160;<span class="comment">/* CTAR_SLAVE Bit Fields */</span></div><div class="line"><a name="l11765"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3e8aa9f143abc35fcb9f86e5de378621">11765</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_MASK                 0x2000000u</span></div><div class="line"><a name="l11766"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6470631f0d2f0d7722ab55a1f97c936e">11766</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPHA_SHIFT                25</span></div><div class="line"><a name="l11767"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga57c0bdc9ff5183b0e8da776a8d803ff1">11767</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_MASK                 0x4000000u</span></div><div class="line"><a name="l11768"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga183134048ae879b82e3aa07b4a51d79d">11768</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_CPOL_SHIFT                26</span></div><div class="line"><a name="l11769"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5230074b3809e2ef525e87fdca078717">11769</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_MASK                 0xF8000000u</span></div><div class="line"><a name="l11770"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf8ee524100dedae1cc3afb60643b2475">11770</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ_SHIFT                27</span></div><div class="line"><a name="l11771"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5f6b2041d6342e35e47e90bffa08a0e0">11771</a></span>&#160;<span class="preprocessor">#define SPI_CTAR_SLAVE_FMSZ(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_CTAR_SLAVE_FMSZ_SHIFT))&amp;SPI_CTAR_SLAVE_FMSZ_MASK)</span></div><div class="line"><a name="l11772"></a><span class="lineno">11772</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l11773"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabf0bcd5a32bcc6e58bac1a0f826ab3c6">11773</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_MASK                    0xFu</span></div><div class="line"><a name="l11774"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac1f2a81bf6d8b44020db098097c74964">11774</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR_SHIFT                   0</span></div><div class="line"><a name="l11775"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9e1c7085f14a2aab9d3585f3a81cb618">11775</a></span>&#160;<span class="preprocessor">#define SPI_SR_POPNXTPTR(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_POPNXTPTR_SHIFT))&amp;SPI_SR_POPNXTPTR_MASK)</span></div><div class="line"><a name="l11776"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad70ca8db9ba4e1d62e081ef648d84752">11776</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_MASK                        0xF0u</span></div><div class="line"><a name="l11777"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gacd499785f654eb1b4d1ced2bf0b2e7ac">11777</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR_SHIFT                       4</span></div><div class="line"><a name="l11778"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1635de4a9adc6d7b3a930239484d2fa9">11778</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_RXCTR_SHIFT))&amp;SPI_SR_RXCTR_MASK)</span></div><div class="line"><a name="l11779"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5526eeae29bb85218c41d8a06608acbd">11779</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_MASK                     0xF00u</span></div><div class="line"><a name="l11780"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga129ad514464ae667c6d78ee9840236d5">11780</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR_SHIFT                    8</span></div><div class="line"><a name="l11781"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadbd95ad4fab6a131bb9f36c88f34e64b">11781</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXNXTPTR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXNXTPTR_SHIFT))&amp;SPI_SR_TXNXTPTR_MASK)</span></div><div class="line"><a name="l11782"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaba58e43f829f6e6103933bf570e9feb7">11782</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_MASK                        0xF000u</span></div><div class="line"><a name="l11783"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad7fc9ecdd51f12aabb492271648e133b">11783</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR_SHIFT                       12</span></div><div class="line"><a name="l11784"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabdf4b9089966cd6a6ddfbcefa762809a">11784</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXCTR(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_SR_TXCTR_SHIFT))&amp;SPI_SR_TXCTR_MASK)</span></div><div class="line"><a name="l11785"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga71c5bf00b7a6fdd6df9f46068d43cc90">11785</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_MASK                         0x20000u</span></div><div class="line"><a name="l11786"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab969720c704e5da43908b804881bd512">11786</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFDF_SHIFT                        17</span></div><div class="line"><a name="l11787"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaec13b65c44bed521e4800ecd6f7e838a">11787</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_MASK                         0x80000u</span></div><div class="line"><a name="l11788"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6ceb5392843b8d85ed2f00305b524870">11788</a></span>&#160;<span class="preprocessor">#define SPI_SR_RFOF_SHIFT                        19</span></div><div class="line"><a name="l11789"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa2b1ac1e36caec8d6c547c45e9436b5d">11789</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_MASK                         0x2000000u</span></div><div class="line"><a name="l11790"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8cc4f0762da38ecb90793428c8e5a26c">11790</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFFF_SHIFT                        25</span></div><div class="line"><a name="l11791"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa7abad389fa7a46434442b742d4a35c3">11791</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_MASK                         0x8000000u</span></div><div class="line"><a name="l11792"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0e5f44b6803f40e8db0718fe2812092a">11792</a></span>&#160;<span class="preprocessor">#define SPI_SR_TFUF_SHIFT                        27</span></div><div class="line"><a name="l11793"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaf90e19a9b8d8a54d8ae278820d8f1558">11793</a></span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_MASK                         0x10000000u</span></div><div class="line"><a name="l11794"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0395371ab4e76da4f99c89bc6963e816">11794</a></span>&#160;<span class="preprocessor">#define SPI_SR_EOQF_SHIFT                        28</span></div><div class="line"><a name="l11795"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga82001e6d6fa1c1e51ab330a4d6b209c5">11795</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_MASK                        0x40000000u</span></div><div class="line"><a name="l11796"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga596b82d7dd4fe7f24ea66c19a9413b96">11796</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXRXS_SHIFT                       30</span></div><div class="line"><a name="l11797"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3142ac7389c847b78c8f42e6bad5eec1">11797</a></span>&#160;<span class="preprocessor">#define SPI_SR_TCF_MASK                          0x80000000u</span></div><div class="line"><a name="l11798"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga4edd10f93f07c7b2edfbac31c1d4ebf5">11798</a></span>&#160;<span class="preprocessor">#define SPI_SR_TCF_SHIFT                         31</span></div><div class="line"><a name="l11799"></a><span class="lineno">11799</span>&#160;<span class="comment">/* RSER Bit Fields */</span></div><div class="line"><a name="l11800"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga10709e9e15464e94d63f2034df58cd32">11800</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_MASK                  0x10000u</span></div><div class="line"><a name="l11801"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1abe68cebab13a4018f43162098e4cd6">11801</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_DIRS_SHIFT                 16</span></div><div class="line"><a name="l11802"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5b78af7a1292fc0e0b4b39a92a4140b2">11802</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_MASK                    0x20000u</span></div><div class="line"><a name="l11803"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga39481cbcda158bbfc6640eb07d0c2276">11803</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFDF_RE_SHIFT                   17</span></div><div class="line"><a name="l11804"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga32d8083bb571fb12a424b1803c596f47">11804</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_MASK                    0x80000u</span></div><div class="line"><a name="l11805"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab18f888cf02c471809ebc9f807711a13">11805</a></span>&#160;<span class="preprocessor">#define SPI_RSER_RFOF_RE_SHIFT                   19</span></div><div class="line"><a name="l11806"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga01228112dcc4440aa1678eb55b97306e">11806</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_MASK                  0x1000000u</span></div><div class="line"><a name="l11807"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9f1684fdb2e7f9e9adb7afd07a3278da">11807</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_DIRS_SHIFT                 24</span></div><div class="line"><a name="l11808"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1bb1c8b3d77e69e8ea3197b2a26392cb">11808</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_MASK                    0x2000000u</span></div><div class="line"><a name="l11809"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga6b7e6d97146fb2244a8b1fb870cf980b">11809</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFFF_RE_SHIFT                   25</span></div><div class="line"><a name="l11810"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga245d7987838cad9b4392b051fbd6fb06">11810</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_MASK                    0x8000000u</span></div><div class="line"><a name="l11811"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga42ef57e6e872c54f15ba9742f98ea522">11811</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TFUF_RE_SHIFT                   27</span></div><div class="line"><a name="l11812"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga41b148811704b6e9903262dbd1d72433">11812</a></span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_MASK                    0x10000000u</span></div><div class="line"><a name="l11813"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga93b9a7fbf5962c0e407879c781779ac4">11813</a></span>&#160;<span class="preprocessor">#define SPI_RSER_EOQF_RE_SHIFT                   28</span></div><div class="line"><a name="l11814"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga51ba97f1d47ebd36d19c5a634ce96873">11814</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_MASK                     0x80000000u</span></div><div class="line"><a name="l11815"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga51740ce9a6d3a38cf50cb1f19af3d002">11815</a></span>&#160;<span class="preprocessor">#define SPI_RSER_TCF_RE_SHIFT                    31</span></div><div class="line"><a name="l11816"></a><span class="lineno">11816</span>&#160;<span class="comment">/* PUSHR Bit Fields */</span></div><div class="line"><a name="l11817"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac3651a6adad71c41138f88336e7711b4">11817</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l11818"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac9778e35b8039b1268b42e16066a7812">11818</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l11819"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga23aa2da43f4aec186aac35f443cce852">11819</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_TXDATA_SHIFT))&amp;SPI_PUSHR_TXDATA_MASK)</span></div><div class="line"><a name="l11820"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae2a7d0ea8a143281112074fe3745a70c">11820</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_MASK                       0x3F0000u</span></div><div class="line"><a name="l11821"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gafb0dfe436cd6273ce0b0052aca58499e">11821</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS_SHIFT                      16</span></div><div class="line"><a name="l11822"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga162a162d80d66bcf7f8ad20f5458330a">11822</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_PCS_SHIFT))&amp;SPI_PUSHR_PCS_MASK)</span></div><div class="line"><a name="l11823"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad9e8859d590a59f5e208f5f4a2c8b873">11823</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_MASK                     0x4000000u</span></div><div class="line"><a name="l11824"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7db8f0d7ae83f27f34eafd5e4d993ed1">11824</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTCNT_SHIFT                    26</span></div><div class="line"><a name="l11825"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga997edfebb20bfe6a385f018eb9a8a8fb">11825</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_MASK                       0x8000000u</span></div><div class="line"><a name="l11826"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga81e193cbd4602af43cd59a35e56fa958">11826</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_EOQ_SHIFT                      27</span></div><div class="line"><a name="l11827"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3ac8018fdfe57c16da2782e99232ae45">11827</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_MASK                      0x70000000u</span></div><div class="line"><a name="l11828"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga16a0810e65793ba9f24a5ae8be8cf49a">11828</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS_SHIFT                     28</span></div><div class="line"><a name="l11829"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac2446ecf47a72694699c44e9c0f92997">11829</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CTAS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_CTAS_SHIFT))&amp;SPI_PUSHR_CTAS_MASK)</span></div><div class="line"><a name="l11830"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac28b0accd475a1a991ccece8d1333ae0">11830</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_MASK                      0x80000000u</span></div><div class="line"><a name="l11831"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab114a13d8478311e8b77778d4cbd5d96">11831</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_CONT_SHIFT                     31</span></div><div class="line"><a name="l11832"></a><span class="lineno">11832</span>&#160;<span class="comment">/* PUSHR_SLAVE Bit Fields */</span></div><div class="line"><a name="l11833"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga70296421b5faddc6c9fbbb984685b5a0">11833</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l11834"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa965b8c34dc45034184a2cad39a0b825">11834</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA_SHIFT             0</span></div><div class="line"><a name="l11835"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7224e49e3e609c3402d9b069f906fc5a">11835</a></span>&#160;<span class="preprocessor">#define SPI_PUSHR_SLAVE_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_PUSHR_SLAVE_TXDATA_SHIFT))&amp;SPI_PUSHR_SLAVE_TXDATA_MASK)</span></div><div class="line"><a name="l11836"></a><span class="lineno">11836</span>&#160;<span class="comment">/* POPR Bit Fields */</span></div><div class="line"><a name="l11837"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga3d2d3998529fd7de17cac99d625fe004">11837</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l11838"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga862819a722e0ccbd3f03edce9b82e5c2">11838</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA_SHIFT                    0</span></div><div class="line"><a name="l11839"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2db032374de6c0b438ace671578d6464">11839</a></span>&#160;<span class="preprocessor">#define SPI_POPR_RXDATA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_POPR_RXDATA_SHIFT))&amp;SPI_POPR_RXDATA_MASK)</span></div><div class="line"><a name="l11840"></a><span class="lineno">11840</span>&#160;<span class="comment">/* TXFR0 Bit Fields */</span></div><div class="line"><a name="l11841"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9a231481c0385058731013344776a9f1">11841</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l11842"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8f072c39e4ee2cddff2444298fc92be0">11842</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l11843"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gadc339b99a4f296761878521036b785df">11843</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR0_TXDATA_SHIFT))&amp;SPI_TXFR0_TXDATA_MASK)</span></div><div class="line"><a name="l11844"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga2d7e46a45e284b2a837f0dfa4103c9cc">11844</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l11845"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad5b1e75e9410e41d3c81384798040284">11845</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l11846"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7c7be145ccd1decbb6a6e5d60b8e43e5">11846</a></span>&#160;<span class="preprocessor">#define SPI_TXFR0_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR0_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR0_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l11847"></a><span class="lineno">11847</span>&#160;<span class="comment">/* TXFR1 Bit Fields */</span></div><div class="line"><a name="l11848"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga1264b5c9bd3d50782925741457405b2d">11848</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l11849"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga15dd2d0a8568bc36fed73be8a4cb24a0">11849</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l11850"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabd7e322bf2ad97cf8ec496b73050be6c">11850</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR1_TXDATA_SHIFT))&amp;SPI_TXFR1_TXDATA_MASK)</span></div><div class="line"><a name="l11851"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga03437d9c36165cd76cc1b649bc61fdcd">11851</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l11852"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga0240ff4345642a5bca2308c670c5a980">11852</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l11853"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae977c9ab89b38c8398b28ab6fff430a9">11853</a></span>&#160;<span class="preprocessor">#define SPI_TXFR1_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR1_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR1_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l11854"></a><span class="lineno">11854</span>&#160;<span class="comment">/* TXFR2 Bit Fields */</span></div><div class="line"><a name="l11855"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5af82cbc997e329e1c914390f4a46ddf">11855</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l11856"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga563b2a2513ee7f9ba76d56405bfaa053">11856</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l11857"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gada18fb71f3676817423d036206da6b40">11857</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR2_TXDATA_SHIFT))&amp;SPI_TXFR2_TXDATA_MASK)</span></div><div class="line"><a name="l11858"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga7b74d7b06c2d79ce4f3f5171e63a66f6">11858</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l11859"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8093c55dfe44be309ef0286209361f0e">11859</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l11860"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaa913b618de5d0a87c2a47f04b2bfb1ac">11860</a></span>&#160;<span class="preprocessor">#define SPI_TXFR2_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR2_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR2_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l11861"></a><span class="lineno">11861</span>&#160;<span class="comment">/* TXFR3 Bit Fields */</span></div><div class="line"><a name="l11862"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac55f871f2a4bd1462049674e1b69d771">11862</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_MASK                    0xFFFFu</span></div><div class="line"><a name="l11863"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga13d115127f0f26ef2f4afac9d4fcafd9">11863</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA_SHIFT                   0</span></div><div class="line"><a name="l11864"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gad37d45ef297944f9a4d87551d7b31a4c">11864</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR3_TXDATA_SHIFT))&amp;SPI_TXFR3_TXDATA_MASK)</span></div><div class="line"><a name="l11865"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5db2d61f529d80173f78729f46c098a9">11865</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_MASK              0xFFFF0000u</span></div><div class="line"><a name="l11866"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga22a70393315807bfa3480a1892da3531">11866</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA_SHIFT             16</span></div><div class="line"><a name="l11867"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabede564e52c186605d574c0ede82daf2">11867</a></span>&#160;<span class="preprocessor">#define SPI_TXFR3_TXCMD_TXDATA(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_TXFR3_TXCMD_TXDATA_SHIFT))&amp;SPI_TXFR3_TXCMD_TXDATA_MASK)</span></div><div class="line"><a name="l11868"></a><span class="lineno">11868</span>&#160;<span class="comment">/* RXFR0 Bit Fields */</span></div><div class="line"><a name="l11869"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga61ebb4d00d387b335d5b9d64d024e16f">11869</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l11870"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga030988e177b7d3ab914b5bb4cd734463">11870</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l11871"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga9eb9828d6296f1bee0cdf65c6dc5ecb8">11871</a></span>&#160;<span class="preprocessor">#define SPI_RXFR0_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR0_RXDATA_SHIFT))&amp;SPI_RXFR0_RXDATA_MASK)</span></div><div class="line"><a name="l11872"></a><span class="lineno">11872</span>&#160;<span class="comment">/* RXFR1 Bit Fields */</span></div><div class="line"><a name="l11873"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gae5778ef350adb171937498b1b49ffdb0">11873</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l11874"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gab6747e932cee7cbdab3b46213f8d793b">11874</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l11875"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga5b60ccd0f9298455decd8c152935d598">11875</a></span>&#160;<span class="preprocessor">#define SPI_RXFR1_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR1_RXDATA_SHIFT))&amp;SPI_RXFR1_RXDATA_MASK)</span></div><div class="line"><a name="l11876"></a><span class="lineno">11876</span>&#160;<span class="comment">/* RXFR2 Bit Fields */</span></div><div class="line"><a name="l11877"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga659737d6e82c6f3ace0e1d568157426f">11877</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l11878"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gac8d903abae42a6b97dcbdc5bf31b1276">11878</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l11879"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gabc8371b1dd143af63fe02d90a5955a8f">11879</a></span>&#160;<span class="preprocessor">#define SPI_RXFR2_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR2_RXDATA_SHIFT))&amp;SPI_RXFR2_RXDATA_MASK)</span></div><div class="line"><a name="l11880"></a><span class="lineno">11880</span>&#160;<span class="comment">/* RXFR3 Bit Fields */</span></div><div class="line"><a name="l11881"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga06579b6d579b820152dd81435d71c09e">11881</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l11882"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#gaae4c2a3c38669f7a03fbcaabd29de0c7">11882</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA_SHIFT                   0</span></div><div class="line"><a name="l11883"></a><span class="lineno"><a class="line" href="group___s_p_i___register___masks.html#ga8c7e9deb3b65a9c53481ba16d8e6549d">11883</a></span>&#160;<span class="preprocessor">#define SPI_RXFR3_RXDATA(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SPI_RXFR3_RXDATA_SHIFT))&amp;SPI_RXFR3_RXDATA_MASK)</span></div><div class="line"><a name="l11884"></a><span class="lineno">11884</span>&#160; <span class="comment">/* end of group SPI_Register_Masks */</span></div><div class="line"><a name="l11888"></a><span class="lineno">11888</span>&#160;</div><div class="line"><a name="l11889"></a><span class="lineno">11889</span>&#160;</div><div class="line"><a name="l11890"></a><span class="lineno">11890</span>&#160;<span class="comment">/* SPI - Peripheral instance base addresses */</span></div><div class="line"><a name="l11892"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral.html#ga851f64a97b5919c1f99a34db5918b3b4">11892</a></span>&#160;<span class="preprocessor">#define SPI0_BASE_PTR                            ((SPI_MemMapPtr)0x4002C000u)</span></div><div class="line"><a name="l11893"></a><span class="lineno">11893</span>&#160;</div><div class="line"><a name="l11894"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral.html#gae28fd789e0602a32076c1c13ca39f5af">11894</a></span>&#160;<span class="preprocessor">#define SPI1_BASE_PTR                            ((SPI_MemMapPtr)0x4002D000u)</span></div><div class="line"><a name="l11895"></a><span class="lineno">11895</span>&#160;</div><div class="line"><a name="l11896"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral.html#ga78714a4b750aa56fc56d1d223a560069">11896</a></span>&#160;<span class="preprocessor">#define SPI2_BASE_PTR                            ((SPI_MemMapPtr)0x400AC000u)</span></div><div class="line"><a name="l11897"></a><span class="lineno">11897</span>&#160;</div><div class="line"><a name="l11898"></a><span class="lineno">11898</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11899"></a><span class="lineno">11899</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div><div class="line"><a name="l11900"></a><span class="lineno">11900</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11901"></a><span class="lineno">11901</span>&#160;</div><div class="line"><a name="l11908"></a><span class="lineno">11908</span>&#160;<span class="comment">/* SPI - Register instance definitions */</span></div><div class="line"><a name="l11909"></a><span class="lineno">11909</span>&#160;<span class="comment">/* SPI0 */</span></div><div class="line"><a name="l11910"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaad4d9e80de527e18ba0e9d5d2bb296f1">11910</a></span>&#160;<span class="preprocessor">#define SPI0_MCR                                 SPI_MCR_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11911"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga210fb00eb7662406b9ecf9d26d6b59b7">11911</a></span>&#160;<span class="preprocessor">#define SPI0_TCR                                 SPI_TCR_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11912"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga361272e0b4388562e3b354b195055cf3">11912</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR0                               SPI_CTAR_REG(SPI0_BASE_PTR,0)</span></div><div class="line"><a name="l11913"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga4c9d49703b2736f1ed039cd51c0a3286">11913</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR0_SLAVE                         SPI_CTAR_SLAVE_REG(SPI0_BASE_PTR,0)</span></div><div class="line"><a name="l11914"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga234cd9dd4ba491ddcca9697084262e55">11914</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR1                               SPI_CTAR_REG(SPI0_BASE_PTR,1)</span></div><div class="line"><a name="l11915"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2461be1ade1e6f4c9332082078af0447">11915</a></span>&#160;<span class="preprocessor">#define SPI0_SR                                  SPI_SR_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11916"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga614a52874363ff4724a035362b2ffe1c">11916</a></span>&#160;<span class="preprocessor">#define SPI0_RSER                                SPI_RSER_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11917"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga311e180862c59deeee5e84c30db131db">11917</a></span>&#160;<span class="preprocessor">#define SPI0_PUSHR                               SPI_PUSHR_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11918"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gae6514b6c606e605cdf798079bed11b25">11918</a></span>&#160;<span class="preprocessor">#define SPI0_PUSHR_SLAVE                         SPI_PUSHR_SLAVE_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11919"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga71790353458ed0d939a04f5c0342a46c">11919</a></span>&#160;<span class="preprocessor">#define SPI0_POPR                                SPI_POPR_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11920"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga22053450990694ec6600de625ce8c51b">11920</a></span>&#160;<span class="preprocessor">#define SPI0_TXFR0                               SPI_TXFR0_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11921"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gabc756f4ba33522fd5052c2e99cf18883">11921</a></span>&#160;<span class="preprocessor">#define SPI0_TXFR1                               SPI_TXFR1_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11922"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaf9e3df74d9d7a7467c3d5daa8e61c1a9">11922</a></span>&#160;<span class="preprocessor">#define SPI0_TXFR2                               SPI_TXFR2_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11923"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga3b718d889702b5e573fa1d835d043fd3">11923</a></span>&#160;<span class="preprocessor">#define SPI0_TXFR3                               SPI_TXFR3_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11924"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa3467bffc0d52c511131f5cac2ab8f05">11924</a></span>&#160;<span class="preprocessor">#define SPI0_RXFR0                               SPI_RXFR0_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11925"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga9bd1177c8bda0cadeea041874dfb59e1">11925</a></span>&#160;<span class="preprocessor">#define SPI0_RXFR1                               SPI_RXFR1_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11926"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaea1f9cff00a61343648d8d6d989a614f">11926</a></span>&#160;<span class="preprocessor">#define SPI0_RXFR2                               SPI_RXFR2_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11927"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga853091d7021809023d1553f1afbb98f2">11927</a></span>&#160;<span class="preprocessor">#define SPI0_RXFR3                               SPI_RXFR3_REG(SPI0_BASE_PTR)</span></div><div class="line"><a name="l11928"></a><span class="lineno">11928</span>&#160;<span class="comment">/* SPI1 */</span></div><div class="line"><a name="l11929"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa93e33ad75971c31b92babebf679fc5a">11929</a></span>&#160;<span class="preprocessor">#define SPI1_MCR                                 SPI_MCR_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11930"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga5ade51be82bf9bed7a9ed2b7a603df4a">11930</a></span>&#160;<span class="preprocessor">#define SPI1_TCR                                 SPI_TCR_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11931"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga408d7fe306a431e876b78b5e7bb764e5">11931</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR0                               SPI_CTAR_REG(SPI1_BASE_PTR,0)</span></div><div class="line"><a name="l11932"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga251fb8689b81993c65343a87974470b2">11932</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR0_SLAVE                         SPI_CTAR_SLAVE_REG(SPI1_BASE_PTR,0)</span></div><div class="line"><a name="l11933"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaacd2d301feeca18f4cc3fd3d5b0d1371">11933</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR1                               SPI_CTAR_REG(SPI1_BASE_PTR,1)</span></div><div class="line"><a name="l11934"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2b19fcaa36c268e02998a7719d021bac">11934</a></span>&#160;<span class="preprocessor">#define SPI1_SR                                  SPI_SR_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11935"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga12df97e0d55761a6643307e86ee4f61c">11935</a></span>&#160;<span class="preprocessor">#define SPI1_RSER                                SPI_RSER_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11936"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gab08a3e3e7fb1676acd598bad6f4c2bf1">11936</a></span>&#160;<span class="preprocessor">#define SPI1_PUSHR                               SPI_PUSHR_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11937"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga077478cca0677739d69de298b0e81c83">11937</a></span>&#160;<span class="preprocessor">#define SPI1_PUSHR_SLAVE                         SPI_PUSHR_SLAVE_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11938"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaff7c8bb79325876a9887793aafe08e43">11938</a></span>&#160;<span class="preprocessor">#define SPI1_POPR                                SPI_POPR_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11939"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaf280eeb80de83a810100279ab6ce0df7">11939</a></span>&#160;<span class="preprocessor">#define SPI1_TXFR0                               SPI_TXFR0_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11940"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga3755813813c378ef7e947689e451323b">11940</a></span>&#160;<span class="preprocessor">#define SPI1_TXFR1                               SPI_TXFR1_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11941"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga089246b70f95f5ee52b0c947c7f3370c">11941</a></span>&#160;<span class="preprocessor">#define SPI1_TXFR2                               SPI_TXFR2_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11942"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga1499bcbd0f0e1fb92ee560baedfd0291">11942</a></span>&#160;<span class="preprocessor">#define SPI1_TXFR3                               SPI_TXFR3_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11943"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga7de78807be613313be26fdf1004d6848">11943</a></span>&#160;<span class="preprocessor">#define SPI1_RXFR0                               SPI_RXFR0_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11944"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaeaedcb8e9d4e2f971f57ae9245b82013">11944</a></span>&#160;<span class="preprocessor">#define SPI1_RXFR1                               SPI_RXFR1_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11945"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga7500219736325d1dd7402e0a0fcafbb2">11945</a></span>&#160;<span class="preprocessor">#define SPI1_RXFR2                               SPI_RXFR2_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11946"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa7109ab9c0c71f5032aa3b387da1d0dc">11946</a></span>&#160;<span class="preprocessor">#define SPI1_RXFR3                               SPI_RXFR3_REG(SPI1_BASE_PTR)</span></div><div class="line"><a name="l11947"></a><span class="lineno">11947</span>&#160;<span class="comment">/* SPI2 */</span></div><div class="line"><a name="l11948"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga71059039d0f22831b1b01b7c564a6b3c">11948</a></span>&#160;<span class="preprocessor">#define SPI2_MCR                                 SPI_MCR_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11949"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga53a77d21da325c8ba82e78baa50bc967">11949</a></span>&#160;<span class="preprocessor">#define SPI2_TCR                                 SPI_TCR_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11950"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga4efe07f0a7560ea69ef435e3f3b6cf06">11950</a></span>&#160;<span class="preprocessor">#define SPI2_CTAR0                               SPI_CTAR_REG(SPI2_BASE_PTR,0)</span></div><div class="line"><a name="l11951"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2d293ad974a088451144e55191f7566d">11951</a></span>&#160;<span class="preprocessor">#define SPI2_CTAR0_SLAVE                         SPI_CTAR_SLAVE_REG(SPI2_BASE_PTR,0)</span></div><div class="line"><a name="l11952"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga5ffdd64fdb42231c0548f338a435a1a9">11952</a></span>&#160;<span class="preprocessor">#define SPI2_CTAR1                               SPI_CTAR_REG(SPI2_BASE_PTR,1)</span></div><div class="line"><a name="l11953"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga42d844381f1f96dd5d969cccdab12144">11953</a></span>&#160;<span class="preprocessor">#define SPI2_SR                                  SPI_SR_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11954"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga2c631aa78e6775fda0fb338727dba088">11954</a></span>&#160;<span class="preprocessor">#define SPI2_RSER                                SPI_RSER_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11955"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga5da32f67baad1140a1629e03f7931b2b">11955</a></span>&#160;<span class="preprocessor">#define SPI2_PUSHR                               SPI_PUSHR_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11956"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa74ad821ae1081194eb0538edcc6f297">11956</a></span>&#160;<span class="preprocessor">#define SPI2_PUSHR_SLAVE                         SPI_PUSHR_SLAVE_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11957"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga19b7b836e56ea46b47baeb6011b56f4b">11957</a></span>&#160;<span class="preprocessor">#define SPI2_POPR                                SPI_POPR_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11958"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga9074718850c4771dfbd37187ca5f4959">11958</a></span>&#160;<span class="preprocessor">#define SPI2_TXFR0                               SPI_TXFR0_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11959"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga52ca2362e53a221efd6873c32d8a01c3">11959</a></span>&#160;<span class="preprocessor">#define SPI2_TXFR1                               SPI_TXFR1_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11960"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaee9a1aaf5e2e18b0be9bf12f07d83584">11960</a></span>&#160;<span class="preprocessor">#define SPI2_TXFR2                               SPI_TXFR2_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11961"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaa0b32a7ff518736ae497caa9ffdd7b13">11961</a></span>&#160;<span class="preprocessor">#define SPI2_TXFR3                               SPI_TXFR3_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11962"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gabff2ab7a68f1f6302337dc26bfeb4e0a">11962</a></span>&#160;<span class="preprocessor">#define SPI2_RXFR0                               SPI_RXFR0_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11963"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gae632f34218a5afec36f990694920500e">11963</a></span>&#160;<span class="preprocessor">#define SPI2_RXFR1                               SPI_RXFR1_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11964"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gaed7f343a7fca8f7b7d52bc4728e72259">11964</a></span>&#160;<span class="preprocessor">#define SPI2_RXFR2                               SPI_RXFR2_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11965"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga7575a542a833dbf878ed170bbf8e51ed">11965</a></span>&#160;<span class="preprocessor">#define SPI2_RXFR3                               SPI_RXFR3_REG(SPI2_BASE_PTR)</span></div><div class="line"><a name="l11966"></a><span class="lineno">11966</span>&#160;</div><div class="line"><a name="l11967"></a><span class="lineno">11967</span>&#160;<span class="comment">/* SPI - Register array accessors */</span></div><div class="line"><a name="l11968"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga6284043913bd4cb314a1c3fa38930e30">11968</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR(index2)                        SPI_CTAR_REG(SPI0_BASE_PTR,index2)</span></div><div class="line"><a name="l11969"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gacdd90c4720727e70d545f64fb6061adf">11969</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR(index2)                        SPI_CTAR_REG(SPI1_BASE_PTR,index2)</span></div><div class="line"><a name="l11970"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga92466fc256ea12b3fcc939f006a8725e">11970</a></span>&#160;<span class="preprocessor">#define SPI2_CTAR(index2)                        SPI_CTAR_REG(SPI2_BASE_PTR,index2)</span></div><div class="line"><a name="l11971"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga798105887218627609d0e8a5800f3ca9">11971</a></span>&#160;<span class="preprocessor">#define SPI0_CTAR_SLAVE(index2)                  SPI_CTAR_SLAVE_REG(SPI0_BASE_PTR,index2)</span></div><div class="line"><a name="l11972"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#ga94ba9eab472c3efa6152378d6c2c8275">11972</a></span>&#160;<span class="preprocessor">#define SPI1_CTAR_SLAVE(index2)                  SPI_CTAR_SLAVE_REG(SPI1_BASE_PTR,index2)</span></div><div class="line"><a name="l11973"></a><span class="lineno"><a class="line" href="group___s_p_i___register___accessor___macros.html#gab1b9b840508c9126b4749e73e04e1b62">11973</a></span>&#160;<span class="preprocessor">#define SPI2_CTAR_SLAVE(index2)                  SPI_CTAR_SLAVE_REG(SPI2_BASE_PTR,index2)</span></div><div class="line"><a name="l11974"></a><span class="lineno">11974</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div><div class="line"><a name="l11978"></a><span class="lineno">11978</span>&#160;</div><div class="line"><a name="l11979"></a><span class="lineno">11979</span>&#160; <span class="comment">/* end of group SPI_Peripheral */</span></div><div class="line"><a name="l11983"></a><span class="lineno">11983</span>&#160;</div><div class="line"><a name="l11984"></a><span class="lineno">11984</span>&#160;</div><div class="line"><a name="l11985"></a><span class="lineno">11985</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l11986"></a><span class="lineno">11986</span>&#160;<span class="comment">   -- SysTick</span></div><div class="line"><a name="l11987"></a><span class="lineno">11987</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l11988"></a><span class="lineno">11988</span>&#160;</div><div class="line"><a name="l11995"></a><span class="lineno">11995</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_sys_tick___mem_map.html">SysTick_MemMap</a> {</div><div class="line"><a name="l11996"></a><span class="lineno">11996</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CSR;                                    </div><div class="line"><a name="l11997"></a><span class="lineno">11997</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RVR;                                    </div><div class="line"><a name="l11998"></a><span class="lineno">11998</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CVR;                                    </div><div class="line"><a name="l11999"></a><span class="lineno">11999</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CALIB;                                  </div><div class="line"><a name="l12000"></a><span class="lineno">12000</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___sys_tick___peripheral.html#ga19e2a0c9400dcdfd462a92ca83cff253">SysTick_MemMapPtr</a>;</div><div class="line"><a name="l12001"></a><span class="lineno">12001</span>&#160;</div><div class="line"><a name="l12002"></a><span class="lineno">12002</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12003"></a><span class="lineno">12003</span>&#160;<span class="comment">   -- SysTick - Register accessor macros</span></div><div class="line"><a name="l12004"></a><span class="lineno">12004</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12005"></a><span class="lineno">12005</span>&#160;</div><div class="line"><a name="l12012"></a><span class="lineno">12012</span>&#160;<span class="comment">/* SysTick - Register accessors */</span></div><div class="line"><a name="l12013"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#ga07f2beb63f7b50b9e1fa8b383d9ca87c">12013</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_REG(base)                    ((base)-&gt;CSR)</span></div><div class="line"><a name="l12014"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#gae6985161bde8ca82ac983a2d43839595">12014</a></span>&#160;<span class="preprocessor">#define SysTick_RVR_REG(base)                    ((base)-&gt;RVR)</span></div><div class="line"><a name="l12015"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#ga12164c6b1ad1c5e5d5cac7129940d0bf">12015</a></span>&#160;<span class="preprocessor">#define SysTick_CVR_REG(base)                    ((base)-&gt;CVR)</span></div><div class="line"><a name="l12016"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#gab41be68de8d2d31d938d419f9feb900f">12016</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_REG(base)                  ((base)-&gt;CALIB)</span></div><div class="line"><a name="l12017"></a><span class="lineno">12017</span>&#160; <span class="comment">/* end of group SysTick_Register_Accessor_Macros */</span></div><div class="line"><a name="l12021"></a><span class="lineno">12021</span>&#160;</div><div class="line"><a name="l12022"></a><span class="lineno">12022</span>&#160;</div><div class="line"><a name="l12023"></a><span class="lineno">12023</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12024"></a><span class="lineno">12024</span>&#160;<span class="comment">   -- SysTick Register Masks</span></div><div class="line"><a name="l12025"></a><span class="lineno">12025</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12026"></a><span class="lineno">12026</span>&#160;</div><div class="line"><a name="l12032"></a><span class="lineno">12032</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l12033"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gac780b47ad7830f8b054650cf9ae10600">12033</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_ENABLE_MASK                  0x1u</span></div><div class="line"><a name="l12034"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga0f710afc23630b3797a50a76beec3418">12034</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_ENABLE_SHIFT                 0</span></div><div class="line"><a name="l12035"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga8b51f1d83c7a482e111b09e4c5964a2b">12035</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_TICKINT_MASK                 0x2u</span></div><div class="line"><a name="l12036"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga7fc911092251c68f56bc4d2e68ffa0b2">12036</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_TICKINT_SHIFT                1</span></div><div class="line"><a name="l12037"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga7e5a1e63ec805119d87e8584a2404831">12037</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_CLKSOURCE_MASK               0x4u</span></div><div class="line"><a name="l12038"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga99922ae5d9a4c34aa9e2c1673c65d8a4">12038</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_CLKSOURCE_SHIFT              2</span></div><div class="line"><a name="l12039"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga5ae827629fd47e5a050f706576f7b425">12039</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_COUNTFLAG_MASK               0x10000u</span></div><div class="line"><a name="l12040"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga9764e4e8c4ee1b8383ec52f061bd1c87">12040</a></span>&#160;<span class="preprocessor">#define SysTick_CSR_COUNTFLAG_SHIFT              16</span></div><div class="line"><a name="l12041"></a><span class="lineno">12041</span>&#160;<span class="comment">/* RVR Bit Fields */</span></div><div class="line"><a name="l12042"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gaec96452b3f6bd6a6ca6496cbbad9a9aa">12042</a></span>&#160;<span class="preprocessor">#define SysTick_RVR_RELOAD_MASK                  0xFFFFFFu</span></div><div class="line"><a name="l12043"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gaada5987ab8604965af6e1437c97ee963">12043</a></span>&#160;<span class="preprocessor">#define SysTick_RVR_RELOAD_SHIFT                 0</span></div><div class="line"><a name="l12044"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gabe33788bbfefe67549f0da8cabbc2495">12044</a></span>&#160;<span class="preprocessor">#define SysTick_RVR_RELOAD(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SysTick_RVR_RELOAD_SHIFT))&amp;SysTick_RVR_RELOAD_MASK)</span></div><div class="line"><a name="l12045"></a><span class="lineno">12045</span>&#160;<span class="comment">/* CVR Bit Fields */</span></div><div class="line"><a name="l12046"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga24c6d345c97c669b426339ffda71aa8b">12046</a></span>&#160;<span class="preprocessor">#define SysTick_CVR_CURRENT_MASK                 0xFFFFFFu</span></div><div class="line"><a name="l12047"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga1e9eb575c58a4638dabd21775fa22c19">12047</a></span>&#160;<span class="preprocessor">#define SysTick_CVR_CURRENT_SHIFT                0</span></div><div class="line"><a name="l12048"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga97b2a7bb2c882eb623545fdad8b93316">12048</a></span>&#160;<span class="preprocessor">#define SysTick_CVR_CURRENT(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SysTick_CVR_CURRENT_SHIFT))&amp;SysTick_CVR_CURRENT_MASK)</span></div><div class="line"><a name="l12049"></a><span class="lineno">12049</span>&#160;<span class="comment">/* CALIB Bit Fields */</span></div><div class="line"><a name="l12050"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gac7496217678b52cce71dd785ed2b779b">12050</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_MASK                 0xFFFFFFu</span></div><div class="line"><a name="l12051"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gad2786b21e30185770874c88e29f22047">12051</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_SHIFT                0</span></div><div class="line"><a name="l12052"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga67fd5343d7d5e3040a03a9d2a0cb4f33">12052</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SysTick_CALIB_TENMS_SHIFT))&amp;SysTick_CALIB_TENMS_MASK)</span></div><div class="line"><a name="l12053"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gaade570cf5b9c0a8da6e1215de8db8d82">12053</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_MASK                  0x40000000u</span></div><div class="line"><a name="l12054"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga12bc3aae96690bf88f38e0bf46aa3d8b">12054</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_SHIFT                 30</span></div><div class="line"><a name="l12055"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#gabca0ac6719f78220d81d2fc1328d5a45">12055</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_MASK                 0x80000000u</span></div><div class="line"><a name="l12056"></a><span class="lineno"><a class="line" href="group___sys_tick___register___masks.html#ga957057ddf04b20227820b1343b08a302">12056</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_SHIFT                31</span></div><div class="line"><a name="l12057"></a><span class="lineno">12057</span>&#160; <span class="comment">/* end of group SysTick_Register_Masks */</span></div><div class="line"><a name="l12061"></a><span class="lineno">12061</span>&#160;</div><div class="line"><a name="l12062"></a><span class="lineno">12062</span>&#160;</div><div class="line"><a name="l12063"></a><span class="lineno">12063</span>&#160;<span class="comment">/* SysTick - Peripheral instance base addresses */</span></div><div class="line"><a name="l12065"></a><span class="lineno"><a class="line" href="group___sys_tick___peripheral.html#gaeef73642fdef722ce658e468dad877ea">12065</a></span>&#160;<span class="preprocessor">#define SysTick_BASE_PTR                         ((SysTick_MemMapPtr)0xE000E010u)</span></div><div class="line"><a name="l12066"></a><span class="lineno">12066</span>&#160;</div><div class="line"><a name="l12067"></a><span class="lineno">12067</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12068"></a><span class="lineno">12068</span>&#160;<span class="comment">   -- SysTick - Register accessor macros</span></div><div class="line"><a name="l12069"></a><span class="lineno">12069</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12070"></a><span class="lineno">12070</span>&#160;</div><div class="line"><a name="l12077"></a><span class="lineno">12077</span>&#160;<span class="comment">/* SysTick - Register instance definitions */</span></div><div class="line"><a name="l12078"></a><span class="lineno">12078</span>&#160;<span class="comment">/* SysTick */</span></div><div class="line"><a name="l12079"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#gab26b3fc75982181f81b185b206e897f6">12079</a></span>&#160;<span class="preprocessor">#define SYST_CSR                                 SysTick_CSR_REG(SysTick_BASE_PTR)</span></div><div class="line"><a name="l12080"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#ga4e8efcc1f2b551dbf3cb0aae1231e380">12080</a></span>&#160;<span class="preprocessor">#define SYST_RVR                                 SysTick_RVR_REG(SysTick_BASE_PTR)</span></div><div class="line"><a name="l12081"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#gae3dc4d2dbfdf38c593a5581415fecfed">12081</a></span>&#160;<span class="preprocessor">#define SYST_CVR                                 SysTick_CVR_REG(SysTick_BASE_PTR)</span></div><div class="line"><a name="l12082"></a><span class="lineno"><a class="line" href="group___sys_tick___register___accessor___macros.html#ga2d37582dd39f59744e340cce09230250">12082</a></span>&#160;<span class="preprocessor">#define SYST_CALIB                               SysTick_CALIB_REG(SysTick_BASE_PTR)</span></div><div class="line"><a name="l12083"></a><span class="lineno">12083</span>&#160; <span class="comment">/* end of group SysTick_Register_Accessor_Macros */</span></div><div class="line"><a name="l12087"></a><span class="lineno">12087</span>&#160;</div><div class="line"><a name="l12088"></a><span class="lineno">12088</span>&#160; <span class="comment">/* end of group SysTick_Peripheral */</span></div><div class="line"><a name="l12092"></a><span class="lineno">12092</span>&#160;</div><div class="line"><a name="l12093"></a><span class="lineno">12093</span>&#160;</div><div class="line"><a name="l12094"></a><span class="lineno">12094</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12095"></a><span class="lineno">12095</span>&#160;<span class="comment">   -- SCB</span></div><div class="line"><a name="l12096"></a><span class="lineno">12096</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12097"></a><span class="lineno">12097</span>&#160;</div><div class="line"><a name="l12104"></a><span class="lineno">12104</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_c_b___mem_map.html">SCB_MemMap</a> {</div><div class="line"><a name="l12105"></a><span class="lineno">12105</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[8];</div><div class="line"><a name="l12106"></a><span class="lineno">12106</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ACTLR;                                  </div><div class="line"><a name="l12107"></a><span class="lineno">12107</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[3316];</div><div class="line"><a name="l12108"></a><span class="lineno">12108</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CPUID;                                  </div><div class="line"><a name="l12109"></a><span class="lineno">12109</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ICSR;                                   </div><div class="line"><a name="l12110"></a><span class="lineno">12110</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> VTOR;                                   </div><div class="line"><a name="l12111"></a><span class="lineno">12111</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> AIRCR;                                  </div><div class="line"><a name="l12112"></a><span class="lineno">12112</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SCR;                                    </div><div class="line"><a name="l12113"></a><span class="lineno">12113</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CCR;                                    </div><div class="line"><a name="l12114"></a><span class="lineno">12114</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SHPR1;                                  </div><div class="line"><a name="l12115"></a><span class="lineno">12115</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SHPR2;                                  </div><div class="line"><a name="l12116"></a><span class="lineno">12116</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SHPR3;                                  </div><div class="line"><a name="l12117"></a><span class="lineno">12117</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SHCSR;                                  </div><div class="line"><a name="l12118"></a><span class="lineno">12118</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CFSR;                                   </div><div class="line"><a name="l12119"></a><span class="lineno">12119</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> HFSR;                                   </div><div class="line"><a name="l12120"></a><span class="lineno">12120</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> DFSR;                                   </div><div class="line"><a name="l12121"></a><span class="lineno">12121</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MMFAR;                                  </div><div class="line"><a name="l12122"></a><span class="lineno">12122</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> BFAR;                                   </div><div class="line"><a name="l12123"></a><span class="lineno">12123</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> AFSR;                                   </div><div class="line"><a name="l12124"></a><span class="lineno">12124</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___s_c_b___peripheral.html#ga08aca299c99cac47121d9e64e7b8e1cf">SCB_MemMapPtr</a>;</div><div class="line"><a name="l12125"></a><span class="lineno">12125</span>&#160;</div><div class="line"><a name="l12126"></a><span class="lineno">12126</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12127"></a><span class="lineno">12127</span>&#160;<span class="comment">   -- SCB - Register accessor macros</span></div><div class="line"><a name="l12128"></a><span class="lineno">12128</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12129"></a><span class="lineno">12129</span>&#160;</div><div class="line"><a name="l12136"></a><span class="lineno">12136</span>&#160;<span class="comment">/* SCB - Register accessors */</span></div><div class="line"><a name="l12137"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gacc7b0065f69b9a0d772af30505d9d5e8">12137</a></span>&#160;<span class="preprocessor">#define SCB_ACTLR_REG(base)                      ((base)-&gt;ACTLR)</span></div><div class="line"><a name="l12138"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga0fafcf57528f45b4ef5f3c5bfa627d55">12138</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REG(base)                      ((base)-&gt;CPUID)</span></div><div class="line"><a name="l12139"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga32d507fb0a9ba80ad95e451fc93c942a">12139</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_REG(base)                       ((base)-&gt;ICSR)</span></div><div class="line"><a name="l12140"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga882585be47587da934194ffd169da43f">12140</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_REG(base)                       ((base)-&gt;VTOR)</span></div><div class="line"><a name="l12141"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga0510b76b89d5729f2ba9341356553f3e">12141</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_REG(base)                      ((base)-&gt;AIRCR)</span></div><div class="line"><a name="l12142"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga6cd310502ec11012af2420c92138fb04">12142</a></span>&#160;<span class="preprocessor">#define SCB_SCR_REG(base)                        ((base)-&gt;SCR)</span></div><div class="line"><a name="l12143"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gae2955c3c122b0cd8454d0015bcac2780">12143</a></span>&#160;<span class="preprocessor">#define SCB_CCR_REG(base)                        ((base)-&gt;CCR)</span></div><div class="line"><a name="l12144"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gaabf25516ecaf00639084a339a204456f">12144</a></span>&#160;<span class="preprocessor">#define SCB_SHPR1_REG(base)                      ((base)-&gt;SHPR1)</span></div><div class="line"><a name="l12145"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gaeb160566ffdd3572f046e69f3b79e3e8">12145</a></span>&#160;<span class="preprocessor">#define SCB_SHPR2_REG(base)                      ((base)-&gt;SHPR2)</span></div><div class="line"><a name="l12146"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga8c93949e94df4ece6b4fafd94cca708d">12146</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_REG(base)                      ((base)-&gt;SHPR3)</span></div><div class="line"><a name="l12147"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga84042bf531b908ba8afa2bb260acfdb1">12147</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_REG(base)                      ((base)-&gt;SHCSR)</span></div><div class="line"><a name="l12148"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga5e429651ec37af4146f8ac231cb483be">12148</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_REG(base)                       ((base)-&gt;CFSR)</span></div><div class="line"><a name="l12149"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga82f9f02807dd20f1f97226fcbeb5771e">12149</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_REG(base)                       ((base)-&gt;HFSR)</span></div><div class="line"><a name="l12150"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga2ac45bf07176acb69b71189cddba46dc">12150</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_REG(base)                       ((base)-&gt;DFSR)</span></div><div class="line"><a name="l12151"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gafbf4831267e040e9b4710ae9fb63c2c9">12151</a></span>&#160;<span class="preprocessor">#define SCB_MMFAR_REG(base)                      ((base)-&gt;MMFAR)</span></div><div class="line"><a name="l12152"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga9932d2c86e9f7cd72b4fbca18863e757">12152</a></span>&#160;<span class="preprocessor">#define SCB_BFAR_REG(base)                       ((base)-&gt;BFAR)</span></div><div class="line"><a name="l12153"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga9835a953f824d051f48ab361ba7ec70c">12153</a></span>&#160;<span class="preprocessor">#define SCB_AFSR_REG(base)                       ((base)-&gt;AFSR)</span></div><div class="line"><a name="l12154"></a><span class="lineno">12154</span>&#160; <span class="comment">/* end of group SCB_Register_Accessor_Macros */</span></div><div class="line"><a name="l12158"></a><span class="lineno">12158</span>&#160;</div><div class="line"><a name="l12159"></a><span class="lineno">12159</span>&#160;</div><div class="line"><a name="l12160"></a><span class="lineno">12160</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12161"></a><span class="lineno">12161</span>&#160;<span class="comment">   -- SCB Register Masks</span></div><div class="line"><a name="l12162"></a><span class="lineno">12162</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12163"></a><span class="lineno">12163</span>&#160;</div><div class="line"><a name="l12169"></a><span class="lineno">12169</span>&#160;<span class="comment">/* ACTLR Bit Fields */</span></div><div class="line"><a name="l12170"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaae602d6292782f5741df72e5343d314a">12170</a></span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISMCYCINT_MASK                0x1u</span></div><div class="line"><a name="l12171"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaa90446250553adb9c3d3825a1a2d2529">12171</a></span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISMCYCINT_SHIFT               0</span></div><div class="line"><a name="l12172"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga4c490bd1cf152dfc561b16ecd0c299b9">12172</a></span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISDEFWBUF_MASK                0x2u</span></div><div class="line"><a name="l12173"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gab4462053d8fad6812d5d1ac5c221bfb1">12173</a></span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISDEFWBUF_SHIFT               1</span></div><div class="line"><a name="l12174"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaf6db9bf675e72117781be485f701b7d0">12174</a></span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISFOLD_MASK                   0x4u</span></div><div class="line"><a name="l12175"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gadd11de163d74ebcd19b1569980c26abc">12175</a></span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISFOLD_SHIFT                  2</span></div><div class="line"><a name="l12176"></a><span class="lineno">12176</span>&#160;<span class="comment">/* CPUID Bit Fields */</span></div><div class="line"><a name="l12177"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga85fcec5a1a285bf2ead09d715e7fd825">12177</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_MASK                  0xFu</span></div><div class="line"><a name="l12178"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga6c4bd208cc5af38612bf38b291f8312d">12178</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_SHIFT                 0</span></div><div class="line"><a name="l12179"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad84b7d9f172bb11a61e873c8316feaac">12179</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_REVISION_SHIFT))&amp;SCB_CPUID_REVISION_MASK)</span></div><div class="line"><a name="l12180"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga59f6aaadd9ecf7fed4e622ab8052f8d4">12180</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_MASK                    0xFFF0u</span></div><div class="line"><a name="l12181"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gac28acf4ce5242a53961b9549e7dd0115">12181</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_SHIFT                   4</span></div><div class="line"><a name="l12182"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gafa3a6f28ced4e51aab9188686cc87434">12182</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_PARTNO_SHIFT))&amp;SCB_CPUID_PARTNO_MASK)</span></div><div class="line"><a name="l12183"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga42f96b8e820835b499d29a04e593d363">12183</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_MASK                   0xF00000u</span></div><div class="line"><a name="l12184"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga810d19688c9813a71a60087f8ad98b2f">12184</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_SHIFT                  20</span></div><div class="line"><a name="l12185"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga5893cc47868f7ce5410fc210cb28e56f">12185</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_VARIANT_SHIFT))&amp;SCB_CPUID_VARIANT_MASK)</span></div><div class="line"><a name="l12186"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gab1f83660e1dfa68aeccfed5a890725a9">12186</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_MASK               0xFF000000u</span></div><div class="line"><a name="l12187"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga6729af9d9ed3840dae99f10bb2feb44d">12187</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_SHIFT              24</span></div><div class="line"><a name="l12188"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gab0fb7e28b04f21790b271cc997368c35">12188</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_IMPLEMENTER_SHIFT))&amp;SCB_CPUID_IMPLEMENTER_MASK)</span></div><div class="line"><a name="l12189"></a><span class="lineno">12189</span>&#160;<span class="comment">/* ICSR Bit Fields */</span></div><div class="line"><a name="l12190"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga5818ac6e0642a5053dd525d82623054b">12190</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_MASK                 0x1FFu</span></div><div class="line"><a name="l12191"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga02696369c8528292cf4f41897d83b156">12191</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_SHIFT                0</span></div><div class="line"><a name="l12192"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gacb9e76e7fa9000878ba2be80556f2013">12192</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_ICSR_VECTACTIVE_SHIFT))&amp;SCB_ICSR_VECTACTIVE_MASK)</span></div><div class="line"><a name="l12193"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gacda381108ff1ef433d9eb72675daa756">12193</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_MASK                  0x800u</span></div><div class="line"><a name="l12194"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga45dfe30e87627611e59ecb380dea9b54">12194</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_SHIFT                 11</span></div><div class="line"><a name="l12195"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga75b38d5feedc920a7d0a51484330b7d7">12195</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_MASK                0x3F000u</span></div><div class="line"><a name="l12196"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga345baf83f90de34c6c67edb24968fcc7">12196</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_SHIFT               12</span></div><div class="line"><a name="l12197"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga17bdf1522c873773ad5e72052f2591c6">12197</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_ICSR_VECTPENDING_SHIFT))&amp;SCB_ICSR_VECTPENDING_MASK)</span></div><div class="line"><a name="l12198"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaccd41792c40fc7ab2b03678da539ad65">12198</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_MASK                 0x400000u</span></div><div class="line"><a name="l12199"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga22f457e32a8d6a617ff90bdfb7b874de">12199</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_SHIFT                22</span></div><div class="line"><a name="l12200"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga5ecbf8248ffbd07923fc188497a5a931">12200</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_MASK                 0x800000u</span></div><div class="line"><a name="l12201"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gafc9c373a4862603c06eaade5503d9fc7">12201</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_SHIFT                23</span></div><div class="line"><a name="l12202"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga7dc9d2d6061166d9cfa66904477acd2e">12202</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_MASK                  0x2000000u</span></div><div class="line"><a name="l12203"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga4681662981a7a9ce4c39ba42e79bdf36">12203</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_SHIFT                 25</span></div><div class="line"><a name="l12204"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaec656bf7e4d2fdcacfe0ef3e16397a04">12204</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_MASK                  0x4000000u</span></div><div class="line"><a name="l12205"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga048d1683c88c61f80f5c80173bf5e981">12205</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_SHIFT                 26</span></div><div class="line"><a name="l12206"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga12a45a6af09cbefd431d033d8411220e">12206</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_MASK                  0x8000000u</span></div><div class="line"><a name="l12207"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad7a5894ad98606b443ab6f1b52f2bc36">12207</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_SHIFT                 27</span></div><div class="line"><a name="l12208"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga5ed59a5d03a7d25ef76aa9d92e25e4a5">12208</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_MASK                  0x10000000u</span></div><div class="line"><a name="l12209"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga76cddcbf872958b00237c662309251d2">12209</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_SHIFT                 28</span></div><div class="line"><a name="l12210"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gab2a6cb5708895a81ec8826b8fa546145">12210</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_MASK                 0x80000000u</span></div><div class="line"><a name="l12211"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga8a185fc794df7e755e5f3a8b3a06d042">12211</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_SHIFT                31</span></div><div class="line"><a name="l12212"></a><span class="lineno">12212</span>&#160;<span class="comment">/* VTOR Bit Fields */</span></div><div class="line"><a name="l12213"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga07fd57e90baff628af14394c8142dc27">12213</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_MASK                     0xFFFFFF80u</span></div><div class="line"><a name="l12214"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gac6092f3c78a9f126c2d02740a7976708">12214</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_SHIFT                    7</span></div><div class="line"><a name="l12215"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga0fc8974ae1755bc9819c97712403b828">12215</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_VTOR_TBLOFF_SHIFT))&amp;SCB_VTOR_TBLOFF_MASK)</span></div><div class="line"><a name="l12216"></a><span class="lineno">12216</span>&#160;<span class="comment">/* AIRCR Bit Fields */</span></div><div class="line"><a name="l12217"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gac4c28207a4bc452bd147dd820037eb08">12217</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_MASK                 0x1u</span></div><div class="line"><a name="l12218"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga55414e87d5441a65f2ddc8039a9472aa">12218</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_SHIFT                0</span></div><div class="line"><a name="l12219"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga185d1b709217248a97734877cf639eac">12219</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_MASK             0x2u</span></div><div class="line"><a name="l12220"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gacc6a889c36f0c9d996ab29dc076eec6e">12220</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_SHIFT            1</span></div><div class="line"><a name="l12221"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gab69a066f25df4f52635379ca69f99b35">12221</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_MASK               0x4u</span></div><div class="line"><a name="l12222"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga858136a0c46c0a91e00af704cb3e2eb8">12222</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_SHIFT              2</span></div><div class="line"><a name="l12223"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga4fda9c879425b15aae24d451ad3ba208">12223</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_MASK                  0x700u</span></div><div class="line"><a name="l12224"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga9dc62ab5e1be9158658945f9887a9550">12224</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_SHIFT                 8</span></div><div class="line"><a name="l12225"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga0d0b66c12d03ab86d7027dbee98ee088">12225</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_AIRCR_PRIGROUP_SHIFT))&amp;SCB_AIRCR_PRIGROUP_MASK)</span></div><div class="line"><a name="l12226"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad1fa2d88f03b66dea86171ebb636d936">12226</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANNESS_MASK                0x8000u</span></div><div class="line"><a name="l12227"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga2ac1c32de13b48a92bc48bbcee891976">12227</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANNESS_SHIFT               15</span></div><div class="line"><a name="l12228"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga0929f6fe9ab80dd345abdc59f44fc492">12228</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_MASK                   0xFFFF0000u</span></div><div class="line"><a name="l12229"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga81e3a91d7ab352abfc1227b928677c37">12229</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_SHIFT                  16</span></div><div class="line"><a name="l12230"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga40e0d3e5c8c9f49623df8ef272c987dd">12230</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_AIRCR_VECTKEY_SHIFT))&amp;SCB_AIRCR_VECTKEY_MASK)</span></div><div class="line"><a name="l12231"></a><span class="lineno">12231</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div><div class="line"><a name="l12232"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga14474f291208128b6d817bd48c684fc9">12232</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_MASK                 0x2u</span></div><div class="line"><a name="l12233"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gafc63d56cb8407238a9abe5ad54a00809">12233</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_SHIFT                1</span></div><div class="line"><a name="l12234"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga60307c79f9fb0f1b5b4afe848166f3cf">12234</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_MASK                   0x4u</span></div><div class="line"><a name="l12235"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga43cddab3431812a4cdf202bf359506da">12235</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_SHIFT                  2</span></div><div class="line"><a name="l12236"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga6603e0e99280ae6a73d7ddf1d38075f5">12236</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_MASK                   0x10u</span></div><div class="line"><a name="l12237"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga61abde1285bfce2342c1e93a1ecd3166">12237</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_SHIFT                  4</span></div><div class="line"><a name="l12238"></a><span class="lineno">12238</span>&#160;<span class="comment">/* CCR Bit Fields */</span></div><div class="line"><a name="l12239"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga363d47714bf931e91353320a934f0a4f">12239</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_MASK              0x1u</span></div><div class="line"><a name="l12240"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga5607f23f3a48ce3c3741daa85bcdc6c4">12240</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_SHIFT             0</span></div><div class="line"><a name="l12241"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga99dd2993e940139f00ef3f27a76c994a">12241</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_MASK                0x2u</span></div><div class="line"><a name="l12242"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaa75b125af358d1bd905a8eaab48f7c95">12242</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_SHIFT               1</span></div><div class="line"><a name="l12243"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga9d58c7dfa1dbab9f9bfa87a46504b9c2">12243</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_MASK                 0x8u</span></div><div class="line"><a name="l12244"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga41a70c541532f6ad88b841c7da86c0f6">12244</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_SHIFT                3</span></div><div class="line"><a name="l12245"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaf5373e6df67ed3098ed67613b87b85f8">12245</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_MASK                   0x10u</span></div><div class="line"><a name="l12246"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga08ccfcca259b77c1808188dedd3b8f6e">12246</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_SHIFT                  4</span></div><div class="line"><a name="l12247"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga47ea50e80f73d160c6dc7aee47c137cf">12247</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_MASK                   0x100u</span></div><div class="line"><a name="l12248"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaa3f2b0885b47aa40cd1a0a2d33961f46">12248</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_SHIFT                  8</span></div><div class="line"><a name="l12249"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga41747ff80ad3657bcfa98a306feeee9d">12249</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_MASK                    0x200u</span></div><div class="line"><a name="l12250"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga217ffb9b976391961423e4a0802fbe66">12250</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_SHIFT                   9</span></div><div class="line"><a name="l12251"></a><span class="lineno">12251</span>&#160;<span class="comment">/* SHPR1 Bit Fields */</span></div><div class="line"><a name="l12252"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gae52165efebcbdb71cc8713d30699ad47">12252</a></span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_4_MASK                     0xFFu</span></div><div class="line"><a name="l12253"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga5ef73a44ce4224e83d5572918846a5bd">12253</a></span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_4_SHIFT                    0</span></div><div class="line"><a name="l12254"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga4ef7038de312ef767cb713ad1d66124d">12254</a></span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_4(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR1_PRI_4_SHIFT))&amp;SCB_SHPR1_PRI_4_MASK)</span></div><div class="line"><a name="l12255"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gae6540ba850a3a5e3a9d6f4c41589dc02">12255</a></span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_5_MASK                     0xFF00u</span></div><div class="line"><a name="l12256"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga0e84aa13b2569cf65afe8bdacda74219">12256</a></span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_5_SHIFT                    8</span></div><div class="line"><a name="l12257"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga126794030c25da1900bdacb7251f95a4">12257</a></span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_5(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR1_PRI_5_SHIFT))&amp;SCB_SHPR1_PRI_5_MASK)</span></div><div class="line"><a name="l12258"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gadfdffea384a30b01c4fbb098a77532b6">12258</a></span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_6_MASK                     0xFF0000u</span></div><div class="line"><a name="l12259"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gac39687ecdce013f219034bf544d48bf8">12259</a></span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_6_SHIFT                    16</span></div><div class="line"><a name="l12260"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaf117bca49fd273596094ec3bde093bb2">12260</a></span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_6(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR1_PRI_6_SHIFT))&amp;SCB_SHPR1_PRI_6_MASK)</span></div><div class="line"><a name="l12261"></a><span class="lineno">12261</span>&#160;<span class="comment">/* SHPR2 Bit Fields */</span></div><div class="line"><a name="l12262"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga3d791e5cf57bac7bf773150ba1f0683e">12262</a></span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11_MASK                    0xFF000000u</span></div><div class="line"><a name="l12263"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga4ccb3e607c07307c5ee1c749ff8da4ca">12263</a></span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11_SHIFT                   24</span></div><div class="line"><a name="l12264"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gafb1a543618040a0c1cde2d050554e99b">12264</a></span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR2_PRI_11_SHIFT))&amp;SCB_SHPR2_PRI_11_MASK)</span></div><div class="line"><a name="l12265"></a><span class="lineno">12265</span>&#160;<span class="comment">/* SHPR3 Bit Fields */</span></div><div class="line"><a name="l12266"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga9f73cd19baa16589b1ea9b2049617e97">12266</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14_MASK                    0xFF0000u</span></div><div class="line"><a name="l12267"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga10c07d5bebf4f0032304b2d73da48a48">12267</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14_SHIFT                   16</span></div><div class="line"><a name="l12268"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gac0a05c0c7e3f7ddc6285c653c190a2d7">12268</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR3_PRI_14_SHIFT))&amp;SCB_SHPR3_PRI_14_MASK)</span></div><div class="line"><a name="l12269"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad0d8244bc4b757250164da7a7f5406ce">12269</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15_MASK                    0xFF000000u</span></div><div class="line"><a name="l12270"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga28a5f46e257ba81d93a426436b8c795a">12270</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15_SHIFT                   24</span></div><div class="line"><a name="l12271"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaab039efcc046b9e78aa68a70957a4194">12271</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR3_PRI_15_SHIFT))&amp;SCB_SHPR3_PRI_15_MASK)</span></div><div class="line"><a name="l12272"></a><span class="lineno">12272</span>&#160;<span class="comment">/* SHCSR Bit Fields */</span></div><div class="line"><a name="l12273"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad3537ba4bbb68c7c598508c3719d7a4c">12273</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_MASK               0x1u</span></div><div class="line"><a name="l12274"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gae410ef4c07908e9e0cf55d08cac2aa35">12274</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_SHIFT              0</span></div><div class="line"><a name="l12275"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gac9b941a1848ab5648220ac724811626d">12275</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_MASK               0x2u</span></div><div class="line"><a name="l12276"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga32a717e07bf15df325707ed464931ebd">12276</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_SHIFT              1</span></div><div class="line"><a name="l12277"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gafd80e2063c3bdb176ccace11cedc30fb">12277</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_MASK               0x8u</span></div><div class="line"><a name="l12278"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga0b4de7cda03d088ce7d65ac0dc9de6f0">12278</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_SHIFT              3</span></div><div class="line"><a name="l12279"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga4bb1b1dfbed424de0294b52b181bb962">12279</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_MASK                 0x80u</span></div><div class="line"><a name="l12280"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaba820858a54c18f1280a32238d14e5e0">12280</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_SHIFT                7</span></div><div class="line"><a name="l12281"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga4b63e9fdfdae08017acf41205124bd5e">12281</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_MASK                0x100u</span></div><div class="line"><a name="l12282"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaa3cff0faf4b66fef5a2fba34c5f21fc4">12282</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_SHIFT               8</span></div><div class="line"><a name="l12283"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaffc1ee0d5d037f3a6ae6fad47890923a">12283</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_MASK                 0x400u</span></div><div class="line"><a name="l12284"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga4831654e5a96b972c21780a9ec39c0c9">12284</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_SHIFT                10</span></div><div class="line"><a name="l12285"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gab572262963ad32ea34194837f4911dd8">12285</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_MASK                0x800u</span></div><div class="line"><a name="l12286"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad69c0a12186ae2d9fc8e9b07d0ca4690">12286</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_SHIFT               11</span></div><div class="line"><a name="l12287"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga77527df58470c4d468aa1ce5d5ddb78a">12287</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_MASK            0x1000u</span></div><div class="line"><a name="l12288"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaf903cdc17051f0b430ad6650ffc1fb5f">12288</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_SHIFT           12</span></div><div class="line"><a name="l12289"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga56fa72b27b303242795e69b0f5e4c207">12289</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_MASK            0x2000u</span></div><div class="line"><a name="l12290"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad06bc6a6c902cb462c3bcb14f13c917e">12290</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_SHIFT           13</span></div><div class="line"><a name="l12291"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga196485bcd4473212a57a4449f0738ae5">12291</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_MASK            0x4000u</span></div><div class="line"><a name="l12292"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga5578c153c1fbc6c326af0ff1e197ef3a">12292</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_SHIFT           14</span></div><div class="line"><a name="l12293"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaa3091912694f50ac51a925d4d7bcf854">12293</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_MASK              0x8000u</span></div><div class="line"><a name="l12294"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad441fbcc06889927347ce287c2520a97">12294</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_SHIFT             15</span></div><div class="line"><a name="l12295"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gabd204d391ff2a884a4a98b759d3a4d79">12295</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_MASK               0x10000u</span></div><div class="line"><a name="l12296"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gac72b28d7ffb8566d9afcdde86fa329af">12296</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_SHIFT              16</span></div><div class="line"><a name="l12297"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga33408fd31c038df404a409879a55e4df">12297</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_MASK               0x20000u</span></div><div class="line"><a name="l12298"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga93f607a2521a9a8e0ede8a9d8b013b35">12298</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_SHIFT              17</span></div><div class="line"><a name="l12299"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga9ef5790c8bd898e33f9912f71f488057">12299</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_MASK               0x40000u</span></div><div class="line"><a name="l12300"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga597bef62e8432e59ba7c7770bcdba356">12300</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_SHIFT              18</span></div><div class="line"><a name="l12301"></a><span class="lineno">12301</span>&#160;<span class="comment">/* CFSR Bit Fields */</span></div><div class="line"><a name="l12302"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gac06ff8fa6bf1e32ddf18b6b131ba6e2b">12302</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL_MASK                   0x1u</span></div><div class="line"><a name="l12303"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga721581c019dbeb8dd2a9879e17bbcf05">12303</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL_SHIFT                  0</span></div><div class="line"><a name="l12304"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga9984c3895b7b6584f1c0907bc0fa65f8">12304</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL_MASK                   0x2u</span></div><div class="line"><a name="l12305"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad841ce29e85066f38861d1c3fc338096">12305</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL_SHIFT                  1</span></div><div class="line"><a name="l12306"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gab0a1c87894f374e1d3d1ae7526bab605">12306</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR_MASK                  0x8u</span></div><div class="line"><a name="l12307"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga0127072fbe7085d0eb068fe7790f1641">12307</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR_SHIFT                 3</span></div><div class="line"><a name="l12308"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga95a121d163a281a5857b873d1c286ce7">12308</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR_MASK                    0x10u</span></div><div class="line"><a name="l12309"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga38e35b9d6146129c17899783776fa35c">12309</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR_SHIFT                   4</span></div><div class="line"><a name="l12310"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaf36b31549f168548f949e28499e2a11e">12310</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MLSPERR_MASK                    0x20u</span></div><div class="line"><a name="l12311"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga09b8b9218995685f5c47d5e014a33ed0">12311</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MLSPERR_SHIFT                   5</span></div><div class="line"><a name="l12312"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad42b2161c992b108aa9b1c88c2e0fac0">12312</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID_MASK                  0x80u</span></div><div class="line"><a name="l12313"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga9ed3b69e4bf0a566776861bf71ab3b5e">12313</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID_SHIFT                 7</span></div><div class="line"><a name="l12314"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga29d8da9b3008e7df9d69350f2ee27f45">12314</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR_MASK                    0x100u</span></div><div class="line"><a name="l12315"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga1aa08cf9e3fac4da9832af74060a18e6">12315</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR_SHIFT                   8</span></div><div class="line"><a name="l12316"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad21d8229a2959c0d133ca27e7341e7b9">12316</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR_MASK                  0x200u</span></div><div class="line"><a name="l12317"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga325731a90504b3d9ca4a82919d1661a8">12317</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR_SHIFT                 9</span></div><div class="line"><a name="l12318"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga9d1f9a2c82c7a6bbc45d5d898cc59f95">12318</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR_MASK                0x400u</span></div><div class="line"><a name="l12319"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gae3f177302080e980a73f0c37e54671e3">12319</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR_SHIFT               10</span></div><div class="line"><a name="l12320"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaf2a037f74f527143a134960fd2b2cfe0">12320</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR_MASK                   0x800u</span></div><div class="line"><a name="l12321"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga6841fcf2ed6317c5d5d5849851c06808">12321</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR_SHIFT                  11</span></div><div class="line"><a name="l12322"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gae10c95d9708537c20cf74c1cc7e34b47">12322</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR_MASK                     0x1000u</span></div><div class="line"><a name="l12323"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaab623b430a0c5da42375446bff03eb76">12323</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR_SHIFT                    12</span></div><div class="line"><a name="l12324"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gadc9fdd5ad5b81573e212f4fb2b7037a8">12324</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_LSPERR_MASK                     0x2000u</span></div><div class="line"><a name="l12325"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaec9c6863838ea41fab52e4122768c0b4">12325</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_LSPERR_SHIFT                    13</span></div><div class="line"><a name="l12326"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga2c31bcec0ebfe102b18ae14118d75195">12326</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID_MASK                  0x8000u</span></div><div class="line"><a name="l12327"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad0766c4238379fdd83302e426e9e6025">12327</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID_SHIFT                 15</span></div><div class="line"><a name="l12328"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga8ded3691908c76b3b63881a9fa2210a6">12328</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_MASK                 0x10000u</span></div><div class="line"><a name="l12329"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga6c866b78525432c99382e65b1c32a19e">12329</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_SHIFT                16</span></div><div class="line"><a name="l12330"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga3f332ed2c6b495efc516578c37ab6e59">12330</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE_MASK                   0x20000u</span></div><div class="line"><a name="l12331"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga8951e7b3d18c32e84d100b594c4533df">12331</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE_SHIFT                  17</span></div><div class="line"><a name="l12332"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaae40b2a5f96ec0bf9cd3e8fbe5114ab0">12332</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC_MASK                      0x40000u</span></div><div class="line"><a name="l12333"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga94b0f3895b46caa23c4e82d523e82079">12333</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC_SHIFT                     18</span></div><div class="line"><a name="l12334"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga1579d6843c18b5b68c5348f81b3f385d">12334</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP_MASK                       0x80000u</span></div><div class="line"><a name="l12335"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga9b41faeca5c5cd2a9da520f63d0497be">12335</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP_SHIFT                      19</span></div><div class="line"><a name="l12336"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga8a4e7a6f895fa22ee626cf57cf4a5531">12336</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED_MASK                  0x1000000u</span></div><div class="line"><a name="l12337"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga4a2611b58c06fa7ab82d111d552f0303">12337</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED_SHIFT                 24</span></div><div class="line"><a name="l12338"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad8ad002c8204ce09b7a3e3a74b0048be">12338</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO_MASK                  0x2000000u</span></div><div class="line"><a name="l12339"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga519b9a8ac1c1f24e97173b846c92c3d7">12339</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO_SHIFT                 25</span></div><div class="line"><a name="l12340"></a><span class="lineno">12340</span>&#160;<span class="comment">/* HFSR Bit Fields */</span></div><div class="line"><a name="l12341"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga2492a9706e68dbd594f9b3a03aeb6abb">12341</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_MASK                    0x2u</span></div><div class="line"><a name="l12342"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga23b557299a23683a859b514bf835217f">12342</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_SHIFT                   1</span></div><div class="line"><a name="l12343"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga7a8e1a0baf849689112d6fc46b69cc66">12343</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_MASK                     0x40000000u</span></div><div class="line"><a name="l12344"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad550dc779da53b535b671d037df809ad">12344</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_SHIFT                    30</span></div><div class="line"><a name="l12345"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga2c38153f3a19482914090d9d1f1b848c">12345</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_MASK                   0x80000000u</span></div><div class="line"><a name="l12346"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gae21e5892682405886d893868b824824a">12346</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_SHIFT                  31</span></div><div class="line"><a name="l12347"></a><span class="lineno">12347</span>&#160;<span class="comment">/* DFSR Bit Fields */</span></div><div class="line"><a name="l12348"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga68d1b868063cb70eb3bf3af375bea3cd">12348</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_MASK                     0x1u</span></div><div class="line"><a name="l12349"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga5715d28eed87f24337cf4391a1d65e41">12349</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_SHIFT                    0</span></div><div class="line"><a name="l12350"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaa21a685119e3829d559a25c8adf5cccb">12350</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_MASK                       0x2u</span></div><div class="line"><a name="l12351"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gab2da04235aa0df8d6d867336d1b2c9c5">12351</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_SHIFT                      1</span></div><div class="line"><a name="l12352"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaa6d8e1428ddb9a650f965c33e09bad7a">12352</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_MASK                    0x4u</span></div><div class="line"><a name="l12353"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga6a1d724f4fe22533bd37c3f5179d2219">12353</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_SHIFT                   2</span></div><div class="line"><a name="l12354"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga44491a07e0ef59bfe8f7797f03acfabd">12354</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_MASK                     0x8u</span></div><div class="line"><a name="l12355"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaa503bd566d848235828e742233b8ff20">12355</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_SHIFT                    3</span></div><div class="line"><a name="l12356"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga938e2bfb90d14dba16b2dd249b6cdbdd">12356</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_MASK                   0x10u</span></div><div class="line"><a name="l12357"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga0c4c283537c78ec5650fd7eaaf8c9cd7">12357</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_SHIFT                  4</span></div><div class="line"><a name="l12358"></a><span class="lineno">12358</span>&#160;<span class="comment">/* MMFAR Bit Fields */</span></div><div class="line"><a name="l12359"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gace4ff806f8aabb7e600007a84705b8fe">12359</a></span>&#160;<span class="preprocessor">#define SCB_MMFAR_ADDRESS_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l12360"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga0073a1a7ca16b1512b6e3b2029737938">12360</a></span>&#160;<span class="preprocessor">#define SCB_MMFAR_ADDRESS_SHIFT                  0</span></div><div class="line"><a name="l12361"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gab51a95c10ac693d8fd9863c859d062a8">12361</a></span>&#160;<span class="preprocessor">#define SCB_MMFAR_ADDRESS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_MMFAR_ADDRESS_SHIFT))&amp;SCB_MMFAR_ADDRESS_MASK)</span></div><div class="line"><a name="l12362"></a><span class="lineno">12362</span>&#160;<span class="comment">/* BFAR Bit Fields */</span></div><div class="line"><a name="l12363"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga06dcfef31b1e1581acbd10898ff4518b">12363</a></span>&#160;<span class="preprocessor">#define SCB_BFAR_ADDRESS_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l12364"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga31b33596b81d9fc88c64157b518bd434">12364</a></span>&#160;<span class="preprocessor">#define SCB_BFAR_ADDRESS_SHIFT                   0</span></div><div class="line"><a name="l12365"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga1ebe7e735178cf8245b2bfc1af3cea0a">12365</a></span>&#160;<span class="preprocessor">#define SCB_BFAR_ADDRESS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_BFAR_ADDRESS_SHIFT))&amp;SCB_BFAR_ADDRESS_MASK)</span></div><div class="line"><a name="l12366"></a><span class="lineno">12366</span>&#160;<span class="comment">/* AFSR Bit Fields */</span></div><div class="line"><a name="l12367"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga7664f289a25c34670bd752c23fd47c8a">12367</a></span>&#160;<span class="preprocessor">#define SCB_AFSR_AUXFAULT_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l12368"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga6e27cdbb224a5d0a575fce61386ea774">12368</a></span>&#160;<span class="preprocessor">#define SCB_AFSR_AUXFAULT_SHIFT                  0</span></div><div class="line"><a name="l12369"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaf77ae10495cf1061dfa77ceda3454679">12369</a></span>&#160;<span class="preprocessor">#define SCB_AFSR_AUXFAULT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_AFSR_AUXFAULT_SHIFT))&amp;SCB_AFSR_AUXFAULT_MASK)</span></div><div class="line"><a name="l12370"></a><span class="lineno">12370</span>&#160; <span class="comment">/* end of group SCB_Register_Masks */</span></div><div class="line"><a name="l12374"></a><span class="lineno">12374</span>&#160;</div><div class="line"><a name="l12375"></a><span class="lineno">12375</span>&#160;</div><div class="line"><a name="l12376"></a><span class="lineno">12376</span>&#160;<span class="comment">/* SCB - Peripheral instance base addresses */</span></div><div class="line"><a name="l12378"></a><span class="lineno"><a class="line" href="group___s_c_b___peripheral.html#gaf22864785770f832103e904244e078cb">12378</a></span>&#160;<span class="preprocessor">#define SystemControl_BASE_PTR                   ((SCB_MemMapPtr)0xE000E000u)</span></div><div class="line"><a name="l12379"></a><span class="lineno">12379</span>&#160;</div><div class="line"><a name="l12380"></a><span class="lineno">12380</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12381"></a><span class="lineno">12381</span>&#160;<span class="comment">   -- SCB - Register accessor macros</span></div><div class="line"><a name="l12382"></a><span class="lineno">12382</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12383"></a><span class="lineno">12383</span>&#160;</div><div class="line"><a name="l12390"></a><span class="lineno">12390</span>&#160;<span class="comment">/* SCB - Register instance definitions */</span></div><div class="line"><a name="l12391"></a><span class="lineno">12391</span>&#160;<span class="comment">/* SystemControl */</span></div><div class="line"><a name="l12392"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga2a94c61032c2b326d148f402585f66f4">12392</a></span>&#160;<span class="preprocessor">#define SCB_ACTLR                                SCB_ACTLR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12393"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gad6f841a4188701c78b4fbefc4dcd1cb6">12393</a></span>&#160;<span class="preprocessor">#define SCB_CPUID                                SCB_CPUID_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12394"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga7f8564488243827944de74c4db24b732">12394</a></span>&#160;<span class="preprocessor">#define SCB_ICSR                                 SCB_ICSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12395"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gafb55c4d149b907fe569a1d8bb31cade1">12395</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR                                SCB_AIRCR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12396"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga4b62b78bccb6fe6afabe8f4969f58908">12396</a></span>&#160;<span class="preprocessor">#define SCB_VTOR                                 SCB_VTOR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12397"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga046351cf4159d1e8953730326c31ec5c">12397</a></span>&#160;<span class="preprocessor">#define SCB_SCR                                  SCB_SCR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12398"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga899566f16668d16cc5f7c7a1e9025bdd">12398</a></span>&#160;<span class="preprocessor">#define SCB_CCR                                  SCB_CCR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12399"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gaf09aa434b2e83324ecf55cc2688ee163">12399</a></span>&#160;<span class="preprocessor">#define SCB_SHPR1                                SCB_SHPR1_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12400"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga8ae524551cd0a9cee2b7e4484d926c5a">12400</a></span>&#160;<span class="preprocessor">#define SCB_SHPR2                                SCB_SHPR2_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12401"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gac0a168427d861c6175c07a2da89bca40">12401</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3                                SCB_SHPR3_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12402"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga00f70fc0cb709999835d54fb1a8d4112">12402</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR                                SCB_SHCSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12403"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga9de697fb8d981532e8c91feca864ff42">12403</a></span>&#160;<span class="preprocessor">#define SCB_CFSR                                 SCB_CFSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12404"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gaf8ffd3e54cbb7642101d979bd91cfa25">12404</a></span>&#160;<span class="preprocessor">#define SCB_HFSR                                 SCB_HFSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12405"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gae3a7746f39eaa9eb3cd867d1dc327c8b">12405</a></span>&#160;<span class="preprocessor">#define SCB_DFSR                                 SCB_DFSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12406"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga1fc21962567cb3e1c6ac552ed3068091">12406</a></span>&#160;<span class="preprocessor">#define SCB_MMFAR                                SCB_MMFAR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12407"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gaee532e1c3e3c27881a564b9a63f036cd">12407</a></span>&#160;<span class="preprocessor">#define SCB_BFAR                                 SCB_BFAR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12408"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga16a8b546ae510f0d470908e8ac913d11">12408</a></span>&#160;<span class="preprocessor">#define SCB_AFSR                                 SCB_AFSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l12409"></a><span class="lineno">12409</span>&#160; <span class="comment">/* end of group SCB_Register_Accessor_Macros */</span></div><div class="line"><a name="l12413"></a><span class="lineno">12413</span>&#160;</div><div class="line"><a name="l12414"></a><span class="lineno">12414</span>&#160; <span class="comment">/* end of group SCB_Peripheral */</span></div><div class="line"><a name="l12418"></a><span class="lineno">12418</span>&#160;</div><div class="line"><a name="l12419"></a><span class="lineno">12419</span>&#160;</div><div class="line"><a name="l12420"></a><span class="lineno">12420</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12421"></a><span class="lineno">12421</span>&#160;<span class="comment">   -- TPIU</span></div><div class="line"><a name="l12422"></a><span class="lineno">12422</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12423"></a><span class="lineno">12423</span>&#160;</div><div class="line"><a name="l12430"></a><span class="lineno">12430</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_t_p_i_u___mem_map.html">TPIU_MemMap</a> {</div><div class="line"><a name="l12431"></a><span class="lineno">12431</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SSPSR;                                  </div><div class="line"><a name="l12432"></a><span class="lineno">12432</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CSPSR;                                  </div><div class="line"><a name="l12433"></a><span class="lineno">12433</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[8];</div><div class="line"><a name="l12434"></a><span class="lineno">12434</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ACPR;                                   </div><div class="line"><a name="l12435"></a><span class="lineno">12435</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[220];</div><div class="line"><a name="l12436"></a><span class="lineno">12436</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SPPR;                                   </div><div class="line"><a name="l12437"></a><span class="lineno">12437</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[524];</div><div class="line"><a name="l12438"></a><span class="lineno">12438</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FFSR;                                   </div><div class="line"><a name="l12439"></a><span class="lineno">12439</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FFCR;                                   </div><div class="line"><a name="l12440"></a><span class="lineno">12440</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FSCR;                                   </div><div class="line"><a name="l12441"></a><span class="lineno">12441</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[3036];</div><div class="line"><a name="l12442"></a><span class="lineno">12442</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TRIGGER;                                </div><div class="line"><a name="l12443"></a><span class="lineno">12443</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FIFODATA0;                              </div><div class="line"><a name="l12444"></a><span class="lineno">12444</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ITATBCTR2;                              </div><div class="line"><a name="l12445"></a><span class="lineno">12445</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[4];</div><div class="line"><a name="l12446"></a><span class="lineno">12446</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ITATBCTR0;                              </div><div class="line"><a name="l12447"></a><span class="lineno">12447</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> FIFODATA1;                              </div><div class="line"><a name="l12448"></a><span class="lineno">12448</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> ITCTRL;                                 </div><div class="line"><a name="l12449"></a><span class="lineno">12449</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[156];</div><div class="line"><a name="l12450"></a><span class="lineno">12450</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CLAIMSET;                               </div><div class="line"><a name="l12451"></a><span class="lineno">12451</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CLAIMCLR;                               </div><div class="line"><a name="l12452"></a><span class="lineno">12452</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_6[32];</div><div class="line"><a name="l12453"></a><span class="lineno">12453</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> DEVID;                                  </div><div class="line"><a name="l12454"></a><span class="lineno">12454</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_7[4];</div><div class="line"><a name="l12455"></a><span class="lineno">12455</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID4;                                   </div><div class="line"><a name="l12456"></a><span class="lineno">12456</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID5;                                   </div><div class="line"><a name="l12457"></a><span class="lineno">12457</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID6;                                   </div><div class="line"><a name="l12458"></a><span class="lineno">12458</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID7;                                   </div><div class="line"><a name="l12459"></a><span class="lineno">12459</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID0;                                   </div><div class="line"><a name="l12460"></a><span class="lineno">12460</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID1;                                   </div><div class="line"><a name="l12461"></a><span class="lineno">12461</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID2;                                   </div><div class="line"><a name="l12462"></a><span class="lineno">12462</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PID3;                                   </div><div class="line"><a name="l12463"></a><span class="lineno">12463</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID0;                                   </div><div class="line"><a name="l12464"></a><span class="lineno">12464</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID1;                                   </div><div class="line"><a name="l12465"></a><span class="lineno">12465</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID2;                                   </div><div class="line"><a name="l12466"></a><span class="lineno">12466</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CID4;                                   </div><div class="line"><a name="l12467"></a><span class="lineno">12467</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___t_p_i_u___peripheral.html#ga300f3eea21a542970734e2c9c0953f4f">TPIU_MemMapPtr</a>;</div><div class="line"><a name="l12468"></a><span class="lineno">12468</span>&#160;</div><div class="line"><a name="l12469"></a><span class="lineno">12469</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12470"></a><span class="lineno">12470</span>&#160;<span class="comment">   -- TPIU - Register accessor macros</span></div><div class="line"><a name="l12471"></a><span class="lineno">12471</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12472"></a><span class="lineno">12472</span>&#160;</div><div class="line"><a name="l12479"></a><span class="lineno">12479</span>&#160;<span class="comment">/* TPIU - Register accessors */</span></div><div class="line"><a name="l12480"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga70f7b58922eb91eec6196998a950e7e6">12480</a></span>&#160;<span class="preprocessor">#define TPIU_SSPSR_REG(base)                     ((base)-&gt;SSPSR)</span></div><div class="line"><a name="l12481"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gafea47d54b3ce624f0b487095a33f87ee">12481</a></span>&#160;<span class="preprocessor">#define TPIU_CSPSR_REG(base)                     ((base)-&gt;CSPSR)</span></div><div class="line"><a name="l12482"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gaa1533cc1963e2e41268410ac18591036">12482</a></span>&#160;<span class="preprocessor">#define TPIU_ACPR_REG(base)                      ((base)-&gt;ACPR)</span></div><div class="line"><a name="l12483"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga0999ff94c91a95cc02e2bbd25f41f2b4">12483</a></span>&#160;<span class="preprocessor">#define TPIU_SPPR_REG(base)                      ((base)-&gt;SPPR)</span></div><div class="line"><a name="l12484"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga87fa1043a4397fabb81e4be255c0a6d2">12484</a></span>&#160;<span class="preprocessor">#define TPIU_FFSR_REG(base)                      ((base)-&gt;FFSR)</span></div><div class="line"><a name="l12485"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga890150a55f047ae7b0e424fb1ab69c62">12485</a></span>&#160;<span class="preprocessor">#define TPIU_FFCR_REG(base)                      ((base)-&gt;FFCR)</span></div><div class="line"><a name="l12486"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga9502e583218f28d70aed3da35b51fa9c">12486</a></span>&#160;<span class="preprocessor">#define TPIU_FSCR_REG(base)                      ((base)-&gt;FSCR)</span></div><div class="line"><a name="l12487"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gae0e1f67cdfd71a79d152c901cb744a34">12487</a></span>&#160;<span class="preprocessor">#define TPIU_TRIGGER_REG(base)                   ((base)-&gt;TRIGGER)</span></div><div class="line"><a name="l12488"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga594012ee05bd16f52ef3428367d9aa09">12488</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0_REG(base)                 ((base)-&gt;FIFODATA0)</span></div><div class="line"><a name="l12489"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga99561f9638b22afba7974e22aa56d93d">12489</a></span>&#160;<span class="preprocessor">#define TPIU_ITATBCTR2_REG(base)                 ((base)-&gt;ITATBCTR2)</span></div><div class="line"><a name="l12490"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gaebf01febdbeec8c142c03b5c074e1fed">12490</a></span>&#160;<span class="preprocessor">#define TPIU_ITATBCTR0_REG(base)                 ((base)-&gt;ITATBCTR0)</span></div><div class="line"><a name="l12491"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga94e7646ffbef879b19b84538655f8661">12491</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1_REG(base)                 ((base)-&gt;FIFODATA1)</span></div><div class="line"><a name="l12492"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga3fb80a5db7419d9b28f36030fa56c9f6">12492</a></span>&#160;<span class="preprocessor">#define TPIU_ITCTRL_REG(base)                    ((base)-&gt;ITCTRL)</span></div><div class="line"><a name="l12493"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga36e2ff51a935b49ba3848abac32d9771">12493</a></span>&#160;<span class="preprocessor">#define TPIU_CLAIMSET_REG(base)                  ((base)-&gt;CLAIMSET)</span></div><div class="line"><a name="l12494"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga0e17510140274c78c7590de1b5d39c75">12494</a></span>&#160;<span class="preprocessor">#define TPIU_CLAIMCLR_REG(base)                  ((base)-&gt;CLAIMCLR)</span></div><div class="line"><a name="l12495"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga30d4f93f5e89c158bb79417caf4daa37">12495</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID_REG(base)                     ((base)-&gt;DEVID)</span></div><div class="line"><a name="l12496"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga2fb69dcf92ae17576611bbaef82a311b">12496</a></span>&#160;<span class="preprocessor">#define TPIU_PID4_REG(base)                      ((base)-&gt;PID4)</span></div><div class="line"><a name="l12497"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga23bae8088e08814bfd85ca65917ef08d">12497</a></span>&#160;<span class="preprocessor">#define TPIU_PID5_REG(base)                      ((base)-&gt;PID5)</span></div><div class="line"><a name="l12498"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga135cc7558ac7d8d2cce7535a7f2b2a0e">12498</a></span>&#160;<span class="preprocessor">#define TPIU_PID6_REG(base)                      ((base)-&gt;PID6)</span></div><div class="line"><a name="l12499"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga4beab80bc710cd3ade8c413ed28052c2">12499</a></span>&#160;<span class="preprocessor">#define TPIU_PID7_REG(base)                      ((base)-&gt;PID7)</span></div><div class="line"><a name="l12500"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga8e2ec990e5e23265bc0bb9a09ff6a164">12500</a></span>&#160;<span class="preprocessor">#define TPIU_PID0_REG(base)                      ((base)-&gt;PID0)</span></div><div class="line"><a name="l12501"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gafcbd8fadc083f6c8c9ae55edf780b9f8">12501</a></span>&#160;<span class="preprocessor">#define TPIU_PID1_REG(base)                      ((base)-&gt;PID1)</span></div><div class="line"><a name="l12502"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga25559df859b61bb86a02cdc2004c6f30">12502</a></span>&#160;<span class="preprocessor">#define TPIU_PID2_REG(base)                      ((base)-&gt;PID2)</span></div><div class="line"><a name="l12503"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga84d47dba808cfe2c3ce705e19b5fde1e">12503</a></span>&#160;<span class="preprocessor">#define TPIU_PID3_REG(base)                      ((base)-&gt;PID3)</span></div><div class="line"><a name="l12504"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gae0f119eaf4617470a270da91ce27f9fb">12504</a></span>&#160;<span class="preprocessor">#define TPIU_CID0_REG(base)                      ((base)-&gt;CID0)</span></div><div class="line"><a name="l12505"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga3b9d84f25d7269b36d2c74fa5420450c">12505</a></span>&#160;<span class="preprocessor">#define TPIU_CID1_REG(base)                      ((base)-&gt;CID1)</span></div><div class="line"><a name="l12506"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga5a60a1d412839185c0398f0b29153430">12506</a></span>&#160;<span class="preprocessor">#define TPIU_CID2_REG(base)                      ((base)-&gt;CID2)</span></div><div class="line"><a name="l12507"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga887058c50d4ad4cfce8fefc4275e9dc2">12507</a></span>&#160;<span class="preprocessor">#define TPIU_CID4_REG(base)                      ((base)-&gt;CID4)</span></div><div class="line"><a name="l12508"></a><span class="lineno">12508</span>&#160; <span class="comment">/* end of group TPIU_Register_Accessor_Macros */</span></div><div class="line"><a name="l12512"></a><span class="lineno">12512</span>&#160;</div><div class="line"><a name="l12513"></a><span class="lineno">12513</span>&#160;</div><div class="line"><a name="l12514"></a><span class="lineno">12514</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12515"></a><span class="lineno">12515</span>&#160;<span class="comment">   -- TPIU Register Masks</span></div><div class="line"><a name="l12516"></a><span class="lineno">12516</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12517"></a><span class="lineno">12517</span>&#160; <span class="comment">/* end of group TPIU_Register_Masks */</span></div><div class="line"><a name="l12527"></a><span class="lineno">12527</span>&#160;</div><div class="line"><a name="l12528"></a><span class="lineno">12528</span>&#160;</div><div class="line"><a name="l12529"></a><span class="lineno">12529</span>&#160;<span class="comment">/* TPIU - Peripheral instance base addresses */</span></div><div class="line"><a name="l12531"></a><span class="lineno"><a class="line" href="group___t_p_i_u___peripheral.html#ga9294dc3ec1881014ac83408db60de6a0">12531</a></span>&#160;<span class="preprocessor">#define TPIU_BASE_PTR                            ((TPIU_MemMapPtr)0xE0040000u)</span></div><div class="line"><a name="l12532"></a><span class="lineno">12532</span>&#160;</div><div class="line"><a name="l12533"></a><span class="lineno">12533</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12534"></a><span class="lineno">12534</span>&#160;<span class="comment">   -- TPIU - Register accessor macros</span></div><div class="line"><a name="l12535"></a><span class="lineno">12535</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12536"></a><span class="lineno">12536</span>&#160;</div><div class="line"><a name="l12543"></a><span class="lineno">12543</span>&#160;<span class="comment">/* TPIU - Register instance definitions */</span></div><div class="line"><a name="l12544"></a><span class="lineno">12544</span>&#160;<span class="comment">/* TPIU */</span></div><div class="line"><a name="l12545"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gafe9850f6644e019acbd41ae36f2a9bb8">12545</a></span>&#160;<span class="preprocessor">#define TPIU_SSPSR                               TPIU_SSPSR_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12546"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga30ef8dde42bb8b5ce47fd60b3450b4ce">12546</a></span>&#160;<span class="preprocessor">#define TPIU_CSPSR                               TPIU_CSPSR_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12547"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga5b928b2763dbc7685675954dfbc77b5e">12547</a></span>&#160;<span class="preprocessor">#define TPIU_ACPR                                TPIU_ACPR_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12548"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga07413fb90b689fafae5fb669e7bfadd7">12548</a></span>&#160;<span class="preprocessor">#define TPIU_SPPR                                TPIU_SPPR_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12549"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga020c57a36fab7ac79ff2310e34b8d708">12549</a></span>&#160;<span class="preprocessor">#define TPIU_FFSR                                TPIU_FFSR_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12550"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gac8a5a5f384ba44b32ca65e20ed86745b">12550</a></span>&#160;<span class="preprocessor">#define TPIU_FFCR                                TPIU_FFCR_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12551"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gaeb0b2f20951ac702dab38f0c3bd6af50">12551</a></span>&#160;<span class="preprocessor">#define TPIU_FSCR                                TPIU_FSCR_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12552"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga9a5708414426b57f9a426f0db450e52e">12552</a></span>&#160;<span class="preprocessor">#define TPIU_TRIGGER                             TPIU_TRIGGER_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12553"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga9adb8c73eada72dfb50c571bc27e1c7b">12553</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA0                           TPIU_FIFODATA0_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12554"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga0374a2b7abbfc780f2f8d2688cc52cd8">12554</a></span>&#160;<span class="preprocessor">#define TPIU_ITATBCTR2                           TPIU_ITATBCTR2_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12555"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga7da67425c1385faab19d1a21f23f785a">12555</a></span>&#160;<span class="preprocessor">#define TPIU_FIFODATA1                           TPIU_FIFODATA1_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12556"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gad4d36b3e743687bc954cf918a8f0a669">12556</a></span>&#160;<span class="preprocessor">#define TPIU_ITATBCTR0                           TPIU_ITATBCTR0_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12557"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gac8cefc0df562787ac139bf40b88599a0">12557</a></span>&#160;<span class="preprocessor">#define TPIU_ITCTRL                              TPIU_ITCTRL_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12558"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gac342a053f478d58d30fd6478f07efa22">12558</a></span>&#160;<span class="preprocessor">#define TPIU_CLAIMSET                            TPIU_CLAIMSET_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12559"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga135968eb8c887f05e402a616313cf241">12559</a></span>&#160;<span class="preprocessor">#define TPIU_CLAIMCLR                            TPIU_CLAIMCLR_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12560"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gad9b75f6e89de1971b490ad69ffff4c0c">12560</a></span>&#160;<span class="preprocessor">#define TPIU_DEVID                               TPIU_DEVID_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12561"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gabba9aca8d9872c6c7f47e5768dfda71c">12561</a></span>&#160;<span class="preprocessor">#define TPIU_PID4                                TPIU_PID4_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12562"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga804c0eac6d089ad5451d954313339c37">12562</a></span>&#160;<span class="preprocessor">#define TPIU_PID5                                TPIU_PID5_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12563"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gaba029b8121dbbd2bc5a6178a0e8d0f30">12563</a></span>&#160;<span class="preprocessor">#define TPIU_PID6                                TPIU_PID6_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12564"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gad14d32c67766c999a5e9a97e43f915b6">12564</a></span>&#160;<span class="preprocessor">#define TPIU_PID7                                TPIU_PID7_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12565"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gaab46908119938f7d645c4e1184889256">12565</a></span>&#160;<span class="preprocessor">#define TPIU_PID0                                TPIU_PID0_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12566"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gaf3b36d07663fddfa848917e9b971ca50">12566</a></span>&#160;<span class="preprocessor">#define TPIU_PID1                                TPIU_PID1_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12567"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga8b9d0fd1a39ca0c08c64f59f9c64316d">12567</a></span>&#160;<span class="preprocessor">#define TPIU_PID2                                TPIU_PID2_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12568"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga8af62e5bcacd125220718272f3dd5d28">12568</a></span>&#160;<span class="preprocessor">#define TPIU_PID3                                TPIU_PID3_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12569"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gadebf3e786cb3a0be9090de57cc9971ad">12569</a></span>&#160;<span class="preprocessor">#define TPIU_CID0                                TPIU_CID0_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12570"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#gabf57af574589b5f4b5414e0116afd57d">12570</a></span>&#160;<span class="preprocessor">#define TPIU_CID1                                TPIU_CID1_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12571"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga6dcaf432d12b9c73b2db40c0b06eaa77">12571</a></span>&#160;<span class="preprocessor">#define TPIU_CID2                                TPIU_CID2_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12572"></a><span class="lineno"><a class="line" href="group___t_p_i_u___register___accessor___macros.html#ga73504328272607fbb53054442b6d4bb8">12572</a></span>&#160;<span class="preprocessor">#define TPIU_CID3                                TPIU_CID4_REG(TPIU_BASE_PTR)</span></div><div class="line"><a name="l12573"></a><span class="lineno">12573</span>&#160; <span class="comment">/* end of group TPIU_Register_Accessor_Macros */</span></div><div class="line"><a name="l12577"></a><span class="lineno">12577</span>&#160;</div><div class="line"><a name="l12578"></a><span class="lineno">12578</span>&#160; <span class="comment">/* end of group TPIU_Peripheral */</span></div><div class="line"><a name="l12582"></a><span class="lineno">12582</span>&#160;</div><div class="line"><a name="l12583"></a><span class="lineno">12583</span>&#160;</div><div class="line"><a name="l12584"></a><span class="lineno">12584</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12585"></a><span class="lineno">12585</span>&#160;<span class="comment">   -- TSI</span></div><div class="line"><a name="l12586"></a><span class="lineno">12586</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12587"></a><span class="lineno">12587</span>&#160;</div><div class="line"><a name="l12594"></a><span class="lineno">12594</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_t_s_i___mem_map.html">TSI_MemMap</a> {</div><div class="line"><a name="l12595"></a><span class="lineno">12595</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> GENCS;                                  </div><div class="line"><a name="l12596"></a><span class="lineno">12596</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SCANC;                                  </div><div class="line"><a name="l12597"></a><span class="lineno">12597</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PEN;                                    </div><div class="line"><a name="l12598"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#a2e515588d62f40e0b2950b266b739ffd">12598</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> <a class="code" href="struct_t_s_i___mem_map.html#a2e515588d62f40e0b2950b266b739ffd">STATUS</a>;                                 </div><div class="line"><a name="l12599"></a><span class="lineno">12599</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[240];</div><div class="line"><a name="l12600"></a><span class="lineno">12600</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CNTR1;                                  </div><div class="line"><a name="l12601"></a><span class="lineno">12601</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CNTR3;                                  </div><div class="line"><a name="l12602"></a><span class="lineno">12602</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CNTR5;                                  </div><div class="line"><a name="l12603"></a><span class="lineno">12603</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CNTR7;                                  </div><div class="line"><a name="l12604"></a><span class="lineno">12604</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CNTR9;                                  </div><div class="line"><a name="l12605"></a><span class="lineno">12605</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CNTR11;                                 </div><div class="line"><a name="l12606"></a><span class="lineno">12606</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CNTR13;                                 </div><div class="line"><a name="l12607"></a><span class="lineno">12607</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CNTR15;                                 </div><div class="line"><a name="l12608"></a><span class="lineno"><a class="line" href="struct_t_s_i___mem_map.html#ab227f17724905939b287656009e50f03">12608</a></span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> THRESHLD[16];                           </div><div class="line"><a name="l12609"></a><span class="lineno">12609</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___t_s_i___peripheral.html#gad1310fedc6b594554cdd760e371de570">TSI_MemMapPtr</a>;</div><div class="line"><a name="l12610"></a><span class="lineno">12610</span>&#160;</div><div class="line"><a name="l12611"></a><span class="lineno">12611</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12612"></a><span class="lineno">12612</span>&#160;<span class="comment">   -- TSI - Register accessor macros</span></div><div class="line"><a name="l12613"></a><span class="lineno">12613</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12614"></a><span class="lineno">12614</span>&#160;</div><div class="line"><a name="l12621"></a><span class="lineno">12621</span>&#160;<span class="comment">/* TSI - Register accessors */</span></div><div class="line"><a name="l12622"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gacb2292491464fa55b36996380b09077f">12622</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_REG(base)                      ((base)-&gt;GENCS)</span></div><div class="line"><a name="l12623"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gaa04f34529d4fc762bc30470edc1d5f38">12623</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_REG(base)                      ((base)-&gt;SCANC)</span></div><div class="line"><a name="l12624"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gaf538119a9d15bb7ecc599ef0c8dccec8">12624</a></span>&#160;<span class="preprocessor">#define TSI_PEN_REG(base)                        ((base)-&gt;PEN)</span></div><div class="line"><a name="l12625"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga7ab95dacdfe4e8d91adaf8783896b212">12625</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_REG(base)                     ((base)-&gt;STATUS)</span></div><div class="line"><a name="l12626"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga7c64ae8bd21ec584c53351a1c55b6346">12626</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_REG(base)                      ((base)-&gt;CNTR1)</span></div><div class="line"><a name="l12627"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga1abf4e67869018b5fda8466627fdf6ac">12627</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_REG(base)                      ((base)-&gt;CNTR3)</span></div><div class="line"><a name="l12628"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gae18562b4206a5154086131349befffe5">12628</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_REG(base)                      ((base)-&gt;CNTR5)</span></div><div class="line"><a name="l12629"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gac1490787aebce3053c85c5742138e611">12629</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_REG(base)                      ((base)-&gt;CNTR7)</span></div><div class="line"><a name="l12630"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga47c15fa313e21645ab38cf808bd08abb">12630</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_REG(base)                      ((base)-&gt;CNTR9)</span></div><div class="line"><a name="l12631"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gabb3ec6c9ffd38a29d4917c9c74047087">12631</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_REG(base)                     ((base)-&gt;CNTR11)</span></div><div class="line"><a name="l12632"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga4781f0cae7aee00361b1d6dd24ebb375">12632</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_REG(base)                     ((base)-&gt;CNTR13)</span></div><div class="line"><a name="l12633"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga6999a403171b9b12a3caa9d5c0da77b6">12633</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_REG(base)                     ((base)-&gt;CNTR15)</span></div><div class="line"><a name="l12634"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gad487b889bf5ed9fc832ab15d8a6af91c">12634</a></span>&#160;<span class="preprocessor">#define TSI_THRESHLD_REG(base,index)             ((base)-&gt;THRESHLD[index])</span></div><div class="line"><a name="l12635"></a><span class="lineno">12635</span>&#160; <span class="comment">/* end of group TSI_Register_Accessor_Macros */</span></div><div class="line"><a name="l12639"></a><span class="lineno">12639</span>&#160;</div><div class="line"><a name="l12640"></a><span class="lineno">12640</span>&#160;</div><div class="line"><a name="l12641"></a><span class="lineno">12641</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12642"></a><span class="lineno">12642</span>&#160;<span class="comment">   -- TSI Register Masks</span></div><div class="line"><a name="l12643"></a><span class="lineno">12643</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12644"></a><span class="lineno">12644</span>&#160;</div><div class="line"><a name="l12650"></a><span class="lineno">12650</span>&#160;<span class="comment">/* GENCS Bit Fields */</span></div><div class="line"><a name="l12651"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga83a2e8e8965873c67507422e6e9a9b8e">12651</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_MASK                      0x1u</span></div><div class="line"><a name="l12652"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab11b995ab664e22700a2f67aa2b1a070">12652</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_SHIFT                     0</span></div><div class="line"><a name="l12653"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga490fa9afb2591596712216cc7031cd47">12653</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_MASK                       0x2u</span></div><div class="line"><a name="l12654"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4e08b4560fff0d44559e8dd48afcb4b0">12654</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_SHIFT                      1</span></div><div class="line"><a name="l12655"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1036a1740b9fd85ac9a7ee8c7b31fbc5">12655</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_MASK                      0x10u</span></div><div class="line"><a name="l12656"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2cdb34b848a822afc459c74893200fbb">12656</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_SHIFT                     4</span></div><div class="line"><a name="l12657"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae3ff8b7a00a0f1e53fd4b454858eb366">12657</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ERIE_MASK                      0x20u</span></div><div class="line"><a name="l12658"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga834b781dd182ceb57eff9de0ab0ef82a">12658</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_ERIE_SHIFT                     5</span></div><div class="line"><a name="l12659"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac1aa80b1c251525e1811471e72c00254">12659</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIE_MASK                     0x40u</span></div><div class="line"><a name="l12660"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1ce2a7ae1f44df3b88d3028b2453f9c0">12660</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIE_SHIFT                    6</span></div><div class="line"><a name="l12661"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gafa7ce02781bc0e3d369d9a00a77b480f">12661</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_MASK                     0x80u</span></div><div class="line"><a name="l12662"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga503402dbca8eec965cad561df32e7cf5">12662</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_SHIFT                    7</span></div><div class="line"><a name="l12663"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3e70511a926ede552203b0d191591554">12663</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SWTS_MASK                      0x100u</span></div><div class="line"><a name="l12664"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf0cc5b9ce61c09cd8f5b64f85b3c11aa">12664</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SWTS_SHIFT                     8</span></div><div class="line"><a name="l12665"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf7212a89bc45902f2ed4cee12a1ceb92">12665</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_MASK                     0x200u</span></div><div class="line"><a name="l12666"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga372b92d46c9f071d4fdee3edcc0d5219">12666</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_SHIFT                    9</span></div><div class="line"><a name="l12667"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9d9ee2965d913e5b2eb7a9a71a5c26e8">12667</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OVRF_MASK                      0x1000u</span></div><div class="line"><a name="l12668"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga36164d96be108b8f9e9c9ba32db4363c">12668</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OVRF_SHIFT                     12</span></div><div class="line"><a name="l12669"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga33e3d274099483b6ebf7897b7d72b866">12669</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTERF_MASK                    0x2000u</span></div><div class="line"><a name="l12670"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga90ccee35b83ef31a092ad15e533e6396">12670</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTERF_SHIFT                   13</span></div><div class="line"><a name="l12671"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae0670e2e8c0eb55717171acb5a2bebfe">12671</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_MASK                    0x4000u</span></div><div class="line"><a name="l12672"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaa269027bdefea51eddd47bfc47140224">12672</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_SHIFT                   14</span></div><div class="line"><a name="l12673"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga820de7fe1ecba9a42260e304554b389f">12673</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_MASK                      0x8000u</span></div><div class="line"><a name="l12674"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9a2e8c68bfb60312ebdeea4f069d9086">12674</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_SHIFT                     15</span></div><div class="line"><a name="l12675"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3c608c250c31872d206e9c18eea97799">12675</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_MASK                        0x70000u</span></div><div class="line"><a name="l12676"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaae1f3b081a9c92fefe10bd3ec1f40734">12676</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_SHIFT                       16</span></div><div class="line"><a name="l12677"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6edb5dbc41896c6d33fd1395d9e1a17d">12677</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_PS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_PS_SHIFT))&amp;TSI_GENCS_PS_MASK)</span></div><div class="line"><a name="l12678"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3a420e0ae200374eca1a185b535cc0ba">12678</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_MASK                      0xF80000u</span></div><div class="line"><a name="l12679"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab90732bc69449d59a0fc0f3c208caf21">12679</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_SHIFT                     19</span></div><div class="line"><a name="l12680"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga88b69a519adf7824cdb68192fb98b684">12680</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_NSCN_SHIFT))&amp;TSI_GENCS_NSCN_MASK)</span></div><div class="line"><a name="l12681"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf89fb1d534403dbb1be0df6093c0d529">12681</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_LPSCNITV_MASK                  0xF000000u</span></div><div class="line"><a name="l12682"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga925b30be99db125b6524ede3ef7af689">12682</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_LPSCNITV_SHIFT                 24</span></div><div class="line"><a name="l12683"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gade959d31be4b537f59b115fbd4ca988a">12683</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_LPSCNITV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_LPSCNITV_SHIFT))&amp;TSI_GENCS_LPSCNITV_MASK)</span></div><div class="line"><a name="l12684"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga10761aaf1cd7148018bd3ae41583e66c">12684</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_LPCLKS_MASK                    0x10000000u</span></div><div class="line"><a name="l12685"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga620a7a5a90382cea065b1498ff7a41ed">12685</a></span>&#160;<span class="preprocessor">#define TSI_GENCS_LPCLKS_SHIFT                   28</span></div><div class="line"><a name="l12686"></a><span class="lineno">12686</span>&#160;<span class="comment">/* SCANC Bit Fields */</span></div><div class="line"><a name="l12687"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga005284b8b7706c54a56d4c88f5974dc9">12687</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMPSC_MASK                     0x7u</span></div><div class="line"><a name="l12688"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2dae9d2c84538073c5ef08d391150c97">12688</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMPSC_SHIFT                    0</span></div><div class="line"><a name="l12689"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4b0c2e21de678ed097431bb897d4f73f">12689</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMPSC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_AMPSC_SHIFT))&amp;TSI_SCANC_AMPSC_MASK)</span></div><div class="line"><a name="l12690"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga020a126e5eafeff150a1b960bc17679f">12690</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMCLKS_MASK                    0x18u</span></div><div class="line"><a name="l12691"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4800a19f7603462d1b6ba211b9cb8b5f">12691</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMCLKS_SHIFT                   3</span></div><div class="line"><a name="l12692"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3cf9761f62c8570d4d82d8752df90e96">12692</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMCLKS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_AMCLKS_SHIFT))&amp;TSI_SCANC_AMCLKS_MASK)</span></div><div class="line"><a name="l12693"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4fcc6d95912914ff1944a663f486c8aa">12693</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMCLKDIV_MASK                  0x20u</span></div><div class="line"><a name="l12694"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga80e62da2eb9fd2450ca9f9f503999426">12694</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_AMCLKDIV_SHIFT                 5</span></div><div class="line"><a name="l12695"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gabe47ab9c65156f2c6cb9389b96c36843">12695</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_SMOD_MASK                      0xFF00u</span></div><div class="line"><a name="l12696"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaea5084730b6e76063397e67f558ab423">12696</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_SMOD_SHIFT                     8</span></div><div class="line"><a name="l12697"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac2872c89d4a12afb8e253c30657386f2">12697</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_SMOD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_SMOD_SHIFT))&amp;TSI_SCANC_SMOD_MASK)</span></div><div class="line"><a name="l12698"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gacc2a996e2da0e3fe992ebec8abce0bfc">12698</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_DELVOL_MASK                    0x70000u</span></div><div class="line"><a name="l12699"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0d433ad9b0f8826200b993e32c1c45cd">12699</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_DELVOL_SHIFT                   16</span></div><div class="line"><a name="l12700"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga977ce181c3df29137f666d62fc4275dd">12700</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_DELVOL(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_DELVOL_SHIFT))&amp;TSI_SCANC_DELVOL_MASK)</span></div><div class="line"><a name="l12701"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab5798996c8488e915c2db48de5f5d0bb">12701</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_EXTCHRG_MASK                   0xF80000u</span></div><div class="line"><a name="l12702"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5381f1f7b0d3256890453050ef35486d">12702</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_EXTCHRG_SHIFT                  19</span></div><div class="line"><a name="l12703"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga95fe823ddb5a6450bff2885fba98d5b3">12703</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_EXTCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_EXTCHRG_SHIFT))&amp;TSI_SCANC_EXTCHRG_MASK)</span></div><div class="line"><a name="l12704"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga55a6de6ab83ae86173441040de6a0e90">12704</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_CAPTRM_MASK                    0x7000000u</span></div><div class="line"><a name="l12705"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaac5874a969cb660929d3536ca0f19ebb">12705</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_CAPTRM_SHIFT                   24</span></div><div class="line"><a name="l12706"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7cc66d016c2eceeaaa0f646f2c3c0c18">12706</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_CAPTRM(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_CAPTRM_SHIFT))&amp;TSI_SCANC_CAPTRM_MASK)</span></div><div class="line"><a name="l12707"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga080be6d8826668cf4d63346b449931ed">12707</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_REFCHRG_MASK                   0xF8000000u</span></div><div class="line"><a name="l12708"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga636c8873ea4eb5255f0f76fef1a8a5ba">12708</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_REFCHRG_SHIFT                  27</span></div><div class="line"><a name="l12709"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1e5d38ac15864f154123a96f9f4b5720">12709</a></span>&#160;<span class="preprocessor">#define TSI_SCANC_REFCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_SCANC_REFCHRG_SHIFT))&amp;TSI_SCANC_REFCHRG_MASK)</span></div><div class="line"><a name="l12710"></a><span class="lineno">12710</span>&#160;<span class="comment">/* PEN Bit Fields */</span></div><div class="line"><a name="l12711"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2fe95bf659075368ab23b5876de8d79d">12711</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN0_MASK                        0x1u</span></div><div class="line"><a name="l12712"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga74f58c20a9a8ec69dd0d4e5f4e1eb07d">12712</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN0_SHIFT                       0</span></div><div class="line"><a name="l12713"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaeefece47c8a990e2b0ee71e68b2e35a7">12713</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN1_MASK                        0x2u</span></div><div class="line"><a name="l12714"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga8e5d3fd7f263031f112fe920ea105aaf">12714</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN1_SHIFT                       1</span></div><div class="line"><a name="l12715"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga851b1c95858be546cf4c5e1975d51823">12715</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN2_MASK                        0x4u</span></div><div class="line"><a name="l12716"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0b7c4038dd06f31b5acfbd2be8ff65cf">12716</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN2_SHIFT                       2</span></div><div class="line"><a name="l12717"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaaa7f4499e9502211aa3f701ff76cbfd5">12717</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN3_MASK                        0x8u</span></div><div class="line"><a name="l12718"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaae95322b203c2d62343f500b0c2a5996">12718</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN3_SHIFT                       3</span></div><div class="line"><a name="l12719"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga84dcc37edb4ed1b883f85b639092a9cb">12719</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN4_MASK                        0x10u</span></div><div class="line"><a name="l12720"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab5aa48e30efdd8e8f431087e7c115ef0">12720</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN4_SHIFT                       4</span></div><div class="line"><a name="l12721"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6fa4ed2566d9f9a2ea99816a0f362284">12721</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN5_MASK                        0x20u</span></div><div class="line"><a name="l12722"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac570df6433fa24603f53ef4ec29d1462">12722</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN5_SHIFT                       5</span></div><div class="line"><a name="l12723"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6ea52be49c67caff3c6aec70425f6da7">12723</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN6_MASK                        0x40u</span></div><div class="line"><a name="l12724"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3c47b02418ccd8b31132ecfdd45bdd9c">12724</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN6_SHIFT                       6</span></div><div class="line"><a name="l12725"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga647e31fe5802735f69fa70e752b881b3">12725</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN7_MASK                        0x80u</span></div><div class="line"><a name="l12726"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga8a68b8de1664c9980b3f742c8a1427c2">12726</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN7_SHIFT                       7</span></div><div class="line"><a name="l12727"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga98c6aab58655c83b856f21f804c7c439">12727</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN8_MASK                        0x100u</span></div><div class="line"><a name="l12728"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga822574504a16f31bf6172fc5b582f963">12728</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN8_SHIFT                       8</span></div><div class="line"><a name="l12729"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga614663f54a6b349074b981f83bda0e84">12729</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN9_MASK                        0x200u</span></div><div class="line"><a name="l12730"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga23492a8b439df4e9414fbae2cf54742f">12730</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN9_SHIFT                       9</span></div><div class="line"><a name="l12731"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4a5e83e197e558ed636a8531f63a51a0">12731</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN10_MASK                       0x400u</span></div><div class="line"><a name="l12732"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae26e707910b5a4ed3a2bfc7397c7fdf8">12732</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN10_SHIFT                      10</span></div><div class="line"><a name="l12733"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2692c92efabc1272aadd492fedaf8117">12733</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN11_MASK                       0x800u</span></div><div class="line"><a name="l12734"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7cf23edbaaf2d70825a3af3774076230">12734</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN11_SHIFT                      11</span></div><div class="line"><a name="l12735"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga686745e0ce974aeda129cb1ad92792b5">12735</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN12_MASK                       0x1000u</span></div><div class="line"><a name="l12736"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4e6356a9326382d6696b9249ad74ec3b">12736</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN12_SHIFT                      12</span></div><div class="line"><a name="l12737"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga47604061f85253c63ae3846adea3f36a">12737</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN13_MASK                       0x2000u</span></div><div class="line"><a name="l12738"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaa2beb25ccfcccb7bb0032fa6f42b80f7">12738</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN13_SHIFT                      13</span></div><div class="line"><a name="l12739"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaa4403e6fd78c53717c22d34c9d082d8c">12739</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN14_MASK                       0x4000u</span></div><div class="line"><a name="l12740"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga20c8a6fee93df97db5d2191bd6d72b09">12740</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN14_SHIFT                      14</span></div><div class="line"><a name="l12741"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1cbf93a7b5646316b3013106b096951c">12741</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN15_MASK                       0x8000u</span></div><div class="line"><a name="l12742"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga06472a71ff605b918f36b6dd770bff9c">12742</a></span>&#160;<span class="preprocessor">#define TSI_PEN_PEN15_SHIFT                      15</span></div><div class="line"><a name="l12743"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5c60f0233573e0a5436a8bf87600d347">12743</a></span>&#160;<span class="preprocessor">#define TSI_PEN_LPSP_MASK                        0xF0000u</span></div><div class="line"><a name="l12744"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga8a4314c8664c97a0304050452d85779b">12744</a></span>&#160;<span class="preprocessor">#define TSI_PEN_LPSP_SHIFT                       16</span></div><div class="line"><a name="l12745"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2c49a1ebc890fb8e3d4e7468c516d8fd">12745</a></span>&#160;<span class="preprocessor">#define TSI_PEN_LPSP(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_PEN_LPSP_SHIFT))&amp;TSI_PEN_LPSP_MASK)</span></div><div class="line"><a name="l12746"></a><span class="lineno">12746</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l12747"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaba3b802d58cd6d4e643835d4490e0b36">12747</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF0_MASK                   0x1u</span></div><div class="line"><a name="l12748"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac2486b4a5a5bf2126b476abddb8854bb">12748</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF0_SHIFT                  0</span></div><div class="line"><a name="l12749"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga42bc2735913907ffb279e845512720b6">12749</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF1_MASK                   0x2u</span></div><div class="line"><a name="l12750"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7a2ed406413af810327157dfe369fbcb">12750</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF1_SHIFT                  1</span></div><div class="line"><a name="l12751"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga05d4fda4abe0618848a2c4f6f3e80f4c">12751</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF2_MASK                   0x4u</span></div><div class="line"><a name="l12752"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5521282a22145ad74736ca10c821de06">12752</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF2_SHIFT                  2</span></div><div class="line"><a name="l12753"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga001cd05506aa4f1193d2ee85cfcaa8ef">12753</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF3_MASK                   0x8u</span></div><div class="line"><a name="l12754"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5b0541f56d6bfead86936028efa33437">12754</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF3_SHIFT                  3</span></div><div class="line"><a name="l12755"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3ea55943ae713c056e035674147b1bdc">12755</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF4_MASK                   0x10u</span></div><div class="line"><a name="l12756"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga194ae4d273a01e9de8a06e72b5e302f1">12756</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF4_SHIFT                  4</span></div><div class="line"><a name="l12757"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae5abf494eb0423ff3f28bddc7a18aa65">12757</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF5_MASK                   0x20u</span></div><div class="line"><a name="l12758"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf0363c36ca6ff796ccca69e7627f96b1">12758</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF5_SHIFT                  5</span></div><div class="line"><a name="l12759"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2ccd32bf86668655d33f1182385b713c">12759</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF6_MASK                   0x40u</span></div><div class="line"><a name="l12760"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6b0385a7972d606202fc21c75d388066">12760</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF6_SHIFT                  6</span></div><div class="line"><a name="l12761"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga19ff27f61a1f1b2dfae45581adf427aa">12761</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF7_MASK                   0x80u</span></div><div class="line"><a name="l12762"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga895d513830cf8a2d2de63bbecd7a807c">12762</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF7_SHIFT                  7</span></div><div class="line"><a name="l12763"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6221630132abfdf46ae3083ba9f33f08">12763</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF8_MASK                   0x100u</span></div><div class="line"><a name="l12764"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga69bdd5b442f29d3b7eff8f6e276e1afc">12764</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF8_SHIFT                  8</span></div><div class="line"><a name="l12765"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga572f9140326a0f0d2dfd00ceec9b7db6">12765</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF9_MASK                   0x200u</span></div><div class="line"><a name="l12766"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gafa66a225cd19e5a75386c51c2656fdf8">12766</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF9_SHIFT                  9</span></div><div class="line"><a name="l12767"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gadc21ec7d40eb78154e54e25b9ed7c144">12767</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF10_MASK                  0x400u</span></div><div class="line"><a name="l12768"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf29032beef82f32f69572419f47b1d5a">12768</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF10_SHIFT                 10</span></div><div class="line"><a name="l12769"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaefb80a6fd4e17e33a964dd780bdffa5e">12769</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF11_MASK                  0x800u</span></div><div class="line"><a name="l12770"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga64b01ce88dd183e95b43016dd914b860">12770</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF11_SHIFT                 11</span></div><div class="line"><a name="l12771"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9231581d364d5b897609dc2337221009">12771</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF12_MASK                  0x1000u</span></div><div class="line"><a name="l12772"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1225e4664a117d21a7edc9b23cef14df">12772</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF12_SHIFT                 12</span></div><div class="line"><a name="l12773"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5858e0d3ecdf79603d2d7b1f7d43eafa">12773</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF13_MASK                  0x2000u</span></div><div class="line"><a name="l12774"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gafcef9c52ccbfbcf0a01b538c439a09b0">12774</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF13_SHIFT                 13</span></div><div class="line"><a name="l12775"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga8b2fdf0cd34e8508fc099b1372d1bbd5">12775</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF14_MASK                  0x4000u</span></div><div class="line"><a name="l12776"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab8f9a6673a6c3e0de7bbcf7152022ec8">12776</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF14_SHIFT                 14</span></div><div class="line"><a name="l12777"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae334f9ca8745a030f507ffb30aa783c3">12777</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF15_MASK                  0x8000u</span></div><div class="line"><a name="l12778"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6cb251f580391dd999596e80fdba28d5">12778</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ORNGF15_SHIFT                 15</span></div><div class="line"><a name="l12779"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7819cbced074935fc623fe65f5a693c9">12779</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF0_MASK                   0x10000u</span></div><div class="line"><a name="l12780"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga70c69908120c0db5a40d36e7f1cfd6de">12780</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF0_SHIFT                  16</span></div><div class="line"><a name="l12781"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaecf34cd4f97b87276f49c3e1fb223a57">12781</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF1_MASK                   0x20000u</span></div><div class="line"><a name="l12782"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga452cb8030a2818d63e43426cc96ad142">12782</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF1_SHIFT                  17</span></div><div class="line"><a name="l12783"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaddc883eb8496814a54de6bab6dec681d">12783</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF2_MASK                   0x40000u</span></div><div class="line"><a name="l12784"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0289d7a3e938d7acf2af949014c4709d">12784</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF2_SHIFT                  18</span></div><div class="line"><a name="l12785"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaca1b43cabdc75b52e4ce9b1f906fddd9">12785</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF3_MASK                   0x80000u</span></div><div class="line"><a name="l12786"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga04c1fbaf1c4ad17b542d007bf4a41bc1">12786</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF3_SHIFT                  19</span></div><div class="line"><a name="l12787"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gafba35252269238b52a3bc257d2ba1172">12787</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF4_MASK                   0x100000u</span></div><div class="line"><a name="l12788"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7bb21a8ea85f8736c3b22eb08e9f4178">12788</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF4_SHIFT                  20</span></div><div class="line"><a name="l12789"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4a399aab647bdadbe92527cee894ce23">12789</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF5_MASK                   0x200000u</span></div><div class="line"><a name="l12790"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaca6d4aed1a4d71b305a8d1c489bcd1a1">12790</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF5_SHIFT                  21</span></div><div class="line"><a name="l12791"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga83a8fa964a8ecad93101a4a26097e854">12791</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF6_MASK                   0x400000u</span></div><div class="line"><a name="l12792"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9bc6ccf94b50e9536c724dd2640f1141">12792</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF6_SHIFT                  22</span></div><div class="line"><a name="l12793"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab440369d39a2092f30221d2c87e30419">12793</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF7_MASK                   0x800000u</span></div><div class="line"><a name="l12794"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0ed2024464435343ba22c1009a5e578c">12794</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF7_SHIFT                  23</span></div><div class="line"><a name="l12795"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae63fbd85bc2ae0dc3eeb106c45fb96b8">12795</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF8_MASK                   0x1000000u</span></div><div class="line"><a name="l12796"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga986ccc10faea0547409b9216cf2c898c">12796</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF8_SHIFT                  24</span></div><div class="line"><a name="l12797"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gadbd7ab533117b69c24987220ced35dab">12797</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF9_MASK                   0x2000000u</span></div><div class="line"><a name="l12798"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga43a4ab66c41c8209ba749f753c36477c">12798</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF9_SHIFT                  25</span></div><div class="line"><a name="l12799"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac40e21a72011acfc34d01ae97d6e221a">12799</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF10_MASK                  0x4000000u</span></div><div class="line"><a name="l12800"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga64a2970c2d33855873eb869c2fef2b0a">12800</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF10_SHIFT                 26</span></div><div class="line"><a name="l12801"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga572c3e8d870397a3164f394bfba2cb83">12801</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF11_MASK                  0x8000000u</span></div><div class="line"><a name="l12802"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaec469b34d46570f2447a56b4231c1b44">12802</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF11_SHIFT                 27</span></div><div class="line"><a name="l12803"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gadf94ad40f4a18616e13219e31f8c1a4d">12803</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF12_MASK                  0x10000000u</span></div><div class="line"><a name="l12804"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga774c10084b7105a669e1d2e22b181ba3">12804</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF12_SHIFT                 28</span></div><div class="line"><a name="l12805"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9277da4cf8f2b728a92538c0cc7f6bdb">12805</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF13_MASK                  0x20000000u</span></div><div class="line"><a name="l12806"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaf71cb6bfa69f2ba7dd4c218c87e89da1">12806</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF13_SHIFT                 29</span></div><div class="line"><a name="l12807"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gab6b75c444e249c397c5b90bd0bb9a4f0">12807</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF14_MASK                  0x40000000u</span></div><div class="line"><a name="l12808"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaa2c4aef04954e6fdc73361686d0f167f">12808</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF14_SHIFT                 30</span></div><div class="line"><a name="l12809"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9be9f1a08de71c0332f6f5e1cf3cd5db">12809</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF15_MASK                  0x80000000u</span></div><div class="line"><a name="l12810"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga6422a1ecd53f1174452ea8fd1ca91f11">12810</a></span>&#160;<span class="preprocessor">#define TSI_STATUS_ERROF15_SHIFT                 31</span></div><div class="line"><a name="l12811"></a><span class="lineno">12811</span>&#160;<span class="comment">/* CNTR1 Bit Fields */</span></div><div class="line"><a name="l12812"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7d2647f0e7166cd22930dc7d15726bdc">12812</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN1_MASK                      0xFFFFu</span></div><div class="line"><a name="l12813"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga51545c15d46b9d961b3cd8a2aed33e46">12813</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN1_SHIFT                     0</span></div><div class="line"><a name="l12814"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2a691594a820a057852e27a1576af469">12814</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR1_CTN1_SHIFT))&amp;TSI_CNTR1_CTN1_MASK)</span></div><div class="line"><a name="l12815"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5c1efa805b567ae0b51c7b93c396afd5">12815</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN_MASK                       0xFFFF0000u</span></div><div class="line"><a name="l12816"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gafaa522509f837ff019a51e3c70e44261">12816</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN_SHIFT                      16</span></div><div class="line"><a name="l12817"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7136c31bbd395dd222bff4c650e768dc">12817</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR1_CTN_SHIFT))&amp;TSI_CNTR1_CTN_MASK)</span></div><div class="line"><a name="l12818"></a><span class="lineno">12818</span>&#160;<span class="comment">/* CNTR3 Bit Fields */</span></div><div class="line"><a name="l12819"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga944c52b8a9c3019342c1c27eb7ab5d1f">12819</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN1_MASK                      0xFFFFu</span></div><div class="line"><a name="l12820"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga40857a8de39e7f24268f2209546b7d92">12820</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN1_SHIFT                     0</span></div><div class="line"><a name="l12821"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1e6f0a4e5556aaf6a47e0c4b09abcdf8">12821</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR3_CTN1_SHIFT))&amp;TSI_CNTR3_CTN1_MASK)</span></div><div class="line"><a name="l12822"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga706c452af2d87895eec6b24787418763">12822</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN_MASK                       0xFFFF0000u</span></div><div class="line"><a name="l12823"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7b5cdf80f7cb214a07cc1a08f84dafde">12823</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN_SHIFT                      16</span></div><div class="line"><a name="l12824"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga820fd10f31f0e10f48840243bbc1fe68">12824</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR3_CTN_SHIFT))&amp;TSI_CNTR3_CTN_MASK)</span></div><div class="line"><a name="l12825"></a><span class="lineno">12825</span>&#160;<span class="comment">/* CNTR5 Bit Fields */</span></div><div class="line"><a name="l12826"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7c016e770c1a5682417e7f7df4887663">12826</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN1_MASK                      0xFFFFu</span></div><div class="line"><a name="l12827"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1aa3ace6f56df71e799b8c737559e2ab">12827</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN1_SHIFT                     0</span></div><div class="line"><a name="l12828"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga80141145e6a5e1ff736afd93146f5af2">12828</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR5_CTN1_SHIFT))&amp;TSI_CNTR5_CTN1_MASK)</span></div><div class="line"><a name="l12829"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae1a4f3201c87c0064e434db5a57974a5">12829</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN_MASK                       0xFFFF0000u</span></div><div class="line"><a name="l12830"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2de11a65c7ac3cdaa665a69652b26638">12830</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN_SHIFT                      16</span></div><div class="line"><a name="l12831"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gae9d2366ee549d24dd790fc999fe7b1bf">12831</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR5_CTN_SHIFT))&amp;TSI_CNTR5_CTN_MASK)</span></div><div class="line"><a name="l12832"></a><span class="lineno">12832</span>&#160;<span class="comment">/* CNTR7 Bit Fields */</span></div><div class="line"><a name="l12833"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9c4634bb590facebde26807fec2d1d3e">12833</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN1_MASK                      0xFFFFu</span></div><div class="line"><a name="l12834"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga309db3212bb128582d3368796ed78ca7">12834</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN1_SHIFT                     0</span></div><div class="line"><a name="l12835"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga23e75e19bdb0b0984d30f04bf92f667c">12835</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR7_CTN1_SHIFT))&amp;TSI_CNTR7_CTN1_MASK)</span></div><div class="line"><a name="l12836"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7c33a7d7230526987b061c3213315f8f">12836</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN_MASK                       0xFFFF0000u</span></div><div class="line"><a name="l12837"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga3601612f76d15ea71289beb7dc2c5336">12837</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN_SHIFT                      16</span></div><div class="line"><a name="l12838"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gace78c34d2dc546e0a78bc9cc757b1930">12838</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR7_CTN_SHIFT))&amp;TSI_CNTR7_CTN_MASK)</span></div><div class="line"><a name="l12839"></a><span class="lineno">12839</span>&#160;<span class="comment">/* CNTR9 Bit Fields */</span></div><div class="line"><a name="l12840"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac90318dbf7dc8a739eae6636a7079613">12840</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN1_MASK                      0xFFFFu</span></div><div class="line"><a name="l12841"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga22e9b412d3df505c3f1283d700c5a192">12841</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN1_SHIFT                     0</span></div><div class="line"><a name="l12842"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga4f5647846911939a0e7a8eb185a01913">12842</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR9_CTN1_SHIFT))&amp;TSI_CNTR9_CTN1_MASK)</span></div><div class="line"><a name="l12843"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga0df38f853064b362e6ecf50598304b7c">12843</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN_MASK                       0xFFFF0000u</span></div><div class="line"><a name="l12844"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga209e7bab4fc4a6490bd7e64741d0e5c8">12844</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN_SHIFT                      16</span></div><div class="line"><a name="l12845"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga97a9615523f7d4d083f0327a62603ebd">12845</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CTN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR9_CTN_SHIFT))&amp;TSI_CNTR9_CTN_MASK)</span></div><div class="line"><a name="l12846"></a><span class="lineno">12846</span>&#160;<span class="comment">/* CNTR11 Bit Fields */</span></div><div class="line"><a name="l12847"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga20e6e5cb203746144a70994cf2b686ef">12847</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN1_MASK                     0xFFFFu</span></div><div class="line"><a name="l12848"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gad389afd656e4be5c3a0d57d32a401db5">12848</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN1_SHIFT                    0</span></div><div class="line"><a name="l12849"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga5603c5277384add87a5972f0b2360395">12849</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR11_CTN1_SHIFT))&amp;TSI_CNTR11_CTN1_MASK)</span></div><div class="line"><a name="l12850"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga12ceb148771123d3f985c95857174665">12850</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l12851"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga72c3ce0896c8ead8cf9cb28dc3bbf082">12851</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN_SHIFT                     16</span></div><div class="line"><a name="l12852"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1a9e70bef0e36f21e2432aef2cc97fc7">12852</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CTN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR11_CTN_SHIFT))&amp;TSI_CNTR11_CTN_MASK)</span></div><div class="line"><a name="l12853"></a><span class="lineno">12853</span>&#160;<span class="comment">/* CNTR13 Bit Fields */</span></div><div class="line"><a name="l12854"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9671deb8a78c5ef99068b0244f19f125">12854</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN1_MASK                     0xFFFFu</span></div><div class="line"><a name="l12855"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gad19e50775ced3a5322d93b67c6019536">12855</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN1_SHIFT                    0</span></div><div class="line"><a name="l12856"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga303046b18a5643a3d2c41c7285e0efa7">12856</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR13_CTN1_SHIFT))&amp;TSI_CNTR13_CTN1_MASK)</span></div><div class="line"><a name="l12857"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac4b6ed4489dd39029223b49be774965a">12857</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l12858"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaffd92baf7411ffdc73289bcf96764e3a">12858</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN_SHIFT                     16</span></div><div class="line"><a name="l12859"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga2501cf6e6a26ae480b270ae90da03716">12859</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CTN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR13_CTN_SHIFT))&amp;TSI_CNTR13_CTN_MASK)</span></div><div class="line"><a name="l12860"></a><span class="lineno">12860</span>&#160;<span class="comment">/* CNTR15 Bit Fields */</span></div><div class="line"><a name="l12861"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaa249fbc86511094b5b4ea1cfdff064d1">12861</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN1_MASK                     0xFFFFu</span></div><div class="line"><a name="l12862"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga7938e4586802c6fa57e4d0145b36aa70">12862</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN1_SHIFT                    0</span></div><div class="line"><a name="l12863"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga9ec01214a1e4b6c4f0d7fe19718a32e1">12863</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN1(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR15_CTN1_SHIFT))&amp;TSI_CNTR15_CTN1_MASK)</span></div><div class="line"><a name="l12864"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga35c1646ad39bdaa79f196bf3feb17c57">12864</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN_MASK                      0xFFFF0000u</span></div><div class="line"><a name="l12865"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga78cfe2a84b08fb470251a3f7b5ff4596">12865</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN_SHIFT                     16</span></div><div class="line"><a name="l12866"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gabdb8510f1ed62f131dccfc0a027a6ef8">12866</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CTN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_CNTR15_CTN_SHIFT))&amp;TSI_CNTR15_CTN_MASK)</span></div><div class="line"><a name="l12867"></a><span class="lineno">12867</span>&#160;<span class="comment">/* THRESHLD Bit Fields */</span></div><div class="line"><a name="l12868"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga1aa051c164238b89ff706b41927f52bb">12868</a></span>&#160;<span class="preprocessor">#define TSI_THRESHLD_HTHH_MASK                   0xFFFFu</span></div><div class="line"><a name="l12869"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga02d5383c0c61eb62787900eddac1045d">12869</a></span>&#160;<span class="preprocessor">#define TSI_THRESHLD_HTHH_SHIFT                  0</span></div><div class="line"><a name="l12870"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga505c37f406d4cc7e27fd0d2cc74e466a">12870</a></span>&#160;<span class="preprocessor">#define TSI_THRESHLD_HTHH(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_THRESHLD_HTHH_SHIFT))&amp;TSI_THRESHLD_HTHH_MASK)</span></div><div class="line"><a name="l12871"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gac81224664fc13d1a662fa3a3b2bdb2e7">12871</a></span>&#160;<span class="preprocessor">#define TSI_THRESHLD_LTHH_MASK                   0xFFFF0000u</span></div><div class="line"><a name="l12872"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#ga01982093ca9e8bfd605bfe1a663c40c2">12872</a></span>&#160;<span class="preprocessor">#define TSI_THRESHLD_LTHH_SHIFT                  16</span></div><div class="line"><a name="l12873"></a><span class="lineno"><a class="line" href="group___t_s_i___register___masks.html#gaab552b9e360285c7bceb667cda463fa2">12873</a></span>&#160;<span class="preprocessor">#define TSI_THRESHLD_LTHH(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_THRESHLD_LTHH_SHIFT))&amp;TSI_THRESHLD_LTHH_MASK)</span></div><div class="line"><a name="l12874"></a><span class="lineno">12874</span>&#160; <span class="comment">/* end of group TSI_Register_Masks */</span></div><div class="line"><a name="l12878"></a><span class="lineno">12878</span>&#160;</div><div class="line"><a name="l12879"></a><span class="lineno">12879</span>&#160;</div><div class="line"><a name="l12880"></a><span class="lineno">12880</span>&#160;<span class="comment">/* TSI - Peripheral instance base addresses */</span></div><div class="line"><a name="l12882"></a><span class="lineno"><a class="line" href="group___t_s_i___peripheral.html#gaf98ea1cd15559446e0cfc1ae177751f6">12882</a></span>&#160;<span class="preprocessor">#define TSI0_BASE_PTR                            ((TSI_MemMapPtr)0x40045000u)</span></div><div class="line"><a name="l12883"></a><span class="lineno">12883</span>&#160;</div><div class="line"><a name="l12884"></a><span class="lineno">12884</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12885"></a><span class="lineno">12885</span>&#160;<span class="comment">   -- TSI - Register accessor macros</span></div><div class="line"><a name="l12886"></a><span class="lineno">12886</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12887"></a><span class="lineno">12887</span>&#160;</div><div class="line"><a name="l12894"></a><span class="lineno">12894</span>&#160;<span class="comment">/* TSI - Register instance definitions */</span></div><div class="line"><a name="l12895"></a><span class="lineno">12895</span>&#160;<span class="comment">/* TSI0 */</span></div><div class="line"><a name="l12896"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gabe033284ba64fa3097ff12d10c0b5e85">12896</a></span>&#160;<span class="preprocessor">#define TSI0_GENCS                               TSI_GENCS_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l12897"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga97a8ffede71c53512f5e1bdef2fac778">12897</a></span>&#160;<span class="preprocessor">#define TSI0_SCANC                               TSI_SCANC_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l12898"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gad706463b129b8eb7c63be3d033eb5da6">12898</a></span>&#160;<span class="preprocessor">#define TSI0_PEN                                 TSI_PEN_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l12899"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga3e043a10e2cd01b43e61aca7ccdb0b58">12899</a></span>&#160;<span class="preprocessor">#define TSI0_STATUS                              TSI_STATUS_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l12900"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga2c02228ce2dd02d19378ddc293992696">12900</a></span>&#160;<span class="preprocessor">#define TSI0_CNTR1                               TSI_CNTR1_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l12901"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gafc62191d452d953c0e3d529d0a0c3235">12901</a></span>&#160;<span class="preprocessor">#define TSI0_CNTR3                               TSI_CNTR3_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l12902"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga6bc1594c0d392a7d9c2082ffb6c12fcc">12902</a></span>&#160;<span class="preprocessor">#define TSI0_CNTR5                               TSI_CNTR5_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l12903"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga4e5282dc46b55e66b815c2b713ad47b6">12903</a></span>&#160;<span class="preprocessor">#define TSI0_CNTR7                               TSI_CNTR7_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l12904"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga234b2beb5ea88d5bd810c7f8367e3a8e">12904</a></span>&#160;<span class="preprocessor">#define TSI0_CNTR9                               TSI_CNTR9_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l12905"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gaf22e0ff5c21b566851cc900b972f3a1e">12905</a></span>&#160;<span class="preprocessor">#define TSI0_CNTR11                              TSI_CNTR11_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l12906"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga4ceecc7d3b2c95a0e7c8ca8e1c5a9ff9">12906</a></span>&#160;<span class="preprocessor">#define TSI0_CNTR13                              TSI_CNTR13_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l12907"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga82d9eb7784107b55add2e6abc0e2ff2e">12907</a></span>&#160;<span class="preprocessor">#define TSI0_CNTR15                              TSI_CNTR15_REG(TSI0_BASE_PTR)</span></div><div class="line"><a name="l12908"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga3d769bc382d44486f89762d75c0fe4b5">12908</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD0                           TSI_THRESHLD_REG(TSI0_BASE_PTR,0)</span></div><div class="line"><a name="l12909"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga1dec80e1aa704ebe64cae66559377d14">12909</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD1                           TSI_THRESHLD_REG(TSI0_BASE_PTR,1)</span></div><div class="line"><a name="l12910"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga1b9e806843fafde369913b63431fdaf3">12910</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD2                           TSI_THRESHLD_REG(TSI0_BASE_PTR,2)</span></div><div class="line"><a name="l12911"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gace6d827b15f11305a25d7dfcd99c1b89">12911</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD3                           TSI_THRESHLD_REG(TSI0_BASE_PTR,3)</span></div><div class="line"><a name="l12912"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga9cd5f54554780474d43b83aa594886ca">12912</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD4                           TSI_THRESHLD_REG(TSI0_BASE_PTR,4)</span></div><div class="line"><a name="l12913"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gae7e89d28c58a09c76b44eca46d3777fd">12913</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD5                           TSI_THRESHLD_REG(TSI0_BASE_PTR,5)</span></div><div class="line"><a name="l12914"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gae7d4c015341995740ba999d356c2ce90">12914</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD6                           TSI_THRESHLD_REG(TSI0_BASE_PTR,6)</span></div><div class="line"><a name="l12915"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gad519ab2c2ee5b656f3bbdc4d66efd27e">12915</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD7                           TSI_THRESHLD_REG(TSI0_BASE_PTR,7)</span></div><div class="line"><a name="l12916"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gabbbc076d71315bd1867d8226856c3074">12916</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD8                           TSI_THRESHLD_REG(TSI0_BASE_PTR,8)</span></div><div class="line"><a name="l12917"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gafda54604f1a5b86a1f3a90767fe6f976">12917</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD9                           TSI_THRESHLD_REG(TSI0_BASE_PTR,9)</span></div><div class="line"><a name="l12918"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gaa9b6246ae32c00c9d436815d77f7f881">12918</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD10                          TSI_THRESHLD_REG(TSI0_BASE_PTR,10)</span></div><div class="line"><a name="l12919"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga9eb812ebb4a047565b7506b6f014d9b7">12919</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD11                          TSI_THRESHLD_REG(TSI0_BASE_PTR,11)</span></div><div class="line"><a name="l12920"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga58648c5be7f546950da2b0b680ce5be2">12920</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD12                          TSI_THRESHLD_REG(TSI0_BASE_PTR,12)</span></div><div class="line"><a name="l12921"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga10517c6546b38a0b3a412568b7ad1335">12921</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD13                          TSI_THRESHLD_REG(TSI0_BASE_PTR,13)</span></div><div class="line"><a name="l12922"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#gaad652b44d37eb84d2dc43dff53280914">12922</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD14                          TSI_THRESHLD_REG(TSI0_BASE_PTR,14)</span></div><div class="line"><a name="l12923"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga1fe2257d2fe4a63dd56d95a8e601e33d">12923</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD15                          TSI_THRESHLD_REG(TSI0_BASE_PTR,15)</span></div><div class="line"><a name="l12924"></a><span class="lineno">12924</span>&#160;</div><div class="line"><a name="l12925"></a><span class="lineno">12925</span>&#160;<span class="comment">/* TSI - Register array accessors */</span></div><div class="line"><a name="l12926"></a><span class="lineno"><a class="line" href="group___t_s_i___register___accessor___macros.html#ga0b612d5dbfc948ed9df57e3ef8bf4a6f">12926</a></span>&#160;<span class="preprocessor">#define TSI0_THRESHLD(index)                     TSI_THRESHLD_REG(TSI0_BASE_PTR,index)</span></div><div class="line"><a name="l12927"></a><span class="lineno">12927</span>&#160; <span class="comment">/* end of group TSI_Register_Accessor_Macros */</span></div><div class="line"><a name="l12931"></a><span class="lineno">12931</span>&#160;</div><div class="line"><a name="l12932"></a><span class="lineno">12932</span>&#160; <span class="comment">/* end of group TSI_Peripheral */</span></div><div class="line"><a name="l12936"></a><span class="lineno">12936</span>&#160;</div><div class="line"><a name="l12937"></a><span class="lineno">12937</span>&#160;</div><div class="line"><a name="l12938"></a><span class="lineno">12938</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12939"></a><span class="lineno">12939</span>&#160;<span class="comment">   -- UART</span></div><div class="line"><a name="l12940"></a><span class="lineno">12940</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12941"></a><span class="lineno">12941</span>&#160;</div><div class="line"><a name="l12948"></a><span class="lineno">12948</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_u_a_r_t___mem_map.html">UART_MemMap</a> {</div><div class="line"><a name="l12949"></a><span class="lineno">12949</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BDH;                                     </div><div class="line"><a name="l12950"></a><span class="lineno">12950</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BDL;                                     </div><div class="line"><a name="l12951"></a><span class="lineno">12951</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C1;                                      </div><div class="line"><a name="l12952"></a><span class="lineno">12952</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C2;                                      </div><div class="line"><a name="l12953"></a><span class="lineno">12953</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> S1;                                      </div><div class="line"><a name="l12954"></a><span class="lineno">12954</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> S2;                                      </div><div class="line"><a name="l12955"></a><span class="lineno">12955</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C3;                                      </div><div class="line"><a name="l12956"></a><span class="lineno">12956</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> D;                                       </div><div class="line"><a name="l12957"></a><span class="lineno">12957</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MA1;                                     </div><div class="line"><a name="l12958"></a><span class="lineno">12958</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MA2;                                     </div><div class="line"><a name="l12959"></a><span class="lineno">12959</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C4;                                      </div><div class="line"><a name="l12960"></a><span class="lineno">12960</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C5;                                      </div><div class="line"><a name="l12961"></a><span class="lineno">12961</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ED;                                      </div><div class="line"><a name="l12962"></a><span class="lineno">12962</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MODEM;                                   </div><div class="line"><a name="l12963"></a><span class="lineno">12963</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> IR;                                      </div><div class="line"><a name="l12964"></a><span class="lineno">12964</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[1];</div><div class="line"><a name="l12965"></a><span class="lineno">12965</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PFIFO;                                   </div><div class="line"><a name="l12966"></a><span class="lineno">12966</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CFIFO;                                   </div><div class="line"><a name="l12967"></a><span class="lineno">12967</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SFIFO;                                   </div><div class="line"><a name="l12968"></a><span class="lineno">12968</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TWFIFO;                                  </div><div class="line"><a name="l12969"></a><span class="lineno">12969</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TCFIFO;                                  </div><div class="line"><a name="l12970"></a><span class="lineno">12970</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RWFIFO;                                  </div><div class="line"><a name="l12971"></a><span class="lineno">12971</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RCFIFO;                                  </div><div class="line"><a name="l12972"></a><span class="lineno">12972</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[1];</div><div class="line"><a name="l12973"></a><span class="lineno">12973</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> C7816;                                   </div><div class="line"><a name="l12974"></a><span class="lineno">12974</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> IE7816;                                  </div><div class="line"><a name="l12975"></a><span class="lineno">12975</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> IS7816;                                  </div><div class="line"><a name="l12976"></a><span class="lineno">12976</span>&#160;  <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x1B */</span></div><div class="line"><a name="l12977"></a><span class="lineno">12977</span>&#160;    <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> WP7816_T_TYPE0;                          </div><div class="line"><a name="l12978"></a><span class="lineno">12978</span>&#160;    <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> WP7816_T_TYPE1;                          </div><div class="line"><a name="l12979"></a><span class="lineno">12979</span>&#160;  };</div><div class="line"><a name="l12980"></a><span class="lineno">12980</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> WN7816;                                  </div><div class="line"><a name="l12981"></a><span class="lineno">12981</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> WF7816;                                  </div><div class="line"><a name="l12982"></a><span class="lineno">12982</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ET7816;                                  </div><div class="line"><a name="l12983"></a><span class="lineno">12983</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TL7816;                                  </div><div class="line"><a name="l12984"></a><span class="lineno">12984</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___u_a_r_t___peripheral.html#ga306cf44b593fadbb29a065f42e3f68f0">UART_MemMapPtr</a>;</div><div class="line"><a name="l12985"></a><span class="lineno">12985</span>&#160;</div><div class="line"><a name="l12986"></a><span class="lineno">12986</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l12987"></a><span class="lineno">12987</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div><div class="line"><a name="l12988"></a><span class="lineno">12988</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l12989"></a><span class="lineno">12989</span>&#160;</div><div class="line"><a name="l12996"></a><span class="lineno">12996</span>&#160;<span class="comment">/* UART - Register accessors */</span></div><div class="line"><a name="l12997"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3cad0e41deb6b429abe066c0ef976e27">12997</a></span>&#160;<span class="preprocessor">#define UART_BDH_REG(base)                       ((base)-&gt;BDH)</span></div><div class="line"><a name="l12998"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5a5b3d9a31233e9411d5faf9f75cef37">12998</a></span>&#160;<span class="preprocessor">#define UART_BDL_REG(base)                       ((base)-&gt;BDL)</span></div><div class="line"><a name="l12999"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf1364840dbdc70f6ca2931518a3f0c04">12999</a></span>&#160;<span class="preprocessor">#define UART_C1_REG(base)                        ((base)-&gt;C1)</span></div><div class="line"><a name="l13000"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga09dd2d71c0fb360ed55f2ef2aca2cdcd">13000</a></span>&#160;<span class="preprocessor">#define UART_C2_REG(base)                        ((base)-&gt;C2)</span></div><div class="line"><a name="l13001"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae94e819cfe08eebd802bc5d3c2bd4c05">13001</a></span>&#160;<span class="preprocessor">#define UART_S1_REG(base)                        ((base)-&gt;S1)</span></div><div class="line"><a name="l13002"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga02efefc75cacb156375e2bff39a1f497">13002</a></span>&#160;<span class="preprocessor">#define UART_S2_REG(base)                        ((base)-&gt;S2)</span></div><div class="line"><a name="l13003"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga94048a3faaadf9a76ac1e9ea865d7f4e">13003</a></span>&#160;<span class="preprocessor">#define UART_C3_REG(base)                        ((base)-&gt;C3)</span></div><div class="line"><a name="l13004"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga53bbf3e214fcc4cba0059aca0184ce6f">13004</a></span>&#160;<span class="preprocessor">#define UART_D_REG(base)                         ((base)-&gt;D)</span></div><div class="line"><a name="l13005"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga429d595b0b07bc30a6d62832eec7ba1b">13005</a></span>&#160;<span class="preprocessor">#define UART_MA1_REG(base)                       ((base)-&gt;MA1)</span></div><div class="line"><a name="l13006"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gac6084c1fb51427542a68f94fdfde5249">13006</a></span>&#160;<span class="preprocessor">#define UART_MA2_REG(base)                       ((base)-&gt;MA2)</span></div><div class="line"><a name="l13007"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga53f71f873e006d84f394f97bb65e5174">13007</a></span>&#160;<span class="preprocessor">#define UART_C4_REG(base)                        ((base)-&gt;C4)</span></div><div class="line"><a name="l13008"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gac990a0ea0a078cb39530836bf18de75c">13008</a></span>&#160;<span class="preprocessor">#define UART_C5_REG(base)                        ((base)-&gt;C5)</span></div><div class="line"><a name="l13009"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga57f93e1822a33516f473d1b62075115a">13009</a></span>&#160;<span class="preprocessor">#define UART_ED_REG(base)                        ((base)-&gt;ED)</span></div><div class="line"><a name="l13010"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7508e2348a7d075db40ace1902a407fa">13010</a></span>&#160;<span class="preprocessor">#define UART_MODEM_REG(base)                     ((base)-&gt;MODEM)</span></div><div class="line"><a name="l13011"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae4a662d77f88c67afe8fe2c1d5e2fa81">13011</a></span>&#160;<span class="preprocessor">#define UART_IR_REG(base)                        ((base)-&gt;IR)</span></div><div class="line"><a name="l13012"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7cb53756bda6ba3cb137ecf5ac5f13ae">13012</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_REG(base)                     ((base)-&gt;PFIFO)</span></div><div class="line"><a name="l13013"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaabc1c7c6bba8bb960193478fa697fe15">13013</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_REG(base)                     ((base)-&gt;CFIFO)</span></div><div class="line"><a name="l13014"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga6cb39496b0199428a152fa8a68ec6a56">13014</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_REG(base)                     ((base)-&gt;SFIFO)</span></div><div class="line"><a name="l13015"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga6204d5850da243402d242d414cdb66f0">13015</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_REG(base)                    ((base)-&gt;TWFIFO)</span></div><div class="line"><a name="l13016"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3c989ec09106d40a7499376ee50043cb">13016</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_REG(base)                    ((base)-&gt;TCFIFO)</span></div><div class="line"><a name="l13017"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3835d8ca2bff395228fd298041588e27">13017</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_REG(base)                    ((base)-&gt;RWFIFO)</span></div><div class="line"><a name="l13018"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga45b1614543eafe052567800963874056">13018</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_REG(base)                    ((base)-&gt;RCFIFO)</span></div><div class="line"><a name="l13019"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga21a48aa0a2ba6e0202b47d6ff091e689">13019</a></span>&#160;<span class="preprocessor">#define UART_C7816_REG(base)                     ((base)-&gt;C7816)</span></div><div class="line"><a name="l13020"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5b90f8b81565b881d6c249581ebcbb75">13020</a></span>&#160;<span class="preprocessor">#define UART_IE7816_REG(base)                    ((base)-&gt;IE7816)</span></div><div class="line"><a name="l13021"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga70744022bbc57cc63807b79daa7b3341">13021</a></span>&#160;<span class="preprocessor">#define UART_IS7816_REG(base)                    ((base)-&gt;IS7816)</span></div><div class="line"><a name="l13022"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae15cd9484cdbcf68a1ca6a3970c22aed">13022</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_REG(base)            ((base)-&gt;WP7816_T_TYPE0)</span></div><div class="line"><a name="l13023"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf125f8e0b4618c70042e9007e77775de">13023</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_REG(base)            ((base)-&gt;WP7816_T_TYPE1)</span></div><div class="line"><a name="l13024"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf7886bbd2d26e698f9c3e2037c2f9668">13024</a></span>&#160;<span class="preprocessor">#define UART_WN7816_REG(base)                    ((base)-&gt;WN7816)</span></div><div class="line"><a name="l13025"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf1e0b56a76d8a2c4ca3779df8ffbf777">13025</a></span>&#160;<span class="preprocessor">#define UART_WF7816_REG(base)                    ((base)-&gt;WF7816)</span></div><div class="line"><a name="l13026"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga199178e229d7b224bf16cc80a56ed6e9">13026</a></span>&#160;<span class="preprocessor">#define UART_ET7816_REG(base)                    ((base)-&gt;ET7816)</span></div><div class="line"><a name="l13027"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga38ae78c4420364593b1df3ab6f788a02">13027</a></span>&#160;<span class="preprocessor">#define UART_TL7816_REG(base)                    ((base)-&gt;TL7816)</span></div><div class="line"><a name="l13028"></a><span class="lineno">13028</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div><div class="line"><a name="l13032"></a><span class="lineno">13032</span>&#160;</div><div class="line"><a name="l13033"></a><span class="lineno">13033</span>&#160;</div><div class="line"><a name="l13034"></a><span class="lineno">13034</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13035"></a><span class="lineno">13035</span>&#160;<span class="comment">   -- UART Register Masks</span></div><div class="line"><a name="l13036"></a><span class="lineno">13036</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13037"></a><span class="lineno">13037</span>&#160;</div><div class="line"><a name="l13043"></a><span class="lineno">13043</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div><div class="line"><a name="l13044"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2680dc8176b0c933b4a1b77c5dbb64b7">13044</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_MASK                        0x1Fu</span></div><div class="line"><a name="l13045"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac38d8a98be282d97c4837597a6c02cda">13045</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR_SHIFT                       0</span></div><div class="line"><a name="l13046"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga28b137858fb0891d9d7e15f3664803c4">13046</a></span>&#160;<span class="preprocessor">#define UART_BDH_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDH_SBR_SHIFT))&amp;UART_BDH_SBR_MASK)</span></div><div class="line"><a name="l13047"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0882debd8f2c52d4ab8461b22b6519d9">13047</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_MASK                    0x40u</span></div><div class="line"><a name="l13048"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga97c5d15ae3144492e364744236aa10f7">13048</a></span>&#160;<span class="preprocessor">#define UART_BDH_RXEDGIE_SHIFT                   6</span></div><div class="line"><a name="l13049"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga88fb29d1cb045a09e851a31c689ef60e">13049</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_MASK                     0x80u</span></div><div class="line"><a name="l13050"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gace1227bd2507a7c5df95398e097cb7af">13050</a></span>&#160;<span class="preprocessor">#define UART_BDH_LBKDIE_SHIFT                    7</span></div><div class="line"><a name="l13051"></a><span class="lineno">13051</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div><div class="line"><a name="l13052"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4471e77a5cfda8db1950aac0b204d964">13052</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_MASK                        0xFFu</span></div><div class="line"><a name="l13053"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad59af590652e14fd8d4a0d46ce48205a">13053</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR_SHIFT                       0</span></div><div class="line"><a name="l13054"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9a4c1b71fc2de587237f1381f0f69d75">13054</a></span>&#160;<span class="preprocessor">#define UART_BDL_SBR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_BDL_SBR_SHIFT))&amp;UART_BDL_SBR_MASK)</span></div><div class="line"><a name="l13055"></a><span class="lineno">13055</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l13056"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5a1c05b549b94de9232fbac665b3f584">13056</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_MASK                          0x1u</span></div><div class="line"><a name="l13057"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1638e7faa5063dab6afd34353fde4c89">13057</a></span>&#160;<span class="preprocessor">#define UART_C1_PT_SHIFT                         0</span></div><div class="line"><a name="l13058"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0204f696872c2e5f92413bb11d0170d1">13058</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_MASK                          0x2u</span></div><div class="line"><a name="l13059"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1113f7bea6e6612fcc04db049d41cd1e">13059</a></span>&#160;<span class="preprocessor">#define UART_C1_PE_SHIFT                         1</span></div><div class="line"><a name="l13060"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga52e0789bf5650788a4ecbed75cd2b3d3">13060</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_MASK                         0x4u</span></div><div class="line"><a name="l13061"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6066d98a54cf4ba19f40a196a0bd3ee0">13061</a></span>&#160;<span class="preprocessor">#define UART_C1_ILT_SHIFT                        2</span></div><div class="line"><a name="l13062"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga84ef48b565c1e3526a3c392b8ce9cf83">13062</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_MASK                        0x8u</span></div><div class="line"><a name="l13063"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac7a94bf100cb9654ac28fe9e58b1db42">13063</a></span>&#160;<span class="preprocessor">#define UART_C1_WAKE_SHIFT                       3</span></div><div class="line"><a name="l13064"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabbe5c7cb60072d535d068446606414c5">13064</a></span>&#160;<span class="preprocessor">#define UART_C1_M_MASK                           0x10u</span></div><div class="line"><a name="l13065"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga591070f161ecf5cf35b0e6927b5e4c77">13065</a></span>&#160;<span class="preprocessor">#define UART_C1_M_SHIFT                          4</span></div><div class="line"><a name="l13066"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaaeb3cc3491cd77f71150bfa9cce03518">13066</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_MASK                        0x20u</span></div><div class="line"><a name="l13067"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac773b486d570b26d17a7d522016f683a">13067</a></span>&#160;<span class="preprocessor">#define UART_C1_RSRC_SHIFT                       5</span></div><div class="line"><a name="l13068"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga466f5bf7b0cd3c3517da3a6c6a9baaac">13068</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_MASK                    0x40u</span></div><div class="line"><a name="l13069"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac7888d995fd947613eea08bdee534ffc">13069</a></span>&#160;<span class="preprocessor">#define UART_C1_UARTSWAI_SHIFT                   6</span></div><div class="line"><a name="l13070"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga08f1bbd905640d81967f9fb6d4ed8ec8">13070</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_MASK                       0x80u</span></div><div class="line"><a name="l13071"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac6beea8a7bad0b0fc3c3535f629fcf3a">13071</a></span>&#160;<span class="preprocessor">#define UART_C1_LOOPS_SHIFT                      7</span></div><div class="line"><a name="l13072"></a><span class="lineno">13072</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l13073"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8d243e5b3a3ece12bdeca818bacb15ee">13073</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_MASK                         0x1u</span></div><div class="line"><a name="l13074"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94f62ff8a45a08ae54b40da725fb245b">13074</a></span>&#160;<span class="preprocessor">#define UART_C2_SBK_SHIFT                        0</span></div><div class="line"><a name="l13075"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga279868a42acca3c1eeba8c53bb94b208">13075</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_MASK                         0x2u</span></div><div class="line"><a name="l13076"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa163993d547a96c2ea002ff52e6b0971">13076</a></span>&#160;<span class="preprocessor">#define UART_C2_RWU_SHIFT                        1</span></div><div class="line"><a name="l13077"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga181a8e8fd0f780d45f1bff7c76836fe5">13077</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_MASK                          0x4u</span></div><div class="line"><a name="l13078"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65bf907ff7aaa0afeb5a3c34ff3a4b2c">13078</a></span>&#160;<span class="preprocessor">#define UART_C2_RE_SHIFT                         2</span></div><div class="line"><a name="l13079"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3ac02e42b689641339aadf50ba868492">13079</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_MASK                          0x8u</span></div><div class="line"><a name="l13080"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga249d6d4f12178dac9cb19afecf1b165c">13080</a></span>&#160;<span class="preprocessor">#define UART_C2_TE_SHIFT                         3</span></div><div class="line"><a name="l13081"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga646831f578232754b613c506d70eb282">13081</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_MASK                        0x10u</span></div><div class="line"><a name="l13082"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaccb0ebb3f9bca9de659c4935cd895b06">13082</a></span>&#160;<span class="preprocessor">#define UART_C2_ILIE_SHIFT                       4</span></div><div class="line"><a name="l13083"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa2cb31ebff38bb70191a8852eb0216aa">13083</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_MASK                         0x20u</span></div><div class="line"><a name="l13084"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga586c552161616eeaf685b689dde5543a">13084</a></span>&#160;<span class="preprocessor">#define UART_C2_RIE_SHIFT                        5</span></div><div class="line"><a name="l13085"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga74dd6677d7d42454ae44951e847f13bc">13085</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_MASK                        0x40u</span></div><div class="line"><a name="l13086"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65e55db1b4ca8940fee39d77256fbcaf">13086</a></span>&#160;<span class="preprocessor">#define UART_C2_TCIE_SHIFT                       6</span></div><div class="line"><a name="l13087"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0b4f935e44fda4076d7c8964c9d1e409">13087</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_MASK                         0x80u</span></div><div class="line"><a name="l13088"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa216636f49f8f34524a376362792be1c">13088</a></span>&#160;<span class="preprocessor">#define UART_C2_TIE_SHIFT                        7</span></div><div class="line"><a name="l13089"></a><span class="lineno">13089</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div><div class="line"><a name="l13090"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4116bba67a2cf49c9623e62e3b499ee3">13090</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_MASK                          0x1u</span></div><div class="line"><a name="l13091"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga79ce3db2e0a8eaa687b01942adf36468">13091</a></span>&#160;<span class="preprocessor">#define UART_S1_PF_SHIFT                         0</span></div><div class="line"><a name="l13092"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga83b62a5246fdb7f0aaaffb92074c9e0f">13092</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_MASK                          0x2u</span></div><div class="line"><a name="l13093"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2795a7498ce3e3d09703c4cec6378531">13093</a></span>&#160;<span class="preprocessor">#define UART_S1_FE_SHIFT                         1</span></div><div class="line"><a name="l13094"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadfaa4f856facd373c0441b6e89bd87ba">13094</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_MASK                          0x4u</span></div><div class="line"><a name="l13095"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7b2eb195cce2f086cd1b0c136eced375">13095</a></span>&#160;<span class="preprocessor">#define UART_S1_NF_SHIFT                         2</span></div><div class="line"><a name="l13096"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac8102fb901477551dcc8505b3afb5272">13096</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_MASK                          0x8u</span></div><div class="line"><a name="l13097"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga34422d4914b457201229c9e14c74ced6">13097</a></span>&#160;<span class="preprocessor">#define UART_S1_OR_SHIFT                         3</span></div><div class="line"><a name="l13098"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac1b555f14295616d01152013fe7704b9">13098</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_MASK                        0x10u</span></div><div class="line"><a name="l13099"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf3efb8b468c18b3060dfc91b94256f82">13099</a></span>&#160;<span class="preprocessor">#define UART_S1_IDLE_SHIFT                       4</span></div><div class="line"><a name="l13100"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab62f7e1b8548b5bbe5686f31c4beae61">13100</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_MASK                        0x20u</span></div><div class="line"><a name="l13101"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga346046d0c13d06cc9c382967d1efc56e">13101</a></span>&#160;<span class="preprocessor">#define UART_S1_RDRF_SHIFT                       5</span></div><div class="line"><a name="l13102"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8a78686c3c82eeb352b85f0699361558">13102</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_MASK                          0x40u</span></div><div class="line"><a name="l13103"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga400fc3dbecf13c75447bbc006c49bdbc">13103</a></span>&#160;<span class="preprocessor">#define UART_S1_TC_SHIFT                         6</span></div><div class="line"><a name="l13104"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa7d30e83d1a7d0a544393186508a667e">13104</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_MASK                        0x80u</span></div><div class="line"><a name="l13105"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c58dab9e10b6e9c41ecf6999b56ea0c">13105</a></span>&#160;<span class="preprocessor">#define UART_S1_TDRE_SHIFT                       7</span></div><div class="line"><a name="l13106"></a><span class="lineno">13106</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div><div class="line"><a name="l13107"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa16c5c48ff5ecf080e485880145828c0">13107</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_MASK                         0x1u</span></div><div class="line"><a name="l13108"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0eb8d9ed83a7cb0ed2edc0d3906ac5f1">13108</a></span>&#160;<span class="preprocessor">#define UART_S2_RAF_SHIFT                        0</span></div><div class="line"><a name="l13109"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga537e0b2cc3f4eb0056498ff63641bc3b">13109</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_MASK                       0x2u</span></div><div class="line"><a name="l13110"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga192cec151a02a4a29e46b3c061127434">13110</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDE_SHIFT                      1</span></div><div class="line"><a name="l13111"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab2b333a78ce968eece87bcecd87a8673">13111</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_MASK                       0x4u</span></div><div class="line"><a name="l13112"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6b19eb1eefbef73859cc6eec77d863e4">13112</a></span>&#160;<span class="preprocessor">#define UART_S2_BRK13_SHIFT                      2</span></div><div class="line"><a name="l13113"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac04113c9c307f88a4e51db472d274eee">13113</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_MASK                       0x8u</span></div><div class="line"><a name="l13114"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9a972894e69ee588eab48c8436be9fde">13114</a></span>&#160;<span class="preprocessor">#define UART_S2_RWUID_SHIFT                      3</span></div><div class="line"><a name="l13115"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga80b6af8d528290157cd93b8e33402e9e">13115</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_MASK                       0x10u</span></div><div class="line"><a name="l13116"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9e9f9f846534bbefdb7c7b88a66d29fc">13116</a></span>&#160;<span class="preprocessor">#define UART_S2_RXINV_SHIFT                      4</span></div><div class="line"><a name="l13117"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga864a0b6ff26ed84f04d0b2f36a30468a">13117</a></span>&#160;<span class="preprocessor">#define UART_S2_MSBF_MASK                        0x20u</span></div><div class="line"><a name="l13118"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf1e853675fb82a43501d259573de5eca">13118</a></span>&#160;<span class="preprocessor">#define UART_S2_MSBF_SHIFT                       5</span></div><div class="line"><a name="l13119"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga17b9dd16869c5185f2be9c1394fcede5">13119</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_MASK                     0x40u</span></div><div class="line"><a name="l13120"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab5a85582d800238efb298c45e578a83e">13120</a></span>&#160;<span class="preprocessor">#define UART_S2_RXEDGIF_SHIFT                    6</span></div><div class="line"><a name="l13121"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga874d96e3755d584279e6f058522c2c4a">13121</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_MASK                      0x80u</span></div><div class="line"><a name="l13122"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga42b99a34daa824eb7a8c8dd635ee4a4f">13122</a></span>&#160;<span class="preprocessor">#define UART_S2_LBKDIF_SHIFT                     7</span></div><div class="line"><a name="l13123"></a><span class="lineno">13123</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l13124"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadf1ad2301848b5812b84658d02cc2006">13124</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_MASK                        0x1u</span></div><div class="line"><a name="l13125"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad14f9faaee56b818a04794694960fa6a">13125</a></span>&#160;<span class="preprocessor">#define UART_C3_PEIE_SHIFT                       0</span></div><div class="line"><a name="l13126"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf165d0ae5fd464a2ec367e29d1dedcb2">13126</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_MASK                        0x2u</span></div><div class="line"><a name="l13127"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac08e14a1c915cfa377176fc6d491e38d">13127</a></span>&#160;<span class="preprocessor">#define UART_C3_FEIE_SHIFT                       1</span></div><div class="line"><a name="l13128"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1e485aea10f0176919ae060d0ee1d709">13128</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_MASK                        0x4u</span></div><div class="line"><a name="l13129"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae70ab8b995df889314915948d51ae783">13129</a></span>&#160;<span class="preprocessor">#define UART_C3_NEIE_SHIFT                       2</span></div><div class="line"><a name="l13130"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga85999d87eca30c526580b0d060f2aff5">13130</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_MASK                        0x8u</span></div><div class="line"><a name="l13131"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3e65d9370ba1e2d05042db7ed72e599b">13131</a></span>&#160;<span class="preprocessor">#define UART_C3_ORIE_SHIFT                       3</span></div><div class="line"><a name="l13132"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c9c90706e66f4bfa8fb53dd0407e579">13132</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_MASK                       0x10u</span></div><div class="line"><a name="l13133"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga99b840aeb5c25012354a1cd40ec35de7">13133</a></span>&#160;<span class="preprocessor">#define UART_C3_TXINV_SHIFT                      4</span></div><div class="line"><a name="l13134"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae9909f5ed584e6647deec86775f025e7">13134</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_MASK                       0x20u</span></div><div class="line"><a name="l13135"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafd8df440afc872879f09780112122e6a">13135</a></span>&#160;<span class="preprocessor">#define UART_C3_TXDIR_SHIFT                      5</span></div><div class="line"><a name="l13136"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaec915ed2882cf21feb385399e44b5a9b">13136</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_MASK                          0x40u</span></div><div class="line"><a name="l13137"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga98e310521d3edf56770be85701a65142">13137</a></span>&#160;<span class="preprocessor">#define UART_C3_T8_SHIFT                         6</span></div><div class="line"><a name="l13138"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae17bda6e18ad786d2cedf0105976d9dc">13138</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_MASK                          0x80u</span></div><div class="line"><a name="l13139"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab1799b4eb595a66cc5995e206e001f78">13139</a></span>&#160;<span class="preprocessor">#define UART_C3_R8_SHIFT                         7</span></div><div class="line"><a name="l13140"></a><span class="lineno">13140</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l13141"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabb8507803e62ff2f8cc3a3c7f9fc43c2">13141</a></span>&#160;<span class="preprocessor">#define UART_D_RT_MASK                           0xFFu</span></div><div class="line"><a name="l13142"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga045cb82177942d68eb711a61ee412768">13142</a></span>&#160;<span class="preprocessor">#define UART_D_RT_SHIFT                          0</span></div><div class="line"><a name="l13143"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4f5ba4e9a327cd6730693568463e8d67">13143</a></span>&#160;<span class="preprocessor">#define UART_D_RT(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_D_RT_SHIFT))&amp;UART_D_RT_MASK)</span></div><div class="line"><a name="l13144"></a><span class="lineno">13144</span>&#160;<span class="comment">/* MA1 Bit Fields */</span></div><div class="line"><a name="l13145"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa4fe1e60d0ca635fd633af77c3b63998">13145</a></span>&#160;<span class="preprocessor">#define UART_MA1_MA_MASK                         0xFFu</span></div><div class="line"><a name="l13146"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga878daa0e87ec3da2299c223b6b234976">13146</a></span>&#160;<span class="preprocessor">#define UART_MA1_MA_SHIFT                        0</span></div><div class="line"><a name="l13147"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0f6a921bbc9dffba69c13c0b19b70f49">13147</a></span>&#160;<span class="preprocessor">#define UART_MA1_MA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA1_MA_SHIFT))&amp;UART_MA1_MA_MASK)</span></div><div class="line"><a name="l13148"></a><span class="lineno">13148</span>&#160;<span class="comment">/* MA2 Bit Fields */</span></div><div class="line"><a name="l13149"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga700f51ab869350daee42b8ae9c655ffd">13149</a></span>&#160;<span class="preprocessor">#define UART_MA2_MA_MASK                         0xFFu</span></div><div class="line"><a name="l13150"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1ecfe245065ed459b087fc0d629b3f07">13150</a></span>&#160;<span class="preprocessor">#define UART_MA2_MA_SHIFT                        0</span></div><div class="line"><a name="l13151"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae9ee9c6d7f090dd59543a468f1493d65">13151</a></span>&#160;<span class="preprocessor">#define UART_MA2_MA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_MA2_MA_SHIFT))&amp;UART_MA2_MA_MASK)</span></div><div class="line"><a name="l13152"></a><span class="lineno">13152</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l13153"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2f0ab4e5358add87747c744f8ba324fb">13153</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA_MASK                        0x1Fu</span></div><div class="line"><a name="l13154"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae8cac47de1cbd8f8bd2cb10133e4f603">13154</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA_SHIFT                       0</span></div><div class="line"><a name="l13155"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabb5bd76ed3b85ff1d95199471f59cb7b">13155</a></span>&#160;<span class="preprocessor">#define UART_C4_BRFA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_C4_BRFA_SHIFT))&amp;UART_C4_BRFA_MASK)</span></div><div class="line"><a name="l13156"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9e9d5093d6aec7bd4c3f418ee54f8801">13156</a></span>&#160;<span class="preprocessor">#define UART_C4_M10_MASK                         0x20u</span></div><div class="line"><a name="l13157"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafd4cf70aa0988a96e3744eae7a0f036d">13157</a></span>&#160;<span class="preprocessor">#define UART_C4_M10_SHIFT                        5</span></div><div class="line"><a name="l13158"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac1c8fa0730a887b5d4d43f426b27c955">13158</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_MASK                       0x40u</span></div><div class="line"><a name="l13159"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5ec71022d0264fefd4c63118d90adbb2">13159</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN2_SHIFT                      6</span></div><div class="line"><a name="l13160"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa345d5da303c56b2881394dc0e003337">13160</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_MASK                       0x80u</span></div><div class="line"><a name="l13161"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga28655a6deae1adc48798c91db8ce24e1">13161</a></span>&#160;<span class="preprocessor">#define UART_C4_MAEN1_SHIFT                      7</span></div><div class="line"><a name="l13162"></a><span class="lineno">13162</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l13163"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaef3503f3521ec37397d2d19e7da7bd58">13163</a></span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_MASK                       0x20u</span></div><div class="line"><a name="l13164"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab95d268a11167ac6ab4cf41332bf5aa6">13164</a></span>&#160;<span class="preprocessor">#define UART_C5_RDMAS_SHIFT                      5</span></div><div class="line"><a name="l13165"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga593bf2d9f1d2a222d8cbde7b88aba833">13165</a></span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_MASK                       0x80u</span></div><div class="line"><a name="l13166"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadf4f03768249772994b3082c369698e7">13166</a></span>&#160;<span class="preprocessor">#define UART_C5_TDMAS_SHIFT                      7</span></div><div class="line"><a name="l13167"></a><span class="lineno">13167</span>&#160;<span class="comment">/* ED Bit Fields */</span></div><div class="line"><a name="l13168"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad2d9046649263c73bfa0e64091c82d45">13168</a></span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_MASK                     0x40u</span></div><div class="line"><a name="l13169"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaed5785f9e519dfa7936d82f4fedb8a83">13169</a></span>&#160;<span class="preprocessor">#define UART_ED_PARITYE_SHIFT                    6</span></div><div class="line"><a name="l13170"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab5ab58923c23cde1672fc9ae19053696">13170</a></span>&#160;<span class="preprocessor">#define UART_ED_NOISY_MASK                       0x80u</span></div><div class="line"><a name="l13171"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab366fc1267a46213bc540e93c2603a6c">13171</a></span>&#160;<span class="preprocessor">#define UART_ED_NOISY_SHIFT                      7</span></div><div class="line"><a name="l13172"></a><span class="lineno">13172</span>&#160;<span class="comment">/* MODEM Bit Fields */</span></div><div class="line"><a name="l13173"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga00c7ea6d89eec98c2f6cc98651712c00">13173</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_MASK                   0x1u</span></div><div class="line"><a name="l13174"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafa34ecab8ca4ea8d72e3c42d846ce96d">13174</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXCTSE_SHIFT                  0</span></div><div class="line"><a name="l13175"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabcfa3a03c9114f74c35bb22c13261c1b">13175</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE_MASK                   0x2u</span></div><div class="line"><a name="l13176"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadc29d3e7148a1f7a895a1db6442cc5b8">13176</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSE_SHIFT                  1</span></div><div class="line"><a name="l13177"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga83617aa9166494f2dbed5da69b5ae0ef">13177</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL_MASK                 0x4u</span></div><div class="line"><a name="l13178"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3b069f2bfe05099b3fdb47e872c6b2e6">13178</a></span>&#160;<span class="preprocessor">#define UART_MODEM_TXRTSPOL_SHIFT                2</span></div><div class="line"><a name="l13179"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaceb719e6bb4624e1b8a5a922bd594778">13179</a></span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE_MASK                   0x8u</span></div><div class="line"><a name="l13180"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabbe55b53dd5c048084d8c9341e522d90">13180</a></span>&#160;<span class="preprocessor">#define UART_MODEM_RXRTSE_SHIFT                  3</span></div><div class="line"><a name="l13181"></a><span class="lineno">13181</span>&#160;<span class="comment">/* IR Bit Fields */</span></div><div class="line"><a name="l13182"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga635e77629e602b47032f8d35dda0f442">13182</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP_MASK                         0x3u</span></div><div class="line"><a name="l13183"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafc08f087483347c37c3051f6c86d2beb">13183</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP_SHIFT                        0</span></div><div class="line"><a name="l13184"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0b1313b20737a0cc2211c37b6627cead">13184</a></span>&#160;<span class="preprocessor">#define UART_IR_TNP(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_IR_TNP_SHIFT))&amp;UART_IR_TNP_MASK)</span></div><div class="line"><a name="l13185"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafb25f2545b505763066c9f30ff7447f0">13185</a></span>&#160;<span class="preprocessor">#define UART_IR_IREN_MASK                        0x4u</span></div><div class="line"><a name="l13186"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga674f392636537dcd6dd92309bead60b9">13186</a></span>&#160;<span class="preprocessor">#define UART_IR_IREN_SHIFT                       2</span></div><div class="line"><a name="l13187"></a><span class="lineno">13187</span>&#160;<span class="comment">/* PFIFO Bit Fields */</span></div><div class="line"><a name="l13188"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf6314eec454a532d9baf2eff4ea61204">13188</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_MASK               0x7u</span></div><div class="line"><a name="l13189"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae4811b6796cb32adc0f9d172e9748e75">13189</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE_SHIFT              0</span></div><div class="line"><a name="l13190"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafd77c1537fe2b93d5ea7dd24c8cec96a">13190</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_RXFIFOSIZE_SHIFT))&amp;UART_PFIFO_RXFIFOSIZE_MASK)</span></div><div class="line"><a name="l13191"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga307298b76c15ac932486f994b3afc1b2">13191</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE_MASK                     0x8u</span></div><div class="line"><a name="l13192"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae2a3c9994dc6da5a2955ac8c274bdaaf">13192</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_RXFE_SHIFT                    3</span></div><div class="line"><a name="l13193"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga61eb610888ac018061d20a755264292a">13193</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_MASK               0x70u</span></div><div class="line"><a name="l13194"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa0377f9b585a07f11f887a7d2c8133c8">13194</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE_SHIFT              4</span></div><div class="line"><a name="l13195"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga944f9fd3754896fe2f66c42c25ffe13d">13195</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFIFOSIZE(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_PFIFO_TXFIFOSIZE_SHIFT))&amp;UART_PFIFO_TXFIFOSIZE_MASK)</span></div><div class="line"><a name="l13196"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gabd2ffab4f7a98fcfc64dcd37db1b289b">13196</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE_MASK                     0x80u</span></div><div class="line"><a name="l13197"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf418bafa3c46ece2f82d0c831e8aea47">13197</a></span>&#160;<span class="preprocessor">#define UART_PFIFO_TXFE_SHIFT                    7</span></div><div class="line"><a name="l13198"></a><span class="lineno">13198</span>&#160;<span class="comment">/* CFIFO Bit Fields */</span></div><div class="line"><a name="l13199"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga42bfb17cbfc685358f621e71f35225af">13199</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_MASK                    0x1u</span></div><div class="line"><a name="l13200"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9d089a8ed91922d0da34a362a29a2bd5">13200</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXUFE_SHIFT                   0</span></div><div class="line"><a name="l13201"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac0d4e861e21453eecfc55ae37c97262d">13201</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE_MASK                    0x2u</span></div><div class="line"><a name="l13202"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga10885c0219ee82009a9041c1018e205c">13202</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXOFE_SHIFT                   1</span></div><div class="line"><a name="l13203"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga220d54d00fd7f64a3c31a9b593e4ffed">13203</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH_MASK                  0x40u</span></div><div class="line"><a name="l13204"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaa2254c7b026117f42b36539b526aca46">13204</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_RXFLUSH_SHIFT                 6</span></div><div class="line"><a name="l13205"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga026f6169c18280c4dd4fb93d5b3bf400">13205</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH_MASK                  0x80u</span></div><div class="line"><a name="l13206"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaebc78a602339988f0960140aeeca4d93">13206</a></span>&#160;<span class="preprocessor">#define UART_CFIFO_TXFLUSH_SHIFT                 7</span></div><div class="line"><a name="l13207"></a><span class="lineno">13207</span>&#160;<span class="comment">/* SFIFO Bit Fields */</span></div><div class="line"><a name="l13208"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga05a2524e2dabd91dddf527a472744bab">13208</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_MASK                     0x1u</span></div><div class="line"><a name="l13209"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c82c75944a1162ef6db65575b3e9c0d">13209</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXUF_SHIFT                    0</span></div><div class="line"><a name="l13210"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga53e9575053054705318b25e04c5b0f62">13210</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF_MASK                     0x2u</span></div><div class="line"><a name="l13211"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8bcebdd37ab0f89f58d3533577756444">13211</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXOF_SHIFT                    1</span></div><div class="line"><a name="l13212"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga672339d2930ef7864126ea9938d2c18d">13212</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT_MASK                   0x40u</span></div><div class="line"><a name="l13213"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga437bd92a0e905d88bf92615135b0672f">13213</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_RXEMPT_SHIFT                  6</span></div><div class="line"><a name="l13214"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga50a1813a0e695d319434adaa157a4c3a">13214</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT_MASK                   0x80u</span></div><div class="line"><a name="l13215"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1856b521baf09271f8085380ef6e1cc5">13215</a></span>&#160;<span class="preprocessor">#define UART_SFIFO_TXEMPT_SHIFT                  7</span></div><div class="line"><a name="l13216"></a><span class="lineno">13216</span>&#160;<span class="comment">/* TWFIFO Bit Fields */</span></div><div class="line"><a name="l13217"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4d1d724beef4708553a5066491ebf32e">13217</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_MASK                 0xFFu</span></div><div class="line"><a name="l13218"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga55b227e0cf4669aec87ec3fb3bb494c8">13218</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER_SHIFT                0</span></div><div class="line"><a name="l13219"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga011857b26eaebbc7729e6e8d00e67b44">13219</a></span>&#160;<span class="preprocessor">#define UART_TWFIFO_TXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TWFIFO_TXWATER_SHIFT))&amp;UART_TWFIFO_TXWATER_MASK)</span></div><div class="line"><a name="l13220"></a><span class="lineno">13220</span>&#160;<span class="comment">/* TCFIFO Bit Fields */</span></div><div class="line"><a name="l13221"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab3c6a27ca034de86ac2aa4f5c55781f2">13221</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_MASK                 0xFFu</span></div><div class="line"><a name="l13222"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaae504c1c6564913b0daeaf835defa8aa">13222</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT_SHIFT                0</span></div><div class="line"><a name="l13223"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga127fff58218035fec1e2514fbf4aa920">13223</a></span>&#160;<span class="preprocessor">#define UART_TCFIFO_TXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TCFIFO_TXCOUNT_SHIFT))&amp;UART_TCFIFO_TXCOUNT_MASK)</span></div><div class="line"><a name="l13224"></a><span class="lineno">13224</span>&#160;<span class="comment">/* RWFIFO Bit Fields */</span></div><div class="line"><a name="l13225"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga94cd69bba6b852fbd438b8b4b1ab1372">13225</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_MASK                 0xFFu</span></div><div class="line"><a name="l13226"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga76a2717965f398da28aadbbebfafa2c8">13226</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER_SHIFT                0</span></div><div class="line"><a name="l13227"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga3e9217bf32d7c1794d25f5ee42f5088b">13227</a></span>&#160;<span class="preprocessor">#define UART_RWFIFO_RXWATER(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RWFIFO_RXWATER_SHIFT))&amp;UART_RWFIFO_RXWATER_MASK)</span></div><div class="line"><a name="l13228"></a><span class="lineno">13228</span>&#160;<span class="comment">/* RCFIFO Bit Fields */</span></div><div class="line"><a name="l13229"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad56c1815bb877b0a82dcabc58b780b54">13229</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_MASK                 0xFFu</span></div><div class="line"><a name="l13230"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf167fbdec63bf8287e0c1fa12ad7f39f">13230</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT_SHIFT                0</span></div><div class="line"><a name="l13231"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaabce88d9705d1c57459758cdb6a93c71">13231</a></span>&#160;<span class="preprocessor">#define UART_RCFIFO_RXCOUNT(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_RCFIFO_RXCOUNT_SHIFT))&amp;UART_RCFIFO_RXCOUNT_MASK)</span></div><div class="line"><a name="l13232"></a><span class="lineno">13232</span>&#160;<span class="comment">/* C7816 Bit Fields */</span></div><div class="line"><a name="l13233"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae34238a46464deaac39303c8b11431a2">13233</a></span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_MASK                0x1u</span></div><div class="line"><a name="l13234"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaee54546d1f78919cbcae5b7a5ec44f17">13234</a></span>&#160;<span class="preprocessor">#define UART_C7816_ISO_7816E_SHIFT               0</span></div><div class="line"><a name="l13235"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5c2601e69d81abd9d74da1eedefe0073">13235</a></span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_MASK                    0x2u</span></div><div class="line"><a name="l13236"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga53eb4e563ed15c4c1e73d1fd15a77b2e">13236</a></span>&#160;<span class="preprocessor">#define UART_C7816_TTYPE_SHIFT                   1</span></div><div class="line"><a name="l13237"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga52afeea9fbaec9489c45792a907b195b">13237</a></span>&#160;<span class="preprocessor">#define UART_C7816_INIT_MASK                     0x4u</span></div><div class="line"><a name="l13238"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7fe58f80db753fac78feefc4ab257d0d">13238</a></span>&#160;<span class="preprocessor">#define UART_C7816_INIT_SHIFT                    2</span></div><div class="line"><a name="l13239"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga7d492736d5d2ffba794d54fa0d6b8d92">13239</a></span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_MASK                    0x8u</span></div><div class="line"><a name="l13240"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae5c391d165239e4ed2d80e7ac31a0232">13240</a></span>&#160;<span class="preprocessor">#define UART_C7816_ANACK_SHIFT                   3</span></div><div class="line"><a name="l13241"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga031dcabb12ed66e1a74a735e962c0418">13241</a></span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_MASK                    0x10u</span></div><div class="line"><a name="l13242"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga969b1c4c1e85e7745b73b993b93b4c6f">13242</a></span>&#160;<span class="preprocessor">#define UART_C7816_ONACK_SHIFT                   4</span></div><div class="line"><a name="l13243"></a><span class="lineno">13243</span>&#160;<span class="comment">/* IE7816 Bit Fields */</span></div><div class="line"><a name="l13244"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad8d954bf21c5ed93f49c9418f0b1bc5e">13244</a></span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_MASK                    0x1u</span></div><div class="line"><a name="l13245"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0df3e70bd53348388872ae57a8f7f156">13245</a></span>&#160;<span class="preprocessor">#define UART_IE7816_RXTE_SHIFT                   0</span></div><div class="line"><a name="l13246"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga5968d2ee914444772fe2e6fa65ca848b">13246</a></span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_MASK                    0x2u</span></div><div class="line"><a name="l13247"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad0266a63ef5e0bb5dfaa2c87c2a1639e">13247</a></span>&#160;<span class="preprocessor">#define UART_IE7816_TXTE_SHIFT                   1</span></div><div class="line"><a name="l13248"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga64b8f696aa038e3a27d743e024632e7d">13248</a></span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_MASK                    0x4u</span></div><div class="line"><a name="l13249"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga92681ae737e84944e46e525a831303b9">13249</a></span>&#160;<span class="preprocessor">#define UART_IE7816_GTVE_SHIFT                   2</span></div><div class="line"><a name="l13250"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6e0fc67109bbfda4ecffbb29a7bdcac7">13250</a></span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_MASK                  0x10u</span></div><div class="line"><a name="l13251"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga92e0d4cc206532c7e058e7b0eae64492">13251</a></span>&#160;<span class="preprocessor">#define UART_IE7816_INITDE_SHIFT                 4</span></div><div class="line"><a name="l13252"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga1c4d8cb11c43f38d1d2254ae85517aa0">13252</a></span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_MASK                    0x20u</span></div><div class="line"><a name="l13253"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9836d1c354b24274e92d300009b0b416">13253</a></span>&#160;<span class="preprocessor">#define UART_IE7816_BWTE_SHIFT                   5</span></div><div class="line"><a name="l13254"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9722a9d0abe861759ebfce9a874790d7">13254</a></span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_MASK                    0x40u</span></div><div class="line"><a name="l13255"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae0328d827cea2e36c9e0f47a2dd8254d">13255</a></span>&#160;<span class="preprocessor">#define UART_IE7816_CWTE_SHIFT                   6</span></div><div class="line"><a name="l13256"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga65824b38972042fd8ddaa1b7a5b7cf98">13256</a></span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_MASK                     0x80u</span></div><div class="line"><a name="l13257"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6e2ca36b5cad7ae3a90b5ae5d54ca3f3">13257</a></span>&#160;<span class="preprocessor">#define UART_IE7816_WTE_SHIFT                    7</span></div><div class="line"><a name="l13258"></a><span class="lineno">13258</span>&#160;<span class="comment">/* IS7816 Bit Fields */</span></div><div class="line"><a name="l13259"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga70556c9c160817cdae5da7b0e96d755e">13259</a></span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_MASK                     0x1u</span></div><div class="line"><a name="l13260"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga189a4242177b8a2ebe2cd216a1fdfb41">13260</a></span>&#160;<span class="preprocessor">#define UART_IS7816_RXT_SHIFT                    0</span></div><div class="line"><a name="l13261"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae05e13012c95c5f0ebc11ec8a0d474c6">13261</a></span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_MASK                     0x2u</span></div><div class="line"><a name="l13262"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga460ed2c07230c4c0de6ae3701a1f84f1">13262</a></span>&#160;<span class="preprocessor">#define UART_IS7816_TXT_SHIFT                    1</span></div><div class="line"><a name="l13263"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga863b3dbfbf807a29466c8acf12054673">13263</a></span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_MASK                     0x4u</span></div><div class="line"><a name="l13264"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga522eab69113bfd36e6f58835baa045a8">13264</a></span>&#160;<span class="preprocessor">#define UART_IS7816_GTV_SHIFT                    2</span></div><div class="line"><a name="l13265"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga48d3ed5c444bdfed8d0baa49bd44d1c2">13265</a></span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_MASK                   0x10u</span></div><div class="line"><a name="l13266"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaf36d718f5eb5c052b7670168d8b429b1">13266</a></span>&#160;<span class="preprocessor">#define UART_IS7816_INITD_SHIFT                  4</span></div><div class="line"><a name="l13267"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab2edbcc850e211bdeadca83910170e5a">13267</a></span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_MASK                     0x20u</span></div><div class="line"><a name="l13268"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab670b08a2ab5d4631892ca58eb447284">13268</a></span>&#160;<span class="preprocessor">#define UART_IS7816_BWT_SHIFT                    5</span></div><div class="line"><a name="l13269"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gae20bf90aa36595094749fe075ce5cf0e">13269</a></span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_MASK                     0x40u</span></div><div class="line"><a name="l13270"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad6a4add4b3460d31343487ae64ee43c9">13270</a></span>&#160;<span class="preprocessor">#define UART_IS7816_CWT_SHIFT                    6</span></div><div class="line"><a name="l13271"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga8f453ccf4624330f7b4e850238b029e3">13271</a></span>&#160;<span class="preprocessor">#define UART_IS7816_WT_MASK                      0x80u</span></div><div class="line"><a name="l13272"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4d7a1e1c191f1d8114ccef43b758ebfd">13272</a></span>&#160;<span class="preprocessor">#define UART_IS7816_WT_SHIFT                     7</span></div><div class="line"><a name="l13273"></a><span class="lineno">13273</span>&#160;<span class="comment">/* WP7816_T_TYPE0 Bit Fields */</span></div><div class="line"><a name="l13274"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga286b20da1c2d027adb43e13a29d0148b">13274</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_MASK              0xFFu</span></div><div class="line"><a name="l13275"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2abd3cac45b65c8608d7acb2c985f56e">13275</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI_SHIFT             0</span></div><div class="line"><a name="l13276"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c2b1961c4536e6ba685239be3470655">13276</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE0_WI(x)                (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816_T_TYPE0_WI_SHIFT))&amp;UART_WP7816_T_TYPE0_WI_MASK)</span></div><div class="line"><a name="l13277"></a><span class="lineno">13277</span>&#160;<span class="comment">/* WP7816_T_TYPE1 Bit Fields */</span></div><div class="line"><a name="l13278"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gadb34493e13585c4acf5c3fba81e0e03f">13278</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_MASK             0xFu</span></div><div class="line"><a name="l13279"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga23a788a5415cebd78a364d0578ee9b7c">13279</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI_SHIFT            0</span></div><div class="line"><a name="l13280"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga547c81de3a3c950139cb04577efa33f1">13280</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_BWI(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816_T_TYPE1_BWI_SHIFT))&amp;UART_WP7816_T_TYPE1_BWI_MASK)</span></div><div class="line"><a name="l13281"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gac187226c5d0a1c13888f04cb6fd837b1">13281</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_MASK             0xF0u</span></div><div class="line"><a name="l13282"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gad9cb85843e4cabc17e896f27901df941">13282</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI_SHIFT            4</span></div><div class="line"><a name="l13283"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga4cb9f622991bfa7cb755952d5e4bf430">13283</a></span>&#160;<span class="preprocessor">#define UART_WP7816_T_TYPE1_CWI(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WP7816_T_TYPE1_CWI_SHIFT))&amp;UART_WP7816_T_TYPE1_CWI_MASK)</span></div><div class="line"><a name="l13284"></a><span class="lineno">13284</span>&#160;<span class="comment">/* WN7816 Bit Fields */</span></div><div class="line"><a name="l13285"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2ca85f017d51ef94ac685ce60d365795">13285</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_MASK                     0xFFu</span></div><div class="line"><a name="l13286"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gab7deaf09ea769ec9cb28b66bfc90d141">13286</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN_SHIFT                    0</span></div><div class="line"><a name="l13287"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga87958ce2f4488cdd8d895aaeda7cf557">13287</a></span>&#160;<span class="preprocessor">#define UART_WN7816_GTN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WN7816_GTN_SHIFT))&amp;UART_WN7816_GTN_MASK)</span></div><div class="line"><a name="l13288"></a><span class="lineno">13288</span>&#160;<span class="comment">/* WF7816 Bit Fields */</span></div><div class="line"><a name="l13289"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gafe82535b1014fd5cc4cfd50169d743ac">13289</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_MASK                    0xFFu</span></div><div class="line"><a name="l13290"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga721ba0567ed0305bffa0ee30353aa2c8">13290</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD_SHIFT                   0</span></div><div class="line"><a name="l13291"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga218200aa93c98c371375369a8b2858d9">13291</a></span>&#160;<span class="preprocessor">#define UART_WF7816_GTFD(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_WF7816_GTFD_SHIFT))&amp;UART_WF7816_GTFD_MASK)</span></div><div class="line"><a name="l13292"></a><span class="lineno">13292</span>&#160;<span class="comment">/* ET7816 Bit Fields */</span></div><div class="line"><a name="l13293"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga9ef739359fd7d60427900938502e5100">13293</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_MASK             0xFu</span></div><div class="line"><a name="l13294"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gacd8498adcff369769fb56dde33ce7465">13294</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD_SHIFT            0</span></div><div class="line"><a name="l13295"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga2529b3862c9ed6695e520dbce4a631cf">13295</a></span>&#160;<span class="preprocessor">#define UART_ET7816_RXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_RXTHRESHOLD_SHIFT))&amp;UART_ET7816_RXTHRESHOLD_MASK)</span></div><div class="line"><a name="l13296"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6c3c5365dc3ba6ac54a4bd4330ff60cf">13296</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_MASK             0xF0u</span></div><div class="line"><a name="l13297"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga427963f9e067b0856aa8830cae622291">13297</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD_SHIFT            4</span></div><div class="line"><a name="l13298"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga0e12a6d9606ae3055889260cc5e0edff">13298</a></span>&#160;<span class="preprocessor">#define UART_ET7816_TXTHRESHOLD(x)               (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_ET7816_TXTHRESHOLD_SHIFT))&amp;UART_ET7816_TXTHRESHOLD_MASK)</span></div><div class="line"><a name="l13299"></a><span class="lineno">13299</span>&#160;<span class="comment">/* TL7816 Bit Fields */</span></div><div class="line"><a name="l13300"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga000fb6043015c4cb478d32febfb4a913">13300</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_MASK                    0xFFu</span></div><div class="line"><a name="l13301"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#gaafcee96c5728fbbbc56c3b2ea55bd753">13301</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN_SHIFT                   0</span></div><div class="line"><a name="l13302"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___masks.html#ga6665c13844ba2e5f1add9e33a5ae5d66">13302</a></span>&#160;<span class="preprocessor">#define UART_TL7816_TLEN(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART_TL7816_TLEN_SHIFT))&amp;UART_TL7816_TLEN_MASK)</span></div><div class="line"><a name="l13303"></a><span class="lineno">13303</span>&#160; <span class="comment">/* end of group UART_Register_Masks */</span></div><div class="line"><a name="l13307"></a><span class="lineno">13307</span>&#160;</div><div class="line"><a name="l13308"></a><span class="lineno">13308</span>&#160;</div><div class="line"><a name="l13309"></a><span class="lineno">13309</span>&#160;<span class="comment">/* UART - Peripheral instance base addresses */</span></div><div class="line"><a name="l13311"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#ga50a02c91ffbd11fa7b4f0c33fe585199">13311</a></span>&#160;<span class="preprocessor">#define UART0_BASE_PTR                           ((UART_MemMapPtr)0x4006A000u)</span></div><div class="line"><a name="l13312"></a><span class="lineno">13312</span>&#160;</div><div class="line"><a name="l13313"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#gafb5b1236c1cdf2d9a6464251b791030c">13313</a></span>&#160;<span class="preprocessor">#define UART1_BASE_PTR                           ((UART_MemMapPtr)0x4006B000u)</span></div><div class="line"><a name="l13314"></a><span class="lineno">13314</span>&#160;</div><div class="line"><a name="l13315"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37">13315</a></span>&#160;<span class="preprocessor">#define UART2_BASE_PTR                           ((UART_MemMapPtr)0x4006C000u)</span></div><div class="line"><a name="l13316"></a><span class="lineno">13316</span>&#160;</div><div class="line"><a name="l13317"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#gadf42d0466618b9209401839e1af9b3c4">13317</a></span>&#160;<span class="preprocessor">#define UART3_BASE_PTR                           ((UART_MemMapPtr)0x4006D000u)</span></div><div class="line"><a name="l13318"></a><span class="lineno">13318</span>&#160;</div><div class="line"><a name="l13319"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#ga680f97e081544c697ee071702b2de587">13319</a></span>&#160;<span class="preprocessor">#define UART4_BASE_PTR                           ((UART_MemMapPtr)0x400EA000u)</span></div><div class="line"><a name="l13320"></a><span class="lineno">13320</span>&#160;</div><div class="line"><a name="l13321"></a><span class="lineno"><a class="line" href="group___u_a_r_t___peripheral.html#gace0110558cde93abab79b033e3caf755">13321</a></span>&#160;<span class="preprocessor">#define UART5_BASE_PTR                           ((UART_MemMapPtr)0x400EB000u)</span></div><div class="line"><a name="l13322"></a><span class="lineno">13322</span>&#160;</div><div class="line"><a name="l13323"></a><span class="lineno">13323</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13324"></a><span class="lineno">13324</span>&#160;<span class="comment">   -- UART - Register accessor macros</span></div><div class="line"><a name="l13325"></a><span class="lineno">13325</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13326"></a><span class="lineno">13326</span>&#160;</div><div class="line"><a name="l13333"></a><span class="lineno">13333</span>&#160;<span class="comment">/* UART - Register instance definitions */</span></div><div class="line"><a name="l13334"></a><span class="lineno">13334</span>&#160;<span class="comment">/* UART0 */</span></div><div class="line"><a name="l13335"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga0f086bea96574c5a4b90ff7ce1a99256">13335</a></span>&#160;<span class="preprocessor">#define UART0_BDH                                UART_BDH_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13336"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga12ffbaeca152984beb3cbd1edaf94ee2">13336</a></span>&#160;<span class="preprocessor">#define UART0_BDL                                UART_BDL_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13337"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga74d107fda097e4ca0559efe5ab105cbf">13337</a></span>&#160;<span class="preprocessor">#define UART0_C1                                 UART_C1_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13338"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa96db8ca05ad8075993439b98fc41e04">13338</a></span>&#160;<span class="preprocessor">#define UART0_C2                                 UART_C2_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13339"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga36c55a027dd65bed765a4620326c669b">13339</a></span>&#160;<span class="preprocessor">#define UART0_S1                                 UART_S1_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13340"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga86da7584b44d3ee391fa4dd012bc0eeb">13340</a></span>&#160;<span class="preprocessor">#define UART0_S2                                 UART_S2_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13341"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3c9f4285d3471fb4833ff6cf1131b438">13341</a></span>&#160;<span class="preprocessor">#define UART0_C3                                 UART_C3_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13342"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga2dea5280025ba01ef69f0fa6a6505cf1">13342</a></span>&#160;<span class="preprocessor">#define UART0_D                                  UART_D_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13343"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1ed5f65c9f9d7626053f21aa9f4a5b1f">13343</a></span>&#160;<span class="preprocessor">#define UART0_MA1                                UART_MA1_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13344"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa28e0bdbb01cd6891123e351772bcf41">13344</a></span>&#160;<span class="preprocessor">#define UART0_MA2                                UART_MA2_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13345"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga872dbf2a778697ea6e01a2d8a8b08869">13345</a></span>&#160;<span class="preprocessor">#define UART0_C4                                 UART_C4_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13346"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga68f548f83ee16efb6cdd0cd5c37ebed3">13346</a></span>&#160;<span class="preprocessor">#define UART0_C5                                 UART_C5_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13347"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1d31329daca023bdfa18ddbf716ea2d8">13347</a></span>&#160;<span class="preprocessor">#define UART0_ED                                 UART_ED_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13348"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab56907900b83cae8e16630c9b53d4d53">13348</a></span>&#160;<span class="preprocessor">#define UART0_MODEM                              UART_MODEM_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13349"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8c30e0f416809d923a4acde1e3cf320c">13349</a></span>&#160;<span class="preprocessor">#define UART0_IR                                 UART_IR_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13350"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga835cbe8fa2438d8d480b4668fdec81ed">13350</a></span>&#160;<span class="preprocessor">#define UART0_PFIFO                              UART_PFIFO_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13351"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8b185677cfda35bb5c2d9929fac2b0c6">13351</a></span>&#160;<span class="preprocessor">#define UART0_CFIFO                              UART_CFIFO_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13352"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gac214d33387ecfd228f8fd8f450d20beb">13352</a></span>&#160;<span class="preprocessor">#define UART0_SFIFO                              UART_SFIFO_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13353"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga22ef322db93980a6167619ab50266b2a">13353</a></span>&#160;<span class="preprocessor">#define UART0_TWFIFO                             UART_TWFIFO_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13354"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa1dea54118afe63f88acc0fc4b45d30a">13354</a></span>&#160;<span class="preprocessor">#define UART0_TCFIFO                             UART_TCFIFO_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13355"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaae3d64ad43d72709b4293a9bdecf70d2">13355</a></span>&#160;<span class="preprocessor">#define UART0_RWFIFO                             UART_RWFIFO_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13356"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabe590341e6207d2fb32f2676f27e5aa2">13356</a></span>&#160;<span class="preprocessor">#define UART0_RCFIFO                             UART_RCFIFO_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13357"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae4457ba7f534d8fbe2af86462fe47ead">13357</a></span>&#160;<span class="preprocessor">#define UART0_C7816                              UART_C7816_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13358"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga9c574540438e8fbde7f5cd15b769a26b">13358</a></span>&#160;<span class="preprocessor">#define UART0_IE7816                             UART_IE7816_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13359"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga172a0f152249a9343a0b926e2db50c14">13359</a></span>&#160;<span class="preprocessor">#define UART0_IS7816                             UART_IS7816_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13360"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae40d003e55ce610c8e3d54a01d1f034a">13360</a></span>&#160;<span class="preprocessor">#define UART0_WP7816T0                           UART_WP7816_T_TYPE0_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13361"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga972796136dccc81184d7b7840db5dfc3">13361</a></span>&#160;<span class="preprocessor">#define UART0_WP7816T1                           UART_WP7816_T_TYPE1_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13362"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga076b41489eb41b58c9223b47025ab571">13362</a></span>&#160;<span class="preprocessor">#define UART0_WN7816                             UART_WN7816_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13363"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1f1678af59afd4e7ada94a6f9a4c1219">13363</a></span>&#160;<span class="preprocessor">#define UART0_WF7816                             UART_WF7816_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13364"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga102073e04fc50eb8630e872fde79057b">13364</a></span>&#160;<span class="preprocessor">#define UART0_ET7816                             UART_ET7816_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13365"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga813072777f5a1c29a9195a9401724fe7">13365</a></span>&#160;<span class="preprocessor">#define UART0_TL7816                             UART_TL7816_REG(UART0_BASE_PTR)</span></div><div class="line"><a name="l13366"></a><span class="lineno">13366</span>&#160;<span class="comment">/* UART1 */</span></div><div class="line"><a name="l13367"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf95dfcbfc36021f99e8798340dcc61aa">13367</a></span>&#160;<span class="preprocessor">#define UART1_BDH                                UART_BDH_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13368"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae8924d1fd89b33ae7d25b0727dab5c47">13368</a></span>&#160;<span class="preprocessor">#define UART1_BDL                                UART_BDL_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13369"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaabfc6382968ea7dd6bb14f7098f28fd9">13369</a></span>&#160;<span class="preprocessor">#define UART1_C1                                 UART_C1_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13370"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga96a7e807f7a30d603f1a5e680ed2dba3">13370</a></span>&#160;<span class="preprocessor">#define UART1_C2                                 UART_C2_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13371"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae890a65a8aad54887a4d9a23096319bf">13371</a></span>&#160;<span class="preprocessor">#define UART1_S1                                 UART_S1_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13372"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8a58c6b3cb400b875722a32bc5f15388">13372</a></span>&#160;<span class="preprocessor">#define UART1_S2                                 UART_S2_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13373"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga122a5c5271b92663c9a7e922ad8c43c7">13373</a></span>&#160;<span class="preprocessor">#define UART1_C3                                 UART_C3_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13374"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf408be28f737716d8e617f2b5c26e6c3">13374</a></span>&#160;<span class="preprocessor">#define UART1_D                                  UART_D_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13375"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gad9cf46f6d9319a701b5f00278aabbfc9">13375</a></span>&#160;<span class="preprocessor">#define UART1_MA1                                UART_MA1_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13376"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gad5f58da949ddbc815f984a38c0bab43f">13376</a></span>&#160;<span class="preprocessor">#define UART1_MA2                                UART_MA2_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13377"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gafdc8d2e84868bd7a68c4d2cf82bb4048">13377</a></span>&#160;<span class="preprocessor">#define UART1_C4                                 UART_C4_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13378"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga4f86d69bcbf607b6a7cdfef7540329bc">13378</a></span>&#160;<span class="preprocessor">#define UART1_C5                                 UART_C5_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13379"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga44df566b41f79b8919f4763c81cf84df">13379</a></span>&#160;<span class="preprocessor">#define UART1_ED                                 UART_ED_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13380"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7c77b49ff0a0d7616aa1887226ac6085">13380</a></span>&#160;<span class="preprocessor">#define UART1_MODEM                              UART_MODEM_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13381"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf1ec5a26e8deb03206e64e4c2547d310">13381</a></span>&#160;<span class="preprocessor">#define UART1_IR                                 UART_IR_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13382"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8034238adc3618b1d6db0873108cd2e5">13382</a></span>&#160;<span class="preprocessor">#define UART1_PFIFO                              UART_PFIFO_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13383"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae4a7f724cebd08fb66d3a1dbc2216815">13383</a></span>&#160;<span class="preprocessor">#define UART1_CFIFO                              UART_CFIFO_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13384"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7a1ad968855e737920ac397b6a764e84">13384</a></span>&#160;<span class="preprocessor">#define UART1_SFIFO                              UART_SFIFO_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13385"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8e9bf1675c1b63e5c227007b8012c6c7">13385</a></span>&#160;<span class="preprocessor">#define UART1_TWFIFO                             UART_TWFIFO_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13386"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf9afb09bc9d07d509840d5bfd81b2952">13386</a></span>&#160;<span class="preprocessor">#define UART1_TCFIFO                             UART_TCFIFO_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13387"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga40fc89a9185d0fc02195761abd0c3aea">13387</a></span>&#160;<span class="preprocessor">#define UART1_RWFIFO                             UART_RWFIFO_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13388"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5c3dac348d8f75660422f091626d51af">13388</a></span>&#160;<span class="preprocessor">#define UART1_RCFIFO                             UART_RCFIFO_REG(UART1_BASE_PTR)</span></div><div class="line"><a name="l13389"></a><span class="lineno">13389</span>&#160;<span class="comment">/* UART2 */</span></div><div class="line"><a name="l13390"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab6c00e22f1f8faa36d637551b11a82e4">13390</a></span>&#160;<span class="preprocessor">#define UART2_BDH                                UART_BDH_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13391"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gac8a6a21b73e6a1d4c1824af29a15aab8">13391</a></span>&#160;<span class="preprocessor">#define UART2_BDL                                UART_BDL_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13392"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab3c1f144374690a8931e07f23e8a9a47">13392</a></span>&#160;<span class="preprocessor">#define UART2_C1                                 UART_C1_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13393"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga099a231ebee7a26f12764a9fdc9f0e2c">13393</a></span>&#160;<span class="preprocessor">#define UART2_C2                                 UART_C2_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13394"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gad72d529c07a52334fce106564ba9aa54">13394</a></span>&#160;<span class="preprocessor">#define UART2_S1                                 UART_S1_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13395"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7d4831e8d28f59a12390b6e915c466d8">13395</a></span>&#160;<span class="preprocessor">#define UART2_S2                                 UART_S2_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13396"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabf40e8391c305a9cfbd4a00ba732c5c8">13396</a></span>&#160;<span class="preprocessor">#define UART2_C3                                 UART_C3_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13397"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga92cfdefa4bbd5e6aceaad280e911b76b">13397</a></span>&#160;<span class="preprocessor">#define UART2_D                                  UART_D_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13398"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab3a734c834e817b841be48a974d1dbe9">13398</a></span>&#160;<span class="preprocessor">#define UART2_MA1                                UART_MA1_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13399"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa787a62a5d31ca4e4d40bf7dd2f65ba9">13399</a></span>&#160;<span class="preprocessor">#define UART2_MA2                                UART_MA2_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13400"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae087e956683e43bc1a108d3a71bd2c5c">13400</a></span>&#160;<span class="preprocessor">#define UART2_C4                                 UART_C4_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13401"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gafe4703025b3523205ddc5dc435b815fc">13401</a></span>&#160;<span class="preprocessor">#define UART2_C5                                 UART_C5_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13402"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaff4341060a54353a9f41c7ffa2987bd3">13402</a></span>&#160;<span class="preprocessor">#define UART2_ED                                 UART_ED_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13403"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga234f4484c507ceb57ea9c77382292d7c">13403</a></span>&#160;<span class="preprocessor">#define UART2_MODEM                              UART_MODEM_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13404"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga09e1813094141bc5c0908c13833c4637">13404</a></span>&#160;<span class="preprocessor">#define UART2_IR                                 UART_IR_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13405"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga76fd1cdb71680c81ff57f8a1465c610b">13405</a></span>&#160;<span class="preprocessor">#define UART2_PFIFO                              UART_PFIFO_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13406"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga2a5f2c4f93dd272ebc190de4e49b90e3">13406</a></span>&#160;<span class="preprocessor">#define UART2_CFIFO                              UART_CFIFO_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13407"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gafcb0f203b6d58477837d82843bd31800">13407</a></span>&#160;<span class="preprocessor">#define UART2_SFIFO                              UART_SFIFO_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13408"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga96fb8004b79129d889db891c50a48f34">13408</a></span>&#160;<span class="preprocessor">#define UART2_TWFIFO                             UART_TWFIFO_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13409"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabdabbf48ed28d4b320f8fd5f65337df6">13409</a></span>&#160;<span class="preprocessor">#define UART2_TCFIFO                             UART_TCFIFO_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13410"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga6bcf17d9fc0d35a9d5399ff535f811af">13410</a></span>&#160;<span class="preprocessor">#define UART2_RWFIFO                             UART_RWFIFO_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13411"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga79b7c994fc7aabd20b1d1c7ecc0f0c08">13411</a></span>&#160;<span class="preprocessor">#define UART2_RCFIFO                             UART_RCFIFO_REG(UART2_BASE_PTR)</span></div><div class="line"><a name="l13412"></a><span class="lineno">13412</span>&#160;<span class="comment">/* UART3 */</span></div><div class="line"><a name="l13413"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa4018621498d73eda3737c536d8fcb15">13413</a></span>&#160;<span class="preprocessor">#define UART3_BDH                                UART_BDH_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13414"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaed4e5a52ae06e9f1b930abb36c6f1ab6">13414</a></span>&#160;<span class="preprocessor">#define UART3_BDL                                UART_BDL_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13415"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga644704711bfa9f660c5fb93b56e557fe">13415</a></span>&#160;<span class="preprocessor">#define UART3_C1                                 UART_C1_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13416"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga6a9cb9f152d161f03715af160dd4af18">13416</a></span>&#160;<span class="preprocessor">#define UART3_C2                                 UART_C2_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13417"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab4d9319444cc9653040062bd6783ded3">13417</a></span>&#160;<span class="preprocessor">#define UART3_S1                                 UART_S1_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13418"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa514a1d57101b5a17c4f1e9df0c8d8a7">13418</a></span>&#160;<span class="preprocessor">#define UART3_S2                                 UART_S2_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13419"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga81432d12a137251481983e1dd801300e">13419</a></span>&#160;<span class="preprocessor">#define UART3_C3                                 UART_C3_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13420"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa869b8866c1e0c8d50e7b3c015743211">13420</a></span>&#160;<span class="preprocessor">#define UART3_D                                  UART_D_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13421"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3d9a2c7f219328af46715400cf5c0aad">13421</a></span>&#160;<span class="preprocessor">#define UART3_MA1                                UART_MA1_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13422"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5bac07d074067d758bb66429e5a659fb">13422</a></span>&#160;<span class="preprocessor">#define UART3_MA2                                UART_MA2_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13423"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaab7988221806f72271591655f5d364f8">13423</a></span>&#160;<span class="preprocessor">#define UART3_C4                                 UART_C4_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13424"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga7bd260c65645c4ccc3ec2b7d891d3dc0">13424</a></span>&#160;<span class="preprocessor">#define UART3_C5                                 UART_C5_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13425"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga8e326f672034062244733f3ecab0b1cd">13425</a></span>&#160;<span class="preprocessor">#define UART3_ED                                 UART_ED_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13426"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1c515124df943b3c768e292afa3182e8">13426</a></span>&#160;<span class="preprocessor">#define UART3_MODEM                              UART_MODEM_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13427"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga41858cb78ccc6a8044af472bef3d5975">13427</a></span>&#160;<span class="preprocessor">#define UART3_IR                                 UART_IR_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13428"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab5b0f6a5d5560f0c17d8dee3120ea526">13428</a></span>&#160;<span class="preprocessor">#define UART3_PFIFO                              UART_PFIFO_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13429"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga827c740e1c1614119903b4b56fb723a8">13429</a></span>&#160;<span class="preprocessor">#define UART3_CFIFO                              UART_CFIFO_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13430"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga93a1591c571b9811ee0dbf0746e7d1c3">13430</a></span>&#160;<span class="preprocessor">#define UART3_SFIFO                              UART_SFIFO_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13431"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab6803654260596378268eb583f42059f">13431</a></span>&#160;<span class="preprocessor">#define UART3_TWFIFO                             UART_TWFIFO_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13432"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa0bd86d1d706655b09ef7ee9ca74442c">13432</a></span>&#160;<span class="preprocessor">#define UART3_TCFIFO                             UART_TCFIFO_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13433"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabcd1305e42f75c498df1123658bc2ca6">13433</a></span>&#160;<span class="preprocessor">#define UART3_RWFIFO                             UART_RWFIFO_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13434"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga88627011fcdf8cc023fcc65029a8489f">13434</a></span>&#160;<span class="preprocessor">#define UART3_RCFIFO                             UART_RCFIFO_REG(UART3_BASE_PTR)</span></div><div class="line"><a name="l13435"></a><span class="lineno">13435</span>&#160;<span class="comment">/* UART4 */</span></div><div class="line"><a name="l13436"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga6e1895f45399c0e74ff1a24e399a03a1">13436</a></span>&#160;<span class="preprocessor">#define UART4_BDH                                UART_BDH_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13437"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga108ee7636f46f572dc352580fdddbcc4">13437</a></span>&#160;<span class="preprocessor">#define UART4_BDL                                UART_BDL_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13438"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaed13dc91c79d6961be5a95c7fdbb582f">13438</a></span>&#160;<span class="preprocessor">#define UART4_C1                                 UART_C1_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13439"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gac914bb2b314e7ca48f65d77ff6941102">13439</a></span>&#160;<span class="preprocessor">#define UART4_C2                                 UART_C2_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13440"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gac43da197d3c137cc8fe2ad28035701b1">13440</a></span>&#160;<span class="preprocessor">#define UART4_S1                                 UART_S1_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13441"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa25d738a5e3f61a78b0085c717a02bf5">13441</a></span>&#160;<span class="preprocessor">#define UART4_S2                                 UART_S2_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13442"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga59b5bc1e219d3db1d4b11da8de532d39">13442</a></span>&#160;<span class="preprocessor">#define UART4_C3                                 UART_C3_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13443"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga761bb0535071b04935a9584f9a999969">13443</a></span>&#160;<span class="preprocessor">#define UART4_D                                  UART_D_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13444"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3f0397a8490e7014511c547f5d574f07">13444</a></span>&#160;<span class="preprocessor">#define UART4_MA1                                UART_MA1_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13445"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaff222da8caefe5d4a68ee6dac0f3a9ed">13445</a></span>&#160;<span class="preprocessor">#define UART4_MA2                                UART_MA2_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13446"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga821a9a3e4023e51650d2d33a32555bdd">13446</a></span>&#160;<span class="preprocessor">#define UART4_C4                                 UART_C4_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13447"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5b0829e7da8c735cf0be3aec4031292f">13447</a></span>&#160;<span class="preprocessor">#define UART4_C5                                 UART_C5_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13448"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga76c65fc1e8a72446e304dd73a920be80">13448</a></span>&#160;<span class="preprocessor">#define UART4_ED                                 UART_ED_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13449"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga44e933aaf73e694dc3e93db6ebe55844">13449</a></span>&#160;<span class="preprocessor">#define UART4_MODEM                              UART_MODEM_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13450"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga50add4ba2f01df527527dcf2fbb1e06b">13450</a></span>&#160;<span class="preprocessor">#define UART4_IR                                 UART_IR_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13451"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga0a58d360121b6d6e18233afdee8328e0">13451</a></span>&#160;<span class="preprocessor">#define UART4_PFIFO                              UART_PFIFO_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13452"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gad2b907aa0ac04679441c943962cb1d09">13452</a></span>&#160;<span class="preprocessor">#define UART4_CFIFO                              UART_CFIFO_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13453"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga46c83fd41d3b1c455b221e3d15953553">13453</a></span>&#160;<span class="preprocessor">#define UART4_SFIFO                              UART_SFIFO_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13454"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga1c9ff5b9584448faf59bf36af795ccb3">13454</a></span>&#160;<span class="preprocessor">#define UART4_TWFIFO                             UART_TWFIFO_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13455"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gafaff0ddb55e2dae0e62601e3d3781084">13455</a></span>&#160;<span class="preprocessor">#define UART4_TCFIFO                             UART_TCFIFO_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13456"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab36a5a5f199eed36d036f52922ec7058">13456</a></span>&#160;<span class="preprocessor">#define UART4_RWFIFO                             UART_RWFIFO_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13457"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa6d9298d8e3b404c384433e2d61bab99">13457</a></span>&#160;<span class="preprocessor">#define UART4_RCFIFO                             UART_RCFIFO_REG(UART4_BASE_PTR)</span></div><div class="line"><a name="l13458"></a><span class="lineno">13458</span>&#160;<span class="comment">/* UART5 */</span></div><div class="line"><a name="l13459"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga6cb9382d2fa810528b91db92de87dc3b">13459</a></span>&#160;<span class="preprocessor">#define UART5_BDH                                UART_BDH_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13460"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gabcb8c1a59a52968e03af768742bc1e15">13460</a></span>&#160;<span class="preprocessor">#define UART5_BDL                                UART_BDL_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13461"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaab45e4d7b9ba460083b2ed8b691bd54c">13461</a></span>&#160;<span class="preprocessor">#define UART5_C1                                 UART_C1_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13462"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga5be0ad94edb4bac01631c5c310097308">13462</a></span>&#160;<span class="preprocessor">#define UART5_C2                                 UART_C2_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13463"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga34e9b08a121654741b82a19464136f8d">13463</a></span>&#160;<span class="preprocessor">#define UART5_S1                                 UART_S1_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13464"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gae406b67e0e05719fbef97dc66fc90381">13464</a></span>&#160;<span class="preprocessor">#define UART5_S2                                 UART_S2_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13465"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaddb3c67f89677af276f6449a6ccd6840">13465</a></span>&#160;<span class="preprocessor">#define UART5_C3                                 UART_C3_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13466"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga2cbfff6298747e868b2c1d587688b1e8">13466</a></span>&#160;<span class="preprocessor">#define UART5_D                                  UART_D_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13467"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga3381e064ff03a91070170280073c4e12">13467</a></span>&#160;<span class="preprocessor">#define UART5_MA1                                UART_MA1_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13468"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga782ac140f6a90fd45c189d5717101234">13468</a></span>&#160;<span class="preprocessor">#define UART5_MA2                                UART_MA2_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13469"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gadc53e94c2edab7ebb52e8b4875a0e3b9">13469</a></span>&#160;<span class="preprocessor">#define UART5_C4                                 UART_C4_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13470"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaa4b122a57306a0910b63e0c4d3cfbe0a">13470</a></span>&#160;<span class="preprocessor">#define UART5_C5                                 UART_C5_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13471"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga12647f81a3003fbd94c5059cbb2d4384">13471</a></span>&#160;<span class="preprocessor">#define UART5_ED                                 UART_ED_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13472"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga274493606f937e491a46649d0c85533b">13472</a></span>&#160;<span class="preprocessor">#define UART5_MODEM                              UART_MODEM_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13473"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga934f911b110d350b074af9361d7a15b0">13473</a></span>&#160;<span class="preprocessor">#define UART5_IR                                 UART_IR_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13474"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaf96a4400ca955cecb82e2691f730828a">13474</a></span>&#160;<span class="preprocessor">#define UART5_PFIFO                              UART_PFIFO_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13475"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gaeefa6eb18025d241089f22cef12816a6">13475</a></span>&#160;<span class="preprocessor">#define UART5_CFIFO                              UART_CFIFO_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13476"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gad150f9bd18b6bfad66091d2c30877b3c">13476</a></span>&#160;<span class="preprocessor">#define UART5_SFIFO                              UART_SFIFO_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13477"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga13f363bb4b0df38eea17350b01c9701a">13477</a></span>&#160;<span class="preprocessor">#define UART5_TWFIFO                             UART_TWFIFO_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13478"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga79218a8604525028728879cb322eb0f9">13478</a></span>&#160;<span class="preprocessor">#define UART5_TCFIFO                             UART_TCFIFO_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13479"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#ga766ae030b47dba2e59e05f311eb7b5fc">13479</a></span>&#160;<span class="preprocessor">#define UART5_RWFIFO                             UART_RWFIFO_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13480"></a><span class="lineno"><a class="line" href="group___u_a_r_t___register___accessor___macros.html#gab185e827477a31eb3381683fbf1bd3ab">13480</a></span>&#160;<span class="preprocessor">#define UART5_RCFIFO                             UART_RCFIFO_REG(UART5_BASE_PTR)</span></div><div class="line"><a name="l13481"></a><span class="lineno">13481</span>&#160; <span class="comment">/* end of group UART_Register_Accessor_Macros */</span></div><div class="line"><a name="l13485"></a><span class="lineno">13485</span>&#160;</div><div class="line"><a name="l13486"></a><span class="lineno">13486</span>&#160; <span class="comment">/* end of group UART_Peripheral */</span></div><div class="line"><a name="l13490"></a><span class="lineno">13490</span>&#160;</div><div class="line"><a name="l13491"></a><span class="lineno">13491</span>&#160;</div><div class="line"><a name="l13492"></a><span class="lineno">13492</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13493"></a><span class="lineno">13493</span>&#160;<span class="comment">   -- USB</span></div><div class="line"><a name="l13494"></a><span class="lineno">13494</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13495"></a><span class="lineno">13495</span>&#160;</div><div class="line"><a name="l13502"></a><span class="lineno">13502</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_u_s_b___mem_map.html">USB_MemMap</a> {</div><div class="line"><a name="l13503"></a><span class="lineno">13503</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> PERID;                                   </div><div class="line"><a name="l13504"></a><span class="lineno">13504</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[3];</div><div class="line"><a name="l13505"></a><span class="lineno">13505</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> IDCOMP;                                  </div><div class="line"><a name="l13506"></a><span class="lineno">13506</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1[3];</div><div class="line"><a name="l13507"></a><span class="lineno">13507</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> REV;                                     </div><div class="line"><a name="l13508"></a><span class="lineno">13508</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2[3];</div><div class="line"><a name="l13509"></a><span class="lineno">13509</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ADDINFO;                                 </div><div class="line"><a name="l13510"></a><span class="lineno">13510</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_3[3];</div><div class="line"><a name="l13511"></a><span class="lineno">13511</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> OTGISTAT;                                </div><div class="line"><a name="l13512"></a><span class="lineno">13512</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_4[3];</div><div class="line"><a name="l13513"></a><span class="lineno">13513</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> OTGICR;                                  </div><div class="line"><a name="l13514"></a><span class="lineno">13514</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_5[3];</div><div class="line"><a name="l13515"></a><span class="lineno">13515</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> OTGSTAT;                                 </div><div class="line"><a name="l13516"></a><span class="lineno">13516</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_6[3];</div><div class="line"><a name="l13517"></a><span class="lineno">13517</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> OTGCTL;                                  </div><div class="line"><a name="l13518"></a><span class="lineno">13518</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_7[99];</div><div class="line"><a name="l13519"></a><span class="lineno">13519</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ISTAT;                                   </div><div class="line"><a name="l13520"></a><span class="lineno">13520</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_8[3];</div><div class="line"><a name="l13521"></a><span class="lineno">13521</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> INTEN;                                   </div><div class="line"><a name="l13522"></a><span class="lineno">13522</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_9[3];</div><div class="line"><a name="l13523"></a><span class="lineno">13523</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ERRSTAT;                                 </div><div class="line"><a name="l13524"></a><span class="lineno">13524</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_10[3];</div><div class="line"><a name="l13525"></a><span class="lineno">13525</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ERREN;                                   </div><div class="line"><a name="l13526"></a><span class="lineno">13526</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_11[3];</div><div class="line"><a name="l13527"></a><span class="lineno">13527</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> STAT;                                    </div><div class="line"><a name="l13528"></a><span class="lineno">13528</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_12[3];</div><div class="line"><a name="l13529"></a><span class="lineno">13529</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CTL;                                     </div><div class="line"><a name="l13530"></a><span class="lineno">13530</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_13[3];</div><div class="line"><a name="l13531"></a><span class="lineno">13531</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ADDR;                                    </div><div class="line"><a name="l13532"></a><span class="lineno">13532</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_14[3];</div><div class="line"><a name="l13533"></a><span class="lineno">13533</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BDTPAGE1;                                </div><div class="line"><a name="l13534"></a><span class="lineno">13534</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_15[3];</div><div class="line"><a name="l13535"></a><span class="lineno">13535</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FRMNUML;                                 </div><div class="line"><a name="l13536"></a><span class="lineno">13536</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_16[3];</div><div class="line"><a name="l13537"></a><span class="lineno">13537</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> FRMNUMH;                                 </div><div class="line"><a name="l13538"></a><span class="lineno">13538</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_17[3];</div><div class="line"><a name="l13539"></a><span class="lineno">13539</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TOKEN;                                   </div><div class="line"><a name="l13540"></a><span class="lineno">13540</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_18[3];</div><div class="line"><a name="l13541"></a><span class="lineno">13541</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SOFTHLD;                                 </div><div class="line"><a name="l13542"></a><span class="lineno">13542</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_19[3];</div><div class="line"><a name="l13543"></a><span class="lineno">13543</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BDTPAGE2;                                </div><div class="line"><a name="l13544"></a><span class="lineno">13544</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_20[3];</div><div class="line"><a name="l13545"></a><span class="lineno">13545</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BDTPAGE3;                                </div><div class="line"><a name="l13546"></a><span class="lineno">13546</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_21[11];</div><div class="line"><a name="l13547"></a><span class="lineno">13547</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC0, array step: 0x4 */</span></div><div class="line"><a name="l13548"></a><span class="lineno">13548</span>&#160;    <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ENDPT;                                   </div><div class="line"><a name="l13549"></a><span class="lineno">13549</span>&#160;    <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[3];</div><div class="line"><a name="l13550"></a><span class="lineno">13550</span>&#160;  } ENDPOINT[16];</div><div class="line"><a name="l13551"></a><span class="lineno">13551</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> USBCTRL;                                 </div><div class="line"><a name="l13552"></a><span class="lineno">13552</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_22[3];</div><div class="line"><a name="l13553"></a><span class="lineno">13553</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> OBSERVE;                                 </div><div class="line"><a name="l13554"></a><span class="lineno">13554</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_23[3];</div><div class="line"><a name="l13555"></a><span class="lineno">13555</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CONTROL;                                 </div><div class="line"><a name="l13556"></a><span class="lineno">13556</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_24[3];</div><div class="line"><a name="l13557"></a><span class="lineno">13557</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> USBTRC0;                                 </div><div class="line"><a name="l13558"></a><span class="lineno">13558</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___u_s_b___peripheral.html#gaabd989a49827dc34abb5de32732f4125">USB_MemMapPtr</a>;</div><div class="line"><a name="l13559"></a><span class="lineno">13559</span>&#160;</div><div class="line"><a name="l13560"></a><span class="lineno">13560</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13561"></a><span class="lineno">13561</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div><div class="line"><a name="l13562"></a><span class="lineno">13562</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13563"></a><span class="lineno">13563</span>&#160;</div><div class="line"><a name="l13570"></a><span class="lineno">13570</span>&#160;<span class="comment">/* USB - Register accessors */</span></div><div class="line"><a name="l13571"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaf7ac61d8729d7357b45ebb18042334e5">13571</a></span>&#160;<span class="preprocessor">#define USB_PERID_REG(base)                      ((base)-&gt;PERID)</span></div><div class="line"><a name="l13572"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga4ea3ccb3fd6a83a960e21b2a07fa78a4">13572</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_REG(base)                     ((base)-&gt;IDCOMP)</span></div><div class="line"><a name="l13573"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab7585eeb9bce74c027e9c8de01789e66">13573</a></span>&#160;<span class="preprocessor">#define USB_REV_REG(base)                        ((base)-&gt;REV)</span></div><div class="line"><a name="l13574"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gad4babec546f000e557c561d031504513">13574</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_REG(base)                    ((base)-&gt;ADDINFO)</span></div><div class="line"><a name="l13575"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gad864de812bd346fc2c67bb93e75de5bb">13575</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_REG(base)                   ((base)-&gt;OTGISTAT)</span></div><div class="line"><a name="l13576"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gabb95027a64757ad6dd1ede1d71e5189e">13576</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_REG(base)                     ((base)-&gt;OTGICR)</span></div><div class="line"><a name="l13577"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga32e34f54ace5fad23a69c81cab333ca1">13577</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_REG(base)                    ((base)-&gt;OTGSTAT)</span></div><div class="line"><a name="l13578"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga06fe688c6865edd89882b91cc194330d">13578</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_REG(base)                     ((base)-&gt;OTGCTL)</span></div><div class="line"><a name="l13579"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab6ac8d1d423f3e1a470be14236d70a4e">13579</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_REG(base)                      ((base)-&gt;ISTAT)</span></div><div class="line"><a name="l13580"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga449f9c03283cd7a1b78126211670fcf8">13580</a></span>&#160;<span class="preprocessor">#define USB_INTEN_REG(base)                      ((base)-&gt;INTEN)</span></div><div class="line"><a name="l13581"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga7b4d3f12786ff16600f22ef96106cb78">13581</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_REG(base)                    ((base)-&gt;ERRSTAT)</span></div><div class="line"><a name="l13582"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga5bcc0b18083d1e8ca3df5215acd96ffd">13582</a></span>&#160;<span class="preprocessor">#define USB_ERREN_REG(base)                      ((base)-&gt;ERREN)</span></div><div class="line"><a name="l13583"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaeab7fa3c051021f1fc0efcb46483e7b4">13583</a></span>&#160;<span class="preprocessor">#define USB_STAT_REG(base)                       ((base)-&gt;STAT)</span></div><div class="line"><a name="l13584"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gad64167a6ab05b5ae9dba249da9ad7af7">13584</a></span>&#160;<span class="preprocessor">#define USB_CTL_REG(base)                        ((base)-&gt;CTL)</span></div><div class="line"><a name="l13585"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga03f0a41161dca06c094577e93612fcc9">13585</a></span>&#160;<span class="preprocessor">#define USB_ADDR_REG(base)                       ((base)-&gt;ADDR)</span></div><div class="line"><a name="l13586"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaee966956afc1831775ca4985a36bef1c">13586</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_REG(base)                   ((base)-&gt;BDTPAGE1)</span></div><div class="line"><a name="l13587"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga93fd74f20933fb2aa15f86de9b46436a">13587</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_REG(base)                    ((base)-&gt;FRMNUML)</span></div><div class="line"><a name="l13588"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga8a4e8ec678086774fac29ef632712987">13588</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_REG(base)                    ((base)-&gt;FRMNUMH)</span></div><div class="line"><a name="l13589"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga58de1b6987e899f3460e032f9f28bf99">13589</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_REG(base)                      ((base)-&gt;TOKEN)</span></div><div class="line"><a name="l13590"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga09aac565b7f5e742a25732100fbf8889">13590</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_REG(base)                    ((base)-&gt;SOFTHLD)</span></div><div class="line"><a name="l13591"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaa6efc82627e2983372a9cafa08d3e646">13591</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_REG(base)                   ((base)-&gt;BDTPAGE2)</span></div><div class="line"><a name="l13592"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga2b3f2b53d240a5769557b3bf86c2e3ea">13592</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_REG(base)                   ((base)-&gt;BDTPAGE3)</span></div><div class="line"><a name="l13593"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga2d64e95d192db6bf8f035cc6a7cf48d6">13593</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_REG(base,index)                ((base)-&gt;ENDPOINT[index].ENDPT)</span></div><div class="line"><a name="l13594"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga73ac0c0c60bf6fd8e2ed9dee3f2aa436">13594</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_REG(base)                    ((base)-&gt;USBCTRL)</span></div><div class="line"><a name="l13595"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga2ee1aa6fd76b49402bf4a1799687e944">13595</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_REG(base)                    ((base)-&gt;OBSERVE)</span></div><div class="line"><a name="l13596"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga9c4c4c5d0d19933e8c0ab5ac5dfe48a5">13596</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_REG(base)                    ((base)-&gt;CONTROL)</span></div><div class="line"><a name="l13597"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaf054f3a4251da894e8431bb28eceaa6e">13597</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_REG(base)                    ((base)-&gt;USBTRC0)</span></div><div class="line"><a name="l13598"></a><span class="lineno">13598</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div><div class="line"><a name="l13602"></a><span class="lineno">13602</span>&#160;</div><div class="line"><a name="l13603"></a><span class="lineno">13603</span>&#160;</div><div class="line"><a name="l13604"></a><span class="lineno">13604</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13605"></a><span class="lineno">13605</span>&#160;<span class="comment">   -- USB Register Masks</span></div><div class="line"><a name="l13606"></a><span class="lineno">13606</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13607"></a><span class="lineno">13607</span>&#160;</div><div class="line"><a name="l13613"></a><span class="lineno">13613</span>&#160;<span class="comment">/* PERID Bit Fields */</span></div><div class="line"><a name="l13614"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7c4ef4c7ba738b9ec7ee90c6c482c1e5">13614</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_MASK                        0x3Fu</span></div><div class="line"><a name="l13615"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga15b2af97cadcb108b2489e2d29e8957e">13615</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID_SHIFT                       0</span></div><div class="line"><a name="l13616"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9866908546596794c6ec34ce8e7ee9ab">13616</a></span>&#160;<span class="preprocessor">#define USB_PERID_ID(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_PERID_ID_SHIFT))&amp;USB_PERID_ID_MASK)</span></div><div class="line"><a name="l13617"></a><span class="lineno">13617</span>&#160;<span class="comment">/* IDCOMP Bit Fields */</span></div><div class="line"><a name="l13618"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga91e5cef0c6203ea503c01ecb0f392819">13618</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_MASK                      0x3Fu</span></div><div class="line"><a name="l13619"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabb5fe5f72dcf289ba2d624ed18f8f07a">13619</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID_SHIFT                     0</span></div><div class="line"><a name="l13620"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga45629f99413060a8de87dd44e42f4f31">13620</a></span>&#160;<span class="preprocessor">#define USB_IDCOMP_NID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_IDCOMP_NID_SHIFT))&amp;USB_IDCOMP_NID_MASK)</span></div><div class="line"><a name="l13621"></a><span class="lineno">13621</span>&#160;<span class="comment">/* REV Bit Fields */</span></div><div class="line"><a name="l13622"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga72a356a066674e41e3827b0ccb931e71">13622</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_MASK                         0xFFu</span></div><div class="line"><a name="l13623"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab058ebe4be52454e46ef15ce015ac5fd">13623</a></span>&#160;<span class="preprocessor">#define USB_REV_REV_SHIFT                        0</span></div><div class="line"><a name="l13624"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga07d0c26b6db6e64d946e60bbd8879db0">13624</a></span>&#160;<span class="preprocessor">#define USB_REV_REV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_REV_REV_SHIFT))&amp;USB_REV_REV_MASK)</span></div><div class="line"><a name="l13625"></a><span class="lineno">13625</span>&#160;<span class="comment">/* ADDINFO Bit Fields */</span></div><div class="line"><a name="l13626"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacb7c792034c73c4861bc8fba6ff4314f">13626</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_MASK                  0x1u</span></div><div class="line"><a name="l13627"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad256dcdfe8443877169b69dbcc8a041e">13627</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IEHOST_SHIFT                 0</span></div><div class="line"><a name="l13628"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa578584bfaf89e26213e6ba12e5f4b0e">13628</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_MASK                  0xF8u</span></div><div class="line"><a name="l13629"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3332243caa9e2f9cfc49b031ac54cbda">13629</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM_SHIFT                 3</span></div><div class="line"><a name="l13630"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1af2106db3477ecccb2d3b1c627c6da1">13630</a></span>&#160;<span class="preprocessor">#define USB_ADDINFO_IRQNUM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDINFO_IRQNUM_SHIFT))&amp;USB_ADDINFO_IRQNUM_MASK)</span></div><div class="line"><a name="l13631"></a><span class="lineno">13631</span>&#160;<span class="comment">/* OTGISTAT Bit Fields */</span></div><div class="line"><a name="l13632"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4aed6ee50bdd46063aa551dfb6e91d80">13632</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_MASK               0x1u</span></div><div class="line"><a name="l13633"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0b762b08ffd3b747e2d0ad17b5f1641a">13633</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_AVBUSCHG_SHIFT              0</span></div><div class="line"><a name="l13634"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafa204dddd4f034a5085b4599642689d7">13634</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_MASK             0x4u</span></div><div class="line"><a name="l13635"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad18c5869e529e7edbe3251ee5e3ff33f">13635</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_B_SESS_CHG_SHIFT            2</span></div><div class="line"><a name="l13636"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga859962123dc28f346bafc99263efb811">13636</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_MASK             0x8u</span></div><div class="line"><a name="l13637"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabcccd593607e1118c8283f20c69d7512">13637</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_SESSVLDCHG_SHIFT            3</span></div><div class="line"><a name="l13638"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga596dfbf3a2a0a6e6dcb1885ef11b4f8f">13638</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_MASK         0x20u</span></div><div class="line"><a name="l13639"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7cb2076a9bf32a49fdbc7efcfc5fb8bb">13639</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_LINE_STATE_CHG_SHIFT        5</span></div><div class="line"><a name="l13640"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa59b13f2f60173eaf2844dd089a6b31a">13640</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_MASK                0x40u</span></div><div class="line"><a name="l13641"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga561173eac45ee89d7447416da7747ec2">13641</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_ONEMSEC_SHIFT               6</span></div><div class="line"><a name="l13642"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga853101783769b0e8f1c68dc63ed5dbbc">13642</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_MASK                  0x80u</span></div><div class="line"><a name="l13643"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac273f68643eb40324f598cb4a275b87b">13643</a></span>&#160;<span class="preprocessor">#define USB_OTGISTAT_IDCHG_SHIFT                 7</span></div><div class="line"><a name="l13644"></a><span class="lineno">13644</span>&#160;<span class="comment">/* OTGICR Bit Fields */</span></div><div class="line"><a name="l13645"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7754d512762167f81175b40ed5243050">13645</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_MASK                  0x1u</span></div><div class="line"><a name="l13646"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9ca8070fe9426a83bc59be69471edd3">13646</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_AVBUSEN_SHIFT                 0</span></div><div class="line"><a name="l13647"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga509dfbaf7a85ddbd9b7b61a1d5032cf1">13647</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_MASK                  0x4u</span></div><div class="line"><a name="l13648"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad6d45208ed6411e439be457224176789">13648</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_BSESSEN_SHIFT                 2</span></div><div class="line"><a name="l13649"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga35e32e6ed718719eb90a5aa7b8af10f3">13649</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_MASK                0x8u</span></div><div class="line"><a name="l13650"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6f1a0dd83404b56be4be006b113f68d8">13650</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_SESSVLDEN_SHIFT               3</span></div><div class="line"><a name="l13651"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9d12e9bdf0d60b52ea0b99c668630af">13651</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_MASK              0x20u</span></div><div class="line"><a name="l13652"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1824eae0010a884c2b3bd425cfa2b389">13652</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_LINESTATEEN_SHIFT             5</span></div><div class="line"><a name="l13653"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac68531fd32d53520e1d1ccdd4cfae9ec">13653</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_MASK                0x40u</span></div><div class="line"><a name="l13654"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga29ccacd7b79d6d2df3b8743ccd1c467f">13654</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_ONEMSECEN_SHIFT               6</span></div><div class="line"><a name="l13655"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa13997b88383cb1aec6f042ecdb94399">13655</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_MASK                     0x80u</span></div><div class="line"><a name="l13656"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga36d7ef200033a393e023ab06808f7129">13656</a></span>&#160;<span class="preprocessor">#define USB_OTGICR_IDEN_SHIFT                    7</span></div><div class="line"><a name="l13657"></a><span class="lineno">13657</span>&#160;<span class="comment">/* OTGSTAT Bit Fields */</span></div><div class="line"><a name="l13658"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaad4e0319a6f42042472b52c8d1ec1c77">13658</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_MASK                0x1u</span></div><div class="line"><a name="l13659"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga66258b09ad8ec5462b8594ce5ac7384c">13659</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_AVBUSVLD_SHIFT               0</span></div><div class="line"><a name="l13660"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gabcc7c3e58301a6abc07915a5deb92d39">13660</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_MASK                0x4u</span></div><div class="line"><a name="l13661"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6eb987e49a137057c02e8f2b26e61724">13661</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_BSESSEND_SHIFT               2</span></div><div class="line"><a name="l13662"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9158e279053f0f684c33cba2ec1e68ee">13662</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_MASK                0x8u</span></div><div class="line"><a name="l13663"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga69ae55ac7a03104ed013c34efa24ef43">13663</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_SESS_VLD_SHIFT               3</span></div><div class="line"><a name="l13664"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga217f22f350652ae8ad2502c2baf8440b">13664</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_MASK         0x20u</span></div><div class="line"><a name="l13665"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga34e5a04fe2a6546a9b22a40dc1f7c543">13665</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_LINESTATESTABLE_SHIFT        5</span></div><div class="line"><a name="l13666"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf29778bce4dce2841774778e5c566bf5">13666</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_MASK               0x40u</span></div><div class="line"><a name="l13667"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaac9cb5de36e29af8366533e2c05c31ac">13667</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ONEMSECEN_SHIFT              6</span></div><div class="line"><a name="l13668"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab1f78fae0de86d5ced423f41f9d6b098">13668</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_MASK                      0x80u</span></div><div class="line"><a name="l13669"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4f674a8a6d13daeb25950cb78cfa625c">13669</a></span>&#160;<span class="preprocessor">#define USB_OTGSTAT_ID_SHIFT                     7</span></div><div class="line"><a name="l13670"></a><span class="lineno">13670</span>&#160;<span class="comment">/* OTGCTL Bit Fields */</span></div><div class="line"><a name="l13671"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6cdb9b59615dfc774914e37d44f17e3a">13671</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_MASK                    0x4u</span></div><div class="line"><a name="l13672"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga45ccee22440e024d6e6096d5607372f6">13672</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_OTGEN_SHIFT                   2</span></div><div class="line"><a name="l13673"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga929467feea7b1506c205dd78112a8a98">13673</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_MASK                    0x10u</span></div><div class="line"><a name="l13674"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga11854093d47631b4f11f0c50bf7a063f">13674</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DMLOW_SHIFT                   4</span></div><div class="line"><a name="l13675"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad6a988a0338aa5fcd511f9644b2375eb">13675</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_MASK                    0x20u</span></div><div class="line"><a name="l13676"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga94318731712f5399af57fefe46ac8cec">13676</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPLOW_SHIFT                   5</span></div><div class="line"><a name="l13677"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga58ba9522df4e9a18c7efa0472837c30c">13677</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_MASK                   0x80u</span></div><div class="line"><a name="l13678"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga898efaea515cbbb64826b7685082665f">13678</a></span>&#160;<span class="preprocessor">#define USB_OTGCTL_DPHIGH_SHIFT                  7</span></div><div class="line"><a name="l13679"></a><span class="lineno">13679</span>&#160;<span class="comment">/* ISTAT Bit Fields */</span></div><div class="line"><a name="l13680"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaacafc35a1c208555b284f9f086708686">13680</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_MASK                    0x1u</span></div><div class="line"><a name="l13681"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad463e743b6bdd9589a499bf654703da0">13681</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_USBRST_SHIFT                   0</span></div><div class="line"><a name="l13682"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaef490eac989ee78a88372bcbf3b029c6">13682</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_MASK                     0x2u</span></div><div class="line"><a name="l13683"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa4afff6c8a78b6b44f3e314dd4746892">13683</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ERROR_SHIFT                    1</span></div><div class="line"><a name="l13684"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab45774502290aab38038a19110e8558b">13684</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_MASK                    0x4u</span></div><div class="line"><a name="l13685"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae58407103a8cebfc9c4a8e8c7f08fddb">13685</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SOFTOK_SHIFT                   2</span></div><div class="line"><a name="l13686"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga12db7650592f7e48ae702b71d1728c98">13686</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_MASK                    0x8u</span></div><div class="line"><a name="l13687"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga55bb01da118027c84423bfcb317eabb5">13687</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_TOKDNE_SHIFT                   3</span></div><div class="line"><a name="l13688"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga008ba082c8646490852ad753ebcf4e62">13688</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_MASK                     0x10u</span></div><div class="line"><a name="l13689"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga724873614965bae7c2d6c45aa4731f70">13689</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_SLEEP_SHIFT                    4</span></div><div class="line"><a name="l13690"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga072350db0370ccd930e192c850ef52d9">13690</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_MASK                    0x20u</span></div><div class="line"><a name="l13691"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadf654883244211ef077839ab67084069">13691</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_RESUME_SHIFT                   5</span></div><div class="line"><a name="l13692"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaad79229bb3a2c9199b50a86a8f4c49fa">13692</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_MASK                    0x40u</span></div><div class="line"><a name="l13693"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7820c4cabf21bbbab066e4db9f2bb4b1">13693</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_ATTACH_SHIFT                   6</span></div><div class="line"><a name="l13694"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaab3ce766c4d9a80eaddf42589789ab2d">13694</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_MASK                     0x80u</span></div><div class="line"><a name="l13695"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga02df98ee1c82991ef063f89d4ef6ce2b">13695</a></span>&#160;<span class="preprocessor">#define USB_ISTAT_STALL_SHIFT                    7</span></div><div class="line"><a name="l13696"></a><span class="lineno">13696</span>&#160;<span class="comment">/* INTEN Bit Fields */</span></div><div class="line"><a name="l13697"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga67ed1b19b1fe4e25fc5ccf7bf0d42c38">13697</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_MASK                  0x1u</span></div><div class="line"><a name="l13698"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf3b53207fe24da42d123d8e94494b72f">13698</a></span>&#160;<span class="preprocessor">#define USB_INTEN_USBRSTEN_SHIFT                 0</span></div><div class="line"><a name="l13699"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf660b76755baff6ed122be3eba21723b">13699</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_MASK                   0x2u</span></div><div class="line"><a name="l13700"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga38c74121b3660065935c4f639f987b3c">13700</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ERROREN_SHIFT                  1</span></div><div class="line"><a name="l13701"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6398aff7e3278bea66900a35b616563f">13701</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_MASK                  0x4u</span></div><div class="line"><a name="l13702"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8d9738dcc6d852ffd09dbac5e8058431">13702</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SOFTOKEN_SHIFT                 2</span></div><div class="line"><a name="l13703"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga59b367a1e2496ad06deee9d86001aa7d">13703</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_MASK                  0x8u</span></div><div class="line"><a name="l13704"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e0c8229886bcca7e35bee00cd90d236">13704</a></span>&#160;<span class="preprocessor">#define USB_INTEN_TOKDNEEN_SHIFT                 3</span></div><div class="line"><a name="l13705"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac2cf7613141a7333e152b43e42e6ee53">13705</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_MASK                   0x10u</span></div><div class="line"><a name="l13706"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8e3c25dd5e743c21fc277d45640d5a5e">13706</a></span>&#160;<span class="preprocessor">#define USB_INTEN_SLEEPEN_SHIFT                  4</span></div><div class="line"><a name="l13707"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9bcc213c102e47e0700cd463b9198470">13707</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_MASK                  0x20u</span></div><div class="line"><a name="l13708"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga49c43d3fce5392a3d68780ebd02cb5df">13708</a></span>&#160;<span class="preprocessor">#define USB_INTEN_RESUMEEN_SHIFT                 5</span></div><div class="line"><a name="l13709"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gada08eb0b0c86565a19f43a0c9fbf293b">13709</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_MASK                  0x40u</span></div><div class="line"><a name="l13710"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2dcfada22ae8ed86992f14be6ab3f070">13710</a></span>&#160;<span class="preprocessor">#define USB_INTEN_ATTACHEN_SHIFT                 6</span></div><div class="line"><a name="l13711"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga18443f2f26840b47e4b4088d25f51c68">13711</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_MASK                   0x80u</span></div><div class="line"><a name="l13712"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac8b0e5912467cf86c8a2fcc3c1e98e24">13712</a></span>&#160;<span class="preprocessor">#define USB_INTEN_STALLEN_SHIFT                  7</span></div><div class="line"><a name="l13713"></a><span class="lineno">13713</span>&#160;<span class="comment">/* ERRSTAT Bit Fields */</span></div><div class="line"><a name="l13714"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gadf359cce923ca198235ecef76b5cc789">13714</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_MASK                  0x1u</span></div><div class="line"><a name="l13715"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf10f584ce9bbe8d7c0d0b8a6a4f61352">13715</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_PIDERR_SHIFT                 0</span></div><div class="line"><a name="l13716"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga400a9d616bd8457e1003d62d62660b5a">13716</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_MASK                 0x2u</span></div><div class="line"><a name="l13717"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga42e986ec54195657a22043422895c708">13717</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC5EOF_SHIFT                1</span></div><div class="line"><a name="l13718"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac9682448ca13abab007c9438e811610c">13718</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_MASK                   0x4u</span></div><div class="line"><a name="l13719"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf0bd8a085cd33bc98cf89d6ea726be46">13719</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_CRC16_SHIFT                  2</span></div><div class="line"><a name="l13720"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf2aaf7552c127da34a4252936afe561a">13720</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_MASK                    0x8u</span></div><div class="line"><a name="l13721"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae26a3aed245ac0546edc65afaa2c5542">13721</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DFN8_SHIFT                   3</span></div><div class="line"><a name="l13722"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga64f9bd307b556ecbd454571aa2d1b4c8">13722</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_MASK                  0x10u</span></div><div class="line"><a name="l13723"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa6f963350f684e982457839f7bc842e5">13723</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTOERR_SHIFT                 4</span></div><div class="line"><a name="l13724"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3941bf3fbbca724b3b26a09bb2432581">13724</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_MASK                  0x20u</span></div><div class="line"><a name="l13725"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e3f280874ee203f1f801206ab4254be">13725</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_DMAERR_SHIFT                 5</span></div><div class="line"><a name="l13726"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9cfa1a07c56005e5d545ecf363c4e916">13726</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_MASK                  0x80u</span></div><div class="line"><a name="l13727"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4827905bfe176b3ba2992ce3ff9a4575">13727</a></span>&#160;<span class="preprocessor">#define USB_ERRSTAT_BTSERR_SHIFT                 7</span></div><div class="line"><a name="l13728"></a><span class="lineno">13728</span>&#160;<span class="comment">/* ERREN Bit Fields */</span></div><div class="line"><a name="l13729"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga971e0d8939196ec3990a73b4db4030ad">13729</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_MASK                  0x1u</span></div><div class="line"><a name="l13730"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga47a2a895b1b94a32aa482d11173e2fb9">13730</a></span>&#160;<span class="preprocessor">#define USB_ERREN_PIDERREN_SHIFT                 0</span></div><div class="line"><a name="l13731"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafab72bb1aedf0d529c720a25d6ee93da">13731</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_MASK                 0x2u</span></div><div class="line"><a name="l13732"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gafc8288624f2373be283f408a290f3daf">13732</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC5EOFEN_SHIFT                1</span></div><div class="line"><a name="l13733"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae216c42729f6b3d992001136744fe341">13733</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_MASK                   0x4u</span></div><div class="line"><a name="l13734"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7d910c7016807387969de45f0ac3e2d6">13734</a></span>&#160;<span class="preprocessor">#define USB_ERREN_CRC16EN_SHIFT                  2</span></div><div class="line"><a name="l13735"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4077d6e25312cdf05ef982907720c2f6">13735</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_MASK                    0x8u</span></div><div class="line"><a name="l13736"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga25ff64c64f5871c1c278c5639d862ba7">13736</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DFN8EN_SHIFT                   3</span></div><div class="line"><a name="l13737"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3e02cf7d8b6fce5077848051a320c609">13737</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_MASK                  0x10u</span></div><div class="line"><a name="l13738"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6df540868c71ce6e3c7b8737a048c2aa">13738</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTOERREN_SHIFT                 4</span></div><div class="line"><a name="l13739"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae1e237556956a0eb5e669aadded213b8">13739</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_MASK                  0x20u</span></div><div class="line"><a name="l13740"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8b75afb2fa004a75b39023e38db4e784">13740</a></span>&#160;<span class="preprocessor">#define USB_ERREN_DMAERREN_SHIFT                 5</span></div><div class="line"><a name="l13741"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga806a809f05df66a7669733c599646f7f">13741</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_MASK                  0x80u</span></div><div class="line"><a name="l13742"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5e760a100c4f43ecfd71952a5f393d77">13742</a></span>&#160;<span class="preprocessor">#define USB_ERREN_BTSERREN_SHIFT                 7</span></div><div class="line"><a name="l13743"></a><span class="lineno">13743</span>&#160;<span class="comment">/* STAT Bit Fields */</span></div><div class="line"><a name="l13744"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga49caa3c5b36fc89eadadd60cdf331643">13744</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_MASK                        0x4u</span></div><div class="line"><a name="l13745"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga15f3e2fa671ea1a59e0b24a9697faf8a">13745</a></span>&#160;<span class="preprocessor">#define USB_STAT_ODD_SHIFT                       2</span></div><div class="line"><a name="l13746"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab953f904ef3a2b838a922ebdf69cf140">13746</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_MASK                         0x8u</span></div><div class="line"><a name="l13747"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5173e8423017932d90919ddb18f918bd">13747</a></span>&#160;<span class="preprocessor">#define USB_STAT_TX_SHIFT                        3</span></div><div class="line"><a name="l13748"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad8a184e838de511e23aa32011fc9f0b6">13748</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_MASK                       0xF0u</span></div><div class="line"><a name="l13749"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5d85a4b028002bc9ce0f1650111cd49a">13749</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP_SHIFT                      4</span></div><div class="line"><a name="l13750"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad3e8103c4490cdec9585e10998f3e4b2">13750</a></span>&#160;<span class="preprocessor">#define USB_STAT_ENDP(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_STAT_ENDP_SHIFT))&amp;USB_STAT_ENDP_MASK)</span></div><div class="line"><a name="l13751"></a><span class="lineno">13751</span>&#160;<span class="comment">/* CTL Bit Fields */</span></div><div class="line"><a name="l13752"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa406be72ac0b31143d3a3bc357af334b">13752</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_MASK                  0x1u</span></div><div class="line"><a name="l13753"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga674ca18da1675b8ae48c65ca4203da36">13753</a></span>&#160;<span class="preprocessor">#define USB_CTL_USBENSOFEN_SHIFT                 0</span></div><div class="line"><a name="l13754"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga70907cc5c00bad68669ef02ec1332bfc">13754</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_MASK                      0x2u</span></div><div class="line"><a name="l13755"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6e2ea6a3166748c567d22a767c69f98d">13755</a></span>&#160;<span class="preprocessor">#define USB_CTL_ODDRST_SHIFT                     1</span></div><div class="line"><a name="l13756"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4e385fa5cf2157ef30a39c1c2b766cd3">13756</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_MASK                      0x4u</span></div><div class="line"><a name="l13757"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab8354dafb3b0cb438770fe60ffec4714">13757</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESUME_SHIFT                     2</span></div><div class="line"><a name="l13758"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaddf09c4e93070675c5c93c711518250c">13758</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_MASK                  0x8u</span></div><div class="line"><a name="l13759"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga87a32a06006794e2dd638fd2bb2eb788">13759</a></span>&#160;<span class="preprocessor">#define USB_CTL_HOSTMODEEN_SHIFT                 3</span></div><div class="line"><a name="l13760"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga6e3734900ace59f3dedf7a8f246721d7">13760</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_MASK                       0x10u</span></div><div class="line"><a name="l13761"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac709cb60252fd6ab2775785ffc2953e6">13761</a></span>&#160;<span class="preprocessor">#define USB_CTL_RESET_SHIFT                      4</span></div><div class="line"><a name="l13762"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa2e78edccdce1268888d45bc4d81cfe1">13762</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_MASK          0x20u</span></div><div class="line"><a name="l13763"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac6b9a4253ee9f3740d0c7b2692a44e8e">13763</a></span>&#160;<span class="preprocessor">#define USB_CTL_TXSUSPENDTOKENBUSY_SHIFT         5</span></div><div class="line"><a name="l13764"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac4c2c3ef09a72faaab7151297e8dfbe7">13764</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_MASK                         0x40u</span></div><div class="line"><a name="l13765"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa3a02fa6ec226d10d54353456d44fa88">13765</a></span>&#160;<span class="preprocessor">#define USB_CTL_SE0_SHIFT                        6</span></div><div class="line"><a name="l13766"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3a56395d81066c161d523479ed340907">13766</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_MASK                      0x80u</span></div><div class="line"><a name="l13767"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad553773ca9a02b344ab10269c999d143">13767</a></span>&#160;<span class="preprocessor">#define USB_CTL_JSTATE_SHIFT                     7</span></div><div class="line"><a name="l13768"></a><span class="lineno">13768</span>&#160;<span class="comment">/* ADDR Bit Fields */</span></div><div class="line"><a name="l13769"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7ccfd8bde2bb3831d13280315df4501c">13769</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_MASK                       0x7Fu</span></div><div class="line"><a name="l13770"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga57c7c394504da946dae75d5b20a2f297">13770</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR_SHIFT                      0</span></div><div class="line"><a name="l13771"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9516a2f10616a785a9dab6f55a8e1e34">13771</a></span>&#160;<span class="preprocessor">#define USB_ADDR_ADDR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_ADDR_ADDR_SHIFT))&amp;USB_ADDR_ADDR_MASK)</span></div><div class="line"><a name="l13772"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga695e1ebe159d45ecd94fe40627ac121e">13772</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_MASK                       0x80u</span></div><div class="line"><a name="l13773"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7c81adb1ac1c658006ea0ebfd4644634">13773</a></span>&#160;<span class="preprocessor">#define USB_ADDR_LSEN_SHIFT                      7</span></div><div class="line"><a name="l13774"></a><span class="lineno">13774</span>&#160;<span class="comment">/* BDTPAGE1 Bit Fields */</span></div><div class="line"><a name="l13775"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacd2b27fefcff6f79e930e76d2a1a7b26">13775</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_MASK                  0xFEu</span></div><div class="line"><a name="l13776"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga50c84ff08884c9825cf6c513f11aabe4">13776</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA_SHIFT                 1</span></div><div class="line"><a name="l13777"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4c24d2700854ca26779e3343dc7058da">13777</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE1_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE1_BDTBA_SHIFT))&amp;USB_BDTPAGE1_BDTBA_MASK)</span></div><div class="line"><a name="l13778"></a><span class="lineno">13778</span>&#160;<span class="comment">/* FRMNUML Bit Fields */</span></div><div class="line"><a name="l13779"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga197f6ef10431b69cb9b84fe7241a318a">13779</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_MASK                     0xFFu</span></div><div class="line"><a name="l13780"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga723c2de82420db0c349049ad6f66ad14">13780</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM_SHIFT                    0</span></div><div class="line"><a name="l13781"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5002850109b676e53ed7862ba73b6662">13781</a></span>&#160;<span class="preprocessor">#define USB_FRMNUML_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUML_FRM_SHIFT))&amp;USB_FRMNUML_FRM_MASK)</span></div><div class="line"><a name="l13782"></a><span class="lineno">13782</span>&#160;<span class="comment">/* FRMNUMH Bit Fields */</span></div><div class="line"><a name="l13783"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga436241a677d27ecae3001b228b51f536">13783</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_MASK                     0x7u</span></div><div class="line"><a name="l13784"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gacb18c63687d37e245a79d7e7551823a3">13784</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM_SHIFT                    0</span></div><div class="line"><a name="l13785"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga34958377bceb661237ecc7ff5309def7">13785</a></span>&#160;<span class="preprocessor">#define USB_FRMNUMH_FRM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_FRMNUMH_FRM_SHIFT))&amp;USB_FRMNUMH_FRM_MASK)</span></div><div class="line"><a name="l13786"></a><span class="lineno">13786</span>&#160;<span class="comment">/* TOKEN Bit Fields */</span></div><div class="line"><a name="l13787"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa0d3bc1d6ff63ebbccad8b898e39cc84">13787</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_MASK                0xFu</span></div><div class="line"><a name="l13788"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga08c6b329c95f8ac5a39eecfbd347cce2">13788</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT_SHIFT               0</span></div><div class="line"><a name="l13789"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaa5c3f8986b1cc1b25b57755c4bac5c18">13789</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENENDPT(x)                  (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENENDPT_SHIFT))&amp;USB_TOKEN_TOKENENDPT_MASK)</span></div><div class="line"><a name="l13790"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8880174ec35cfb684d2bcc6e0d5a52bc">13790</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_MASK                  0xF0u</span></div><div class="line"><a name="l13791"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae410fcf426d2212be6468703734f6ed9">13791</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID_SHIFT                 4</span></div><div class="line"><a name="l13792"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga71015e59468e70fbf922c9a784cf4109">13792</a></span>&#160;<span class="preprocessor">#define USB_TOKEN_TOKENPID(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_TOKEN_TOKENPID_SHIFT))&amp;USB_TOKEN_TOKENPID_MASK)</span></div><div class="line"><a name="l13793"></a><span class="lineno">13793</span>&#160;<span class="comment">/* SOFTHLD Bit Fields */</span></div><div class="line"><a name="l13794"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab71f8a7be8b025453facbce8d45b7bcc">13794</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_MASK                     0xFFu</span></div><div class="line"><a name="l13795"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf4b663b6276ba642abfdedf79fac92c6">13795</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT_SHIFT                    0</span></div><div class="line"><a name="l13796"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga1689293f6962d5a96505e5434314a003">13796</a></span>&#160;<span class="preprocessor">#define USB_SOFTHLD_CNT(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_SOFTHLD_CNT_SHIFT))&amp;USB_SOFTHLD_CNT_MASK)</span></div><div class="line"><a name="l13797"></a><span class="lineno">13797</span>&#160;<span class="comment">/* BDTPAGE2 Bit Fields */</span></div><div class="line"><a name="l13798"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga69407c90a73a26bc60f3f9b75e4bd7c0">13798</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l13799"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gae67d0252b1559f854264f0fe52ff6fb5">13799</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l13800"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad5986a409593f83555e8141e3d569e5f">13800</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE2_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE2_BDTBA_SHIFT))&amp;USB_BDTPAGE2_BDTBA_MASK)</span></div><div class="line"><a name="l13801"></a><span class="lineno">13801</span>&#160;<span class="comment">/* BDTPAGE3 Bit Fields */</span></div><div class="line"><a name="l13802"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9081479345a744c85a74643600921b64">13802</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_MASK                  0xFFu</span></div><div class="line"><a name="l13803"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9850caac94013a6e84f9af9cbe0e0827">13803</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA_SHIFT                 0</span></div><div class="line"><a name="l13804"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0fc3ca4bec40401b13e753b772a5a956">13804</a></span>&#160;<span class="preprocessor">#define USB_BDTPAGE3_BDTBA(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;USB_BDTPAGE3_BDTBA_SHIFT))&amp;USB_BDTPAGE3_BDTBA_MASK)</span></div><div class="line"><a name="l13805"></a><span class="lineno">13805</span>&#160;<span class="comment">/* ENDPT Bit Fields */</span></div><div class="line"><a name="l13806"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9266b40af26177a6659041e0229e76e7">13806</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_MASK                    0x1u</span></div><div class="line"><a name="l13807"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga477c6b1ea91137b6ebd65d0574a7b611">13807</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPHSHK_SHIFT                   0</span></div><div class="line"><a name="l13808"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga57a65ef14a5d868dcd964177fe6daad2">13808</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_MASK                   0x2u</span></div><div class="line"><a name="l13809"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga38af6f0d87e04be4f9f19cca981765cb">13809</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPSTALL_SHIFT                  1</span></div><div class="line"><a name="l13810"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3d498f31497071c5ff6ad30e89b7c26e">13810</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_MASK                    0x4u</span></div><div class="line"><a name="l13811"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gad281aa3cd601a2a93f60e0145dd8e564">13811</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPTXEN_SHIFT                   2</span></div><div class="line"><a name="l13812"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga80f33455bd11aa0be5cd5d876ab48228">13812</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_MASK                    0x8u</span></div><div class="line"><a name="l13813"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaeba041e492aca9bfbdbc90584e00cba9">13813</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPRXEN_SHIFT                   3</span></div><div class="line"><a name="l13814"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga07f43f2be7e974a763e86087f47e14d6">13814</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_MASK                  0x10u</span></div><div class="line"><a name="l13815"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga0607b1ed419fd16c0c3635042ff33fd4">13815</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_EPCTLDIS_SHIFT                 4</span></div><div class="line"><a name="l13816"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga116b045c1163bccc05a270beb6ee2f3d">13816</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_MASK                  0x40u</span></div><div class="line"><a name="l13817"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7d07ae7b5369ee4cbfa19194ebc2e143">13817</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_RETRYDIS_SHIFT                 6</span></div><div class="line"><a name="l13818"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga34644591d90c80611273ef5561529c34">13818</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_MASK                 0x80u</span></div><div class="line"><a name="l13819"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3d502bcb3115f9bc7918b5fc67d42337">13819</a></span>&#160;<span class="preprocessor">#define USB_ENDPT_HOSTWOHUB_SHIFT                7</span></div><div class="line"><a name="l13820"></a><span class="lineno">13820</span>&#160;<span class="comment">/* USBCTRL Bit Fields */</span></div><div class="line"><a name="l13821"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga7fb8345a32022ec5df5129278d1aed30">13821</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_MASK                     0x40u</span></div><div class="line"><a name="l13822"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaaf556df66acd4f6ff2bc1f4fad1a05ed">13822</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_PDE_SHIFT                    6</span></div><div class="line"><a name="l13823"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gac65859ca12bfe997afc67545c8b1a052">13823</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_MASK                    0x80u</span></div><div class="line"><a name="l13824"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga44772d68648a57e6341ceec7fd5268f3">13824</a></span>&#160;<span class="preprocessor">#define USB_USBCTRL_SUSP_SHIFT                   7</span></div><div class="line"><a name="l13825"></a><span class="lineno">13825</span>&#160;<span class="comment">/* OBSERVE Bit Fields */</span></div><div class="line"><a name="l13826"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga796850497f75cc88772d3826d1196a43">13826</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_MASK                    0x10u</span></div><div class="line"><a name="l13827"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga044fcfc292ba6db33ec4e847a6510440">13827</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DMPD_SHIFT                   4</span></div><div class="line"><a name="l13828"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga8368ad607c0f5a0ab499734e26f36aad">13828</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_MASK                    0x40u</span></div><div class="line"><a name="l13829"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaba84f8caae5d942588bd678bbc2ad267">13829</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPD_SHIFT                   6</span></div><div class="line"><a name="l13830"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga04f8b1d77478cb027a79323cef482965">13830</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_MASK                    0x80u</span></div><div class="line"><a name="l13831"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga08ff5b00473fda9eb458f3457490eb15">13831</a></span>&#160;<span class="preprocessor">#define USB_OBSERVE_DPPU_SHIFT                   7</span></div><div class="line"><a name="l13832"></a><span class="lineno">13832</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div><div class="line"><a name="l13833"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga764d9d972859eeded5e092a77eb4de79">13833</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_MASK          0x10u</span></div><div class="line"><a name="l13834"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga5bae9683a5ae7c48617b8d24a35786ce">13834</a></span>&#160;<span class="preprocessor">#define USB_CONTROL_DPPULLUPNONOTG_SHIFT         4</span></div><div class="line"><a name="l13835"></a><span class="lineno">13835</span>&#160;<span class="comment">/* USBTRC0 Bit Fields */</span></div><div class="line"><a name="l13836"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga9c943cc95fdf52fa40311292f2801518">13836</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_MASK          0x1u</span></div><div class="line"><a name="l13837"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga48af1176ed5d811c299eb123f934425d">13837</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USB_RESUME_INT_SHIFT         0</span></div><div class="line"><a name="l13838"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga2e2f3b4bb79885ed92d75c9f86d42e23">13838</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_MASK                0x2u</span></div><div class="line"><a name="l13839"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga986ea3386acad15ab845a8c5d9644c9e">13839</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_SYNC_DET_SHIFT               1</span></div><div class="line"><a name="l13840"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gaf236b1fdfa7f7dab54961c74538dfb75">13840</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_MASK               0x20u</span></div><div class="line"><a name="l13841"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga4b62f293769f60cae99319d6bb1299e8">13841</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESMEN_SHIFT              5</span></div><div class="line"><a name="l13842"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#ga3b307f8358be6942775121b6a92243ab">13842</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_MASK                0x80u</span></div><div class="line"><a name="l13843"></a><span class="lineno"><a class="line" href="group___u_s_b___register___masks.html#gab20fcb9276a34cbbd33ac0364c419f13">13843</a></span>&#160;<span class="preprocessor">#define USB_USBTRC0_USBRESET_SHIFT               7</span></div><div class="line"><a name="l13844"></a><span class="lineno">13844</span>&#160; <span class="comment">/* end of group USB_Register_Masks */</span></div><div class="line"><a name="l13848"></a><span class="lineno">13848</span>&#160;</div><div class="line"><a name="l13849"></a><span class="lineno">13849</span>&#160;</div><div class="line"><a name="l13850"></a><span class="lineno">13850</span>&#160;<span class="comment">/* USB - Peripheral instance base addresses */</span></div><div class="line"><a name="l13852"></a><span class="lineno"><a class="line" href="group___u_s_b___peripheral.html#ga598ff5eb20a0551af232710b3f27640a">13852</a></span>&#160;<span class="preprocessor">#define USB0_BASE_PTR                            ((USB_MemMapPtr)0x40072000u)</span></div><div class="line"><a name="l13853"></a><span class="lineno">13853</span>&#160;</div><div class="line"><a name="l13854"></a><span class="lineno">13854</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13855"></a><span class="lineno">13855</span>&#160;<span class="comment">   -- USB - Register accessor macros</span></div><div class="line"><a name="l13856"></a><span class="lineno">13856</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13857"></a><span class="lineno">13857</span>&#160;</div><div class="line"><a name="l13864"></a><span class="lineno">13864</span>&#160;<span class="comment">/* USB - Register instance definitions */</span></div><div class="line"><a name="l13865"></a><span class="lineno">13865</span>&#160;<span class="comment">/* USB0 */</span></div><div class="line"><a name="l13866"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gabee4af6581d4520bd5d8d823d8668889">13866</a></span>&#160;<span class="preprocessor">#define USB0_PERID                               USB_PERID_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13867"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gac5372cae1990fc1ac7c4e92cf5f02e62">13867</a></span>&#160;<span class="preprocessor">#define USB0_IDCOMP                              USB_IDCOMP_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13868"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga15f94e84d4edea37a5105310c316c303">13868</a></span>&#160;<span class="preprocessor">#define USB0_REV                                 USB_REV_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13869"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaff725c65f6ef8cabfafd851c6d1cb41f">13869</a></span>&#160;<span class="preprocessor">#define USB0_ADDINFO                             USB_ADDINFO_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13870"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga6bdd90cb0652c5985222977224268a2c">13870</a></span>&#160;<span class="preprocessor">#define USB0_OTGISTAT                            USB_OTGISTAT_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13871"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga84b89430ec402e4c8db9e9061e651be0">13871</a></span>&#160;<span class="preprocessor">#define USB0_OTGICR                              USB_OTGICR_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13872"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab86547046bcd40ba2446f105e92371cb">13872</a></span>&#160;<span class="preprocessor">#define USB0_OTGSTAT                             USB_OTGSTAT_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13873"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3c79461a7b7bbc84e9916d3111c1bb0d">13873</a></span>&#160;<span class="preprocessor">#define USB0_OTGCTL                              USB_OTGCTL_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13874"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaa9f860bbc2680a3ddc73a4300c7476e7">13874</a></span>&#160;<span class="preprocessor">#define USB0_ISTAT                               USB_ISTAT_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13875"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gac2ddb7f9b4c9bbcc1b6a799329152ce2">13875</a></span>&#160;<span class="preprocessor">#define USB0_INTEN                               USB_INTEN_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13876"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga4b36a9234075f31cbed2b2f880839567">13876</a></span>&#160;<span class="preprocessor">#define USB0_ERRSTAT                             USB_ERRSTAT_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13877"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga7356efc88f96788078bd2936226133c9">13877</a></span>&#160;<span class="preprocessor">#define USB0_ERREN                               USB_ERREN_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13878"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3dfe11e522e82082d91557c7edd09cf8">13878</a></span>&#160;<span class="preprocessor">#define USB0_STAT                                USB_STAT_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13879"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga9fd87834397651248f8b4be577821ff3">13879</a></span>&#160;<span class="preprocessor">#define USB0_CTL                                 USB_CTL_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13880"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaf45498803cc3283d5a2645be0055be66">13880</a></span>&#160;<span class="preprocessor">#define USB0_ADDR                                USB_ADDR_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13881"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga170f615c2294ee380456630f171f5c8e">13881</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE1                            USB_BDTPAGE1_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13882"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga2333277ef40d42d67d2daa4f22a4fe61">13882</a></span>&#160;<span class="preprocessor">#define USB0_FRMNUML                             USB_FRMNUML_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13883"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga4ee1c047266c86556f5b585f2dab59a3">13883</a></span>&#160;<span class="preprocessor">#define USB0_FRMNUMH                             USB_FRMNUMH_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13884"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga901a5bb2f9aac2abe4d8858d8750ba95">13884</a></span>&#160;<span class="preprocessor">#define USB0_TOKEN                               USB_TOKEN_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13885"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3ba2b6aafde4a72d7f6914202b7a6b11">13885</a></span>&#160;<span class="preprocessor">#define USB0_SOFTHLD                             USB_SOFTHLD_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13886"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga32d2c2911cc3729083c1a0f5cffa3ccf">13886</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE2                            USB_BDTPAGE2_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13887"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga0676035b072b207c193ab9d43bcd56e8">13887</a></span>&#160;<span class="preprocessor">#define USB0_BDTPAGE3                            USB_BDTPAGE3_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13888"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaa0f816bb81b0f16cdb76337de53cac7e">13888</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT0                              USB_ENDPT_REG(USB0_BASE_PTR,0)</span></div><div class="line"><a name="l13889"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga11f06a1cc6511a792f1afdfec314b125">13889</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT1                              USB_ENDPT_REG(USB0_BASE_PTR,1)</span></div><div class="line"><a name="l13890"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab5fdecb68ea62e6025b886d75c5c9417">13890</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT2                              USB_ENDPT_REG(USB0_BASE_PTR,2)</span></div><div class="line"><a name="l13891"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga19408dcc4044b88668fe487335f0952e">13891</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT3                              USB_ENDPT_REG(USB0_BASE_PTR,3)</span></div><div class="line"><a name="l13892"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab31887c02ebb349e6a754df6e73535d2">13892</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT4                              USB_ENDPT_REG(USB0_BASE_PTR,4)</span></div><div class="line"><a name="l13893"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga3c7eb7521bcac5d6d52b31ee3470128c">13893</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT5                              USB_ENDPT_REG(USB0_BASE_PTR,5)</span></div><div class="line"><a name="l13894"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga6beaf04e18d3ed9c5b9a3175bd7cc485">13894</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT6                              USB_ENDPT_REG(USB0_BASE_PTR,6)</span></div><div class="line"><a name="l13895"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gacd485ec12071351b0ab1d05423809f32">13895</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT7                              USB_ENDPT_REG(USB0_BASE_PTR,7)</span></div><div class="line"><a name="l13896"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gae5d029d769f9ca0fe968d53d2d185fd3">13896</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT8                              USB_ENDPT_REG(USB0_BASE_PTR,8)</span></div><div class="line"><a name="l13897"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga882ac97b0f34d5c4bb1c8846029cc654">13897</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT9                              USB_ENDPT_REG(USB0_BASE_PTR,9)</span></div><div class="line"><a name="l13898"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga01a091975fe88adeca39ed1ae526a239">13898</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT10                             USB_ENDPT_REG(USB0_BASE_PTR,10)</span></div><div class="line"><a name="l13899"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gad400a35f64dff46cb6dbe51b9e46c240">13899</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT11                             USB_ENDPT_REG(USB0_BASE_PTR,11)</span></div><div class="line"><a name="l13900"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga665c26ea479d38788339390bf8d14670">13900</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT12                             USB_ENDPT_REG(USB0_BASE_PTR,12)</span></div><div class="line"><a name="l13901"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab30820634cd8d6ca1ccd61c2aea10f65">13901</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT13                             USB_ENDPT_REG(USB0_BASE_PTR,13)</span></div><div class="line"><a name="l13902"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga89c483f9ad0552a98df00877cfb8ff3c">13902</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT14                             USB_ENDPT_REG(USB0_BASE_PTR,14)</span></div><div class="line"><a name="l13903"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga1441b218ac6dadd6484db29426f85f97">13903</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT15                             USB_ENDPT_REG(USB0_BASE_PTR,15)</span></div><div class="line"><a name="l13904"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gacfea8f658537d98fc0bdd1814e957090">13904</a></span>&#160;<span class="preprocessor">#define USB0_USBCTRL                             USB_USBCTRL_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13905"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gae7fc760132c134248d833d94ec89635e">13905</a></span>&#160;<span class="preprocessor">#define USB0_OBSERVE                             USB_OBSERVE_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13906"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gaf00c1bd9c15954db30472d3273cf7ec2">13906</a></span>&#160;<span class="preprocessor">#define USB0_CONTROL                             USB_CONTROL_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13907"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#ga05ec0dc133dcc7675dda9e96c6ed222b">13907</a></span>&#160;<span class="preprocessor">#define USB0_USBTRC0                             USB_USBTRC0_REG(USB0_BASE_PTR)</span></div><div class="line"><a name="l13908"></a><span class="lineno">13908</span>&#160;</div><div class="line"><a name="l13909"></a><span class="lineno">13909</span>&#160;<span class="comment">/* USB - Register array accessors */</span></div><div class="line"><a name="l13910"></a><span class="lineno"><a class="line" href="group___u_s_b___register___accessor___macros.html#gab618a89bd493abe85e2d995d914a0706">13910</a></span>&#160;<span class="preprocessor">#define USB0_ENDPT(index)                        USB_ENDPT_REG(USB0_BASE_PTR,index)</span></div><div class="line"><a name="l13911"></a><span class="lineno">13911</span>&#160; <span class="comment">/* end of group USB_Register_Accessor_Macros */</span></div><div class="line"><a name="l13915"></a><span class="lineno">13915</span>&#160;</div><div class="line"><a name="l13916"></a><span class="lineno">13916</span>&#160; <span class="comment">/* end of group USB_Peripheral */</span></div><div class="line"><a name="l13920"></a><span class="lineno">13920</span>&#160;</div><div class="line"><a name="l13921"></a><span class="lineno">13921</span>&#160;</div><div class="line"><a name="l13922"></a><span class="lineno">13922</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13923"></a><span class="lineno">13923</span>&#160;<span class="comment">   -- USBDCD</span></div><div class="line"><a name="l13924"></a><span class="lineno">13924</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13925"></a><span class="lineno">13925</span>&#160;</div><div class="line"><a name="l13932"></a><span class="lineno">13932</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_u_s_b_d_c_d___mem_map.html">USBDCD_MemMap</a> {</div><div class="line"><a name="l13933"></a><span class="lineno">13933</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CONTROL;                                </div><div class="line"><a name="l13934"></a><span class="lineno">13934</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CLOCK;                                  </div><div class="line"><a name="l13935"></a><span class="lineno">13935</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> STATUS;                                 </div><div class="line"><a name="l13936"></a><span class="lineno">13936</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0[4];</div><div class="line"><a name="l13937"></a><span class="lineno">13937</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TIMER0;                                 </div><div class="line"><a name="l13938"></a><span class="lineno">13938</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TIMER1;                                 </div><div class="line"><a name="l13939"></a><span class="lineno">13939</span>&#160;  <a class="code" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TIMER2;                                 </div><div class="line"><a name="l13940"></a><span class="lineno">13940</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___u_s_b_d_c_d___peripheral.html#gad6e68bd3ca7f14168c34ff5e824dd321">USBDCD_MemMapPtr</a>;</div><div class="line"><a name="l13941"></a><span class="lineno">13941</span>&#160;</div><div class="line"><a name="l13942"></a><span class="lineno">13942</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13943"></a><span class="lineno">13943</span>&#160;<span class="comment">   -- USBDCD - Register accessor macros</span></div><div class="line"><a name="l13944"></a><span class="lineno">13944</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13945"></a><span class="lineno">13945</span>&#160;</div><div class="line"><a name="l13952"></a><span class="lineno">13952</span>&#160;<span class="comment">/* USBDCD - Register accessors */</span></div><div class="line"><a name="l13953"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga257d5151df6a12b6afd43a0ab18bd985">13953</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_REG(base)                 ((base)-&gt;CONTROL)</span></div><div class="line"><a name="l13954"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga8bba9961332354ffeb00ecf680537695">13954</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_REG(base)                   ((base)-&gt;CLOCK)</span></div><div class="line"><a name="l13955"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga99a4ce6cc19f531916ab02aea07e14a9">13955</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_REG(base)                  ((base)-&gt;STATUS)</span></div><div class="line"><a name="l13956"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga5eab5fbaf9280881c33dc0ed61dfbb80">13956</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_REG(base)                  ((base)-&gt;TIMER0)</span></div><div class="line"><a name="l13957"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga88e54db7c70cc1d168f792ffd054ceea">13957</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_REG(base)                  ((base)-&gt;TIMER1)</span></div><div class="line"><a name="l13958"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga0c14ac0966245ae63c84653a5c9ee453">13958</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_REG(base)                  ((base)-&gt;TIMER2)</span></div><div class="line"><a name="l13959"></a><span class="lineno">13959</span>&#160; <span class="comment">/* end of group USBDCD_Register_Accessor_Macros */</span></div><div class="line"><a name="l13963"></a><span class="lineno">13963</span>&#160;</div><div class="line"><a name="l13964"></a><span class="lineno">13964</span>&#160;</div><div class="line"><a name="l13965"></a><span class="lineno">13965</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l13966"></a><span class="lineno">13966</span>&#160;<span class="comment">   -- USBDCD Register Masks</span></div><div class="line"><a name="l13967"></a><span class="lineno">13967</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l13968"></a><span class="lineno">13968</span>&#160;</div><div class="line"><a name="l13974"></a><span class="lineno">13974</span>&#160;<span class="comment">/* CONTROL Bit Fields */</span></div><div class="line"><a name="l13975"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga23b5eadab7d4201af1198723a3b93ae5">13975</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_MASK                 0x1u</span></div><div class="line"><a name="l13976"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4a96149273b083d48c5917e9b915b92f">13976</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IACK_SHIFT                0</span></div><div class="line"><a name="l13977"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gabedad7b2fec7990f45af8add013a19c7">13977</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF_MASK                   0x100u</span></div><div class="line"><a name="l13978"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga576f9434f9947991055f40c1ab3a38c1">13978</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IF_SHIFT                  8</span></div><div class="line"><a name="l13979"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga44f183d0863aeac1154727de57ee6fb6">13979</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE_MASK                   0x10000u</span></div><div class="line"><a name="l13980"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga33f53d29349cc16bb002486da4472ece">13980</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_IE_SHIFT                  16</span></div><div class="line"><a name="l13981"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga02bb74c9b2d9fd907d02b72ec4f2dc0c">13981</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START_MASK                0x1000000u</span></div><div class="line"><a name="l13982"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga8a353cada7464a5898998c45b2caabb5">13982</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_START_SHIFT               24</span></div><div class="line"><a name="l13983"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga7455215193ec55d79026af2e09a7523f">13983</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR_MASK                   0x2000000u</span></div><div class="line"><a name="l13984"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga122056290d48016111c0a5e3cb8b63c4">13984</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL_SR_SHIFT                  25</span></div><div class="line"><a name="l13985"></a><span class="lineno">13985</span>&#160;<span class="comment">/* CLOCK Bit Fields */</span></div><div class="line"><a name="l13986"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga7c8eace6dde39098426fe04c6b32bf92">13986</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_MASK             0x1u</span></div><div class="line"><a name="l13987"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gae3126a9608c08fe560b91f7b742bb98a">13987</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_UNIT_SHIFT            0</span></div><div class="line"><a name="l13988"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf53eaecf9a4de0251c8906350ac989ae">13988</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_MASK            0xFFCu</span></div><div class="line"><a name="l13989"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa1667808247c5b8355c58b93a4e80c8a">13989</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED_SHIFT           2</span></div><div class="line"><a name="l13990"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gab612fd6bc4a6d4ebb440f33c4f0561b7">13990</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK_CLOCK_SPEED(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_CLOCK_CLOCK_SPEED_SHIFT))&amp;USBDCD_CLOCK_CLOCK_SPEED_MASK)</span></div><div class="line"><a name="l13991"></a><span class="lineno">13991</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l13992"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa1c55980f5e31bfe02a2f4bc3bcf753d">13992</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_MASK               0x30000u</span></div><div class="line"><a name="l13993"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4d1d707ac9f9afb0b114a4032951971d">13993</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES_SHIFT              16</span></div><div class="line"><a name="l13994"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga283c30df592d96d824cab96f6b9bbeee">13994</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_RES(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_RES_SHIFT))&amp;USBDCD_STATUS_SEQ_RES_MASK)</span></div><div class="line"><a name="l13995"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad49d469540afee62a5a62a5419d89cf2">13995</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_MASK              0xC0000u</span></div><div class="line"><a name="l13996"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga8e3d04ac9b5b6195f765f29f82264376">13996</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT_SHIFT             18</span></div><div class="line"><a name="l13997"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga93cf6b08b2e1b96dbb2713bf57042eab">13997</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_SEQ_STAT(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_STATUS_SEQ_STAT_SHIFT))&amp;USBDCD_STATUS_SEQ_STAT_MASK)</span></div><div class="line"><a name="l13998"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa0a0297c32e8af91d40e8cba8ffe8d1e">13998</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR_MASK                   0x100000u</span></div><div class="line"><a name="l13999"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gac82e47386e1af144b9e4d579bacfca50">13999</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ERR_SHIFT                  20</span></div><div class="line"><a name="l14000"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga69616f9e6fd32921dee0543a3cfde633">14000</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO_MASK                    0x200000u</span></div><div class="line"><a name="l14001"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga2b59871476643f7c428868c6ebbcef5a">14001</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_TO_SHIFT                   21</span></div><div class="line"><a name="l14002"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga6127ac2a4e36e01dfe2c939203f8a72f">14002</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE_MASK                0x400000u</span></div><div class="line"><a name="l14003"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga77f2a6e381b526f9d70e13cdf21332a5">14003</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS_ACTIVE_SHIFT               22</span></div><div class="line"><a name="l14004"></a><span class="lineno">14004</span>&#160;<span class="comment">/* TIMER0 Bit Fields */</span></div><div class="line"><a name="l14005"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga21cf0206b969eecd876b5b612ca33f9e">14005</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_MASK              0xFFFu</span></div><div class="line"><a name="l14006"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga4a35e4b1c280e2a888b8505ab2009370">14006</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON_SHIFT             0</span></div><div class="line"><a name="l14007"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga29c0ca2905f7731731856f8c22343dfe">14007</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TUNITCON(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TUNITCON_SHIFT))&amp;USBDCD_TIMER0_TUNITCON_MASK)</span></div><div class="line"><a name="l14008"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga2310e6984a2a488e960ca824ddce9ffc">14008</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_MASK             0x3FF0000u</span></div><div class="line"><a name="l14009"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa7db9a795f782afd4b38408bc23b4b49">14009</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT_SHIFT            16</span></div><div class="line"><a name="l14010"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gac83ce9f8ef28aaac3478f3db9100926c">14010</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0_TSEQ_INIT(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER0_TSEQ_INIT_SHIFT))&amp;USBDCD_TIMER0_TSEQ_INIT_MASK)</span></div><div class="line"><a name="l14011"></a><span class="lineno">14011</span>&#160;<span class="comment">/* TIMER1 Bit Fields */</span></div><div class="line"><a name="l14012"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga92a3ff207a03a829c52722ee439a6e2a">14012</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_MASK            0x3FFu</span></div><div class="line"><a name="l14013"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf618094ca6122f71185c4152a74ab1e3">14013</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON_SHIFT           0</span></div><div class="line"><a name="l14014"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gafd6a3d01e14c59b3ae45a76db8924637">14014</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TVDPSRC_ON(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TVDPSRC_ON_SHIFT))&amp;USBDCD_TIMER1_TVDPSRC_ON_MASK)</span></div><div class="line"><a name="l14015"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaa9effc48a7e8a226b8624dc08d85d704">14015</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_MASK             0x3FF0000u</span></div><div class="line"><a name="l14016"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga5c3ffaffcc961857121e8ecf9692c70c">14016</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC_SHIFT            16</span></div><div class="line"><a name="l14017"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga3cefe6c60cf32fa86793684eeb7297d8">14017</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1_TDCD_DBNC(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER1_TDCD_DBNC_SHIFT))&amp;USBDCD_TIMER1_TDCD_DBNC_MASK)</span></div><div class="line"><a name="l14018"></a><span class="lineno">14018</span>&#160;<span class="comment">/* TIMER2 Bit Fields */</span></div><div class="line"><a name="l14019"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gad18eb9508e92e1ff61f1ebdb431665c6">14019</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM_MASK              0xFu</span></div><div class="line"><a name="l14020"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gab9400adaabb773fb452040ae6130f0ef">14020</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM_SHIFT             0</span></div><div class="line"><a name="l14021"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf7bad1d25f77ef01168762501b1b6bf7">14021</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_CHECK_DM(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_CHECK_DM_SHIFT))&amp;USBDCD_TIMER2_CHECK_DM_MASK)</span></div><div class="line"><a name="l14022"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga605cbc2c9a476de6aa9f303d8ee8e7da">14022</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON_MASK           0x3FF0000u</span></div><div class="line"><a name="l14023"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#gaf40b7173544983b30be78a40456e1ff7">14023</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON_SHIFT          16</span></div><div class="line"><a name="l14024"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___masks.html#ga5e7a56f70485eff849aebbc23dcc5aa3">14024</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2_TVDPSRC_CON(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;USBDCD_TIMER2_TVDPSRC_CON_SHIFT))&amp;USBDCD_TIMER2_TVDPSRC_CON_MASK)</span></div><div class="line"><a name="l14025"></a><span class="lineno">14025</span>&#160; <span class="comment">/* end of group USBDCD_Register_Masks */</span></div><div class="line"><a name="l14029"></a><span class="lineno">14029</span>&#160;</div><div class="line"><a name="l14030"></a><span class="lineno">14030</span>&#160;</div><div class="line"><a name="l14031"></a><span class="lineno">14031</span>&#160;<span class="comment">/* USBDCD - Peripheral instance base addresses */</span></div><div class="line"><a name="l14033"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___peripheral.html#ga6289dc687e9b991508629237aeb61755">14033</a></span>&#160;<span class="preprocessor">#define USBDCD_BASE_PTR                          ((USBDCD_MemMapPtr)0x40035000u)</span></div><div class="line"><a name="l14034"></a><span class="lineno">14034</span>&#160;</div><div class="line"><a name="l14035"></a><span class="lineno">14035</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14036"></a><span class="lineno">14036</span>&#160;<span class="comment">   -- USBDCD - Register accessor macros</span></div><div class="line"><a name="l14037"></a><span class="lineno">14037</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14038"></a><span class="lineno">14038</span>&#160;</div><div class="line"><a name="l14045"></a><span class="lineno">14045</span>&#160;<span class="comment">/* USBDCD - Register instance definitions */</span></div><div class="line"><a name="l14046"></a><span class="lineno">14046</span>&#160;<span class="comment">/* USBDCD */</span></div><div class="line"><a name="l14047"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga70240dec5113361c1f15695ed389e323">14047</a></span>&#160;<span class="preprocessor">#define USBDCD_CONTROL                           USBDCD_CONTROL_REG(USBDCD_BASE_PTR)</span></div><div class="line"><a name="l14048"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga543817a50fb8eddab8be17eeac66ed2f">14048</a></span>&#160;<span class="preprocessor">#define USBDCD_CLOCK                             USBDCD_CLOCK_REG(USBDCD_BASE_PTR)</span></div><div class="line"><a name="l14049"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gacf092152e7551433538eb6aace1bc43a">14049</a></span>&#160;<span class="preprocessor">#define USBDCD_STATUS                            USBDCD_STATUS_REG(USBDCD_BASE_PTR)</span></div><div class="line"><a name="l14050"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#ga696142965d4e1a121400c0f9e42e9c30">14050</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER0                            USBDCD_TIMER0_REG(USBDCD_BASE_PTR)</span></div><div class="line"><a name="l14051"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gacf474d5bde6a1007416398682f014768">14051</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER1                            USBDCD_TIMER1_REG(USBDCD_BASE_PTR)</span></div><div class="line"><a name="l14052"></a><span class="lineno"><a class="line" href="group___u_s_b_d_c_d___register___accessor___macros.html#gace4d8422fa65db55d5ebf6e94912d702">14052</a></span>&#160;<span class="preprocessor">#define USBDCD_TIMER2                            USBDCD_TIMER2_REG(USBDCD_BASE_PTR)</span></div><div class="line"><a name="l14053"></a><span class="lineno">14053</span>&#160; <span class="comment">/* end of group USBDCD_Register_Accessor_Macros */</span></div><div class="line"><a name="l14057"></a><span class="lineno">14057</span>&#160;</div><div class="line"><a name="l14058"></a><span class="lineno">14058</span>&#160; <span class="comment">/* end of group USBDCD_Peripheral */</span></div><div class="line"><a name="l14062"></a><span class="lineno">14062</span>&#160;</div><div class="line"><a name="l14063"></a><span class="lineno">14063</span>&#160;</div><div class="line"><a name="l14064"></a><span class="lineno">14064</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14065"></a><span class="lineno">14065</span>&#160;<span class="comment">   -- VREF</span></div><div class="line"><a name="l14066"></a><span class="lineno">14066</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14067"></a><span class="lineno">14067</span>&#160;</div><div class="line"><a name="l14074"></a><span class="lineno">14074</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_v_r_e_f___mem_map.html">VREF_MemMap</a> {</div><div class="line"><a name="l14075"></a><span class="lineno">14075</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TRM;                                     </div><div class="line"><a name="l14076"></a><span class="lineno">14076</span>&#160;  <a class="code" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SC;                                      </div><div class="line"><a name="l14077"></a><span class="lineno">14077</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___v_r_e_f___peripheral.html#ga0730b01086e1d40975ad4e6c1d101b7c">VREF_MemMapPtr</a>;</div><div class="line"><a name="l14078"></a><span class="lineno">14078</span>&#160;</div><div class="line"><a name="l14079"></a><span class="lineno">14079</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14080"></a><span class="lineno">14080</span>&#160;<span class="comment">   -- VREF - Register accessor macros</span></div><div class="line"><a name="l14081"></a><span class="lineno">14081</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14082"></a><span class="lineno">14082</span>&#160;</div><div class="line"><a name="l14089"></a><span class="lineno">14089</span>&#160;<span class="comment">/* VREF - Register accessors */</span></div><div class="line"><a name="l14090"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___accessor___macros.html#ga58dc43651bdee9df31cca4b7cf50a2f1">14090</a></span>&#160;<span class="preprocessor">#define VREF_TRM_REG(base)                       ((base)-&gt;TRM)</span></div><div class="line"><a name="l14091"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___accessor___macros.html#gab8590b69eb308634188edd3d3f4bfbb6">14091</a></span>&#160;<span class="preprocessor">#define VREF_SC_REG(base)                        ((base)-&gt;SC)</span></div><div class="line"><a name="l14092"></a><span class="lineno">14092</span>&#160; <span class="comment">/* end of group VREF_Register_Accessor_Macros */</span></div><div class="line"><a name="l14096"></a><span class="lineno">14096</span>&#160;</div><div class="line"><a name="l14097"></a><span class="lineno">14097</span>&#160;</div><div class="line"><a name="l14098"></a><span class="lineno">14098</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14099"></a><span class="lineno">14099</span>&#160;<span class="comment">   -- VREF Register Masks</span></div><div class="line"><a name="l14100"></a><span class="lineno">14100</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14101"></a><span class="lineno">14101</span>&#160;</div><div class="line"><a name="l14107"></a><span class="lineno">14107</span>&#160;<span class="comment">/* TRM Bit Fields */</span></div><div class="line"><a name="l14108"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaf233ddf56401003ec721b808d3910978">14108</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_MASK                       0x3Fu</span></div><div class="line"><a name="l14109"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7738b4edb18c8c9dcb36d6be564c80e6">14109</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM_SHIFT                      0</span></div><div class="line"><a name="l14110"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gac340a7abf4c9caf1594346d71a475a30">14110</a></span>&#160;<span class="preprocessor">#define VREF_TRM_TRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_TRM_TRIM_SHIFT))&amp;VREF_TRM_TRIM_MASK)</span></div><div class="line"><a name="l14111"></a><span class="lineno">14111</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l14112"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga7eb8ab4b25ed9f93b23d7199c50e7181">14112</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_MASK                     0x3u</span></div><div class="line"><a name="l14113"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga3130891ca865a042a784a2c3bc7141b0">14113</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV_SHIFT                    0</span></div><div class="line"><a name="l14114"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gada46f0a4d5c228d2193c8f292631265f">14114</a></span>&#160;<span class="preprocessor">#define VREF_SC_MODE_LV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;VREF_SC_MODE_LV_SHIFT))&amp;VREF_SC_MODE_LV_MASK)</span></div><div class="line"><a name="l14115"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gadc4f84c737775ee82f350149ade8f5bf">14115</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_MASK                      0x4u</span></div><div class="line"><a name="l14116"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga88b36251362ceabbeeb2302dae65000d">14116</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFST_SHIFT                     2</span></div><div class="line"><a name="l14117"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga1396c56eb73d89394a57b1f83f20c9ea">14117</a></span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_MASK                       0x40u</span></div><div class="line"><a name="l14118"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gacfe64ba6f4a76a4aef274f2fedb95a90">14118</a></span>&#160;<span class="preprocessor">#define VREF_SC_REGEN_SHIFT                      6</span></div><div class="line"><a name="l14119"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#ga2df8186aa60a77e25e67589bc50ce539">14119</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_MASK                      0x80u</span></div><div class="line"><a name="l14120"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___masks.html#gaca5e397ea8b43f55854f4a6b80ec479b">14120</a></span>&#160;<span class="preprocessor">#define VREF_SC_VREFEN_SHIFT                     7</span></div><div class="line"><a name="l14121"></a><span class="lineno">14121</span>&#160; <span class="comment">/* end of group VREF_Register_Masks */</span></div><div class="line"><a name="l14125"></a><span class="lineno">14125</span>&#160;</div><div class="line"><a name="l14126"></a><span class="lineno">14126</span>&#160;</div><div class="line"><a name="l14127"></a><span class="lineno">14127</span>&#160;<span class="comment">/* VREF - Peripheral instance base addresses */</span></div><div class="line"><a name="l14129"></a><span class="lineno"><a class="line" href="group___v_r_e_f___peripheral.html#ga53dba79dbefcdd6f788740a6d0caa57d">14129</a></span>&#160;<span class="preprocessor">#define VREF_BASE_PTR                            ((VREF_MemMapPtr)0x40074000u)</span></div><div class="line"><a name="l14130"></a><span class="lineno">14130</span>&#160;</div><div class="line"><a name="l14131"></a><span class="lineno">14131</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14132"></a><span class="lineno">14132</span>&#160;<span class="comment">   -- VREF - Register accessor macros</span></div><div class="line"><a name="l14133"></a><span class="lineno">14133</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14134"></a><span class="lineno">14134</span>&#160;</div><div class="line"><a name="l14141"></a><span class="lineno">14141</span>&#160;<span class="comment">/* VREF - Register instance definitions */</span></div><div class="line"><a name="l14142"></a><span class="lineno">14142</span>&#160;<span class="comment">/* VREF */</span></div><div class="line"><a name="l14143"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___accessor___macros.html#ga3d9a836081732fa55a44bde53a2cb932">14143</a></span>&#160;<span class="preprocessor">#define VREF_TRM                                 VREF_TRM_REG(VREF_BASE_PTR)</span></div><div class="line"><a name="l14144"></a><span class="lineno"><a class="line" href="group___v_r_e_f___register___accessor___macros.html#ga58353078d385155f1c55fad5802549bb">14144</a></span>&#160;<span class="preprocessor">#define VREF_SC                                  VREF_SC_REG(VREF_BASE_PTR)</span></div><div class="line"><a name="l14145"></a><span class="lineno">14145</span>&#160; <span class="comment">/* end of group VREF_Register_Accessor_Macros */</span></div><div class="line"><a name="l14149"></a><span class="lineno">14149</span>&#160;</div><div class="line"><a name="l14150"></a><span class="lineno">14150</span>&#160; <span class="comment">/* end of group VREF_Peripheral */</span></div><div class="line"><a name="l14154"></a><span class="lineno">14154</span>&#160;</div><div class="line"><a name="l14155"></a><span class="lineno">14155</span>&#160;</div><div class="line"><a name="l14156"></a><span class="lineno">14156</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14157"></a><span class="lineno">14157</span>&#160;<span class="comment">   -- WDOG</span></div><div class="line"><a name="l14158"></a><span class="lineno">14158</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14159"></a><span class="lineno">14159</span>&#160;</div><div class="line"><a name="l14166"></a><span class="lineno">14166</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_w_d_o_g___mem_map.html">WDOG_MemMap</a> {</div><div class="line"><a name="l14167"></a><span class="lineno">14167</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> STCTRLH;                                </div><div class="line"><a name="l14168"></a><span class="lineno">14168</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> STCTRLL;                                </div><div class="line"><a name="l14169"></a><span class="lineno">14169</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TOVALH;                                 </div><div class="line"><a name="l14170"></a><span class="lineno">14170</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TOVALL;                                 </div><div class="line"><a name="l14171"></a><span class="lineno">14171</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> WINH;                                   </div><div class="line"><a name="l14172"></a><span class="lineno">14172</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> WINL;                                   </div><div class="line"><a name="l14173"></a><span class="lineno">14173</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> REFRESH;                                </div><div class="line"><a name="l14174"></a><span class="lineno">14174</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> UNLOCK;                                 </div><div class="line"><a name="l14175"></a><span class="lineno">14175</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TMROUTH;                                </div><div class="line"><a name="l14176"></a><span class="lineno">14176</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> TMROUTL;                                </div><div class="line"><a name="l14177"></a><span class="lineno">14177</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> RSTCNT;                                 </div><div class="line"><a name="l14178"></a><span class="lineno">14178</span>&#160;  <a class="code" href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a> PRESC;                                  </div><div class="line"><a name="l14179"></a><span class="lineno">14179</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="group___w_d_o_g___peripheral.html#gaed99974fa14a19f21a8770728ff09af3">WDOG_MemMapPtr</a>;</div><div class="line"><a name="l14180"></a><span class="lineno">14180</span>&#160;</div><div class="line"><a name="l14181"></a><span class="lineno">14181</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14182"></a><span class="lineno">14182</span>&#160;<span class="comment">   -- WDOG - Register accessor macros</span></div><div class="line"><a name="l14183"></a><span class="lineno">14183</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14184"></a><span class="lineno">14184</span>&#160;</div><div class="line"><a name="l14191"></a><span class="lineno">14191</span>&#160;<span class="comment">/* WDOG - Register accessors */</span></div><div class="line"><a name="l14192"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gafe3961a26965f4d22fa82eb4a6906efa">14192</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_REG(base)                   ((base)-&gt;STCTRLH)</span></div><div class="line"><a name="l14193"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gab5f636177e7295761f4d366fc6f2d9c5">14193</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_REG(base)                   ((base)-&gt;STCTRLL)</span></div><div class="line"><a name="l14194"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gaa18bf2a6abf1641d711ee0a8e963d704">14194</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_REG(base)                    ((base)-&gt;TOVALH)</span></div><div class="line"><a name="l14195"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gaf4ebf9d6344af3fa4c4cf0219a334dac">14195</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_REG(base)                    ((base)-&gt;TOVALL)</span></div><div class="line"><a name="l14196"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gacb494604d8f57ea1aa0a6d8c9921b955">14196</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_REG(base)                      ((base)-&gt;WINH)</span></div><div class="line"><a name="l14197"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga7d3de8371302abe17948011dd6ae8522">14197</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_REG(base)                      ((base)-&gt;WINL)</span></div><div class="line"><a name="l14198"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga706e227590678130bb2b7fc04e0263d1">14198</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_REG(base)                   ((base)-&gt;REFRESH)</span></div><div class="line"><a name="l14199"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga0424f1f517c5ed49f00c67fc4454bba5">14199</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_REG(base)                    ((base)-&gt;UNLOCK)</span></div><div class="line"><a name="l14200"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga6c5cca0fc2aeec6d1f8808f55c57acbb">14200</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_REG(base)                   ((base)-&gt;TMROUTH)</span></div><div class="line"><a name="l14201"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gaed1d5071ac9fb7f531fdda660780a329">14201</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_REG(base)                   ((base)-&gt;TMROUTL)</span></div><div class="line"><a name="l14202"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga321d566d296ee323809e242077a1c776">14202</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_REG(base)                    ((base)-&gt;RSTCNT)</span></div><div class="line"><a name="l14203"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gacbfa99926928928f05da2e4c752ea945">14203</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_REG(base)                     ((base)-&gt;PRESC)</span></div><div class="line"><a name="l14204"></a><span class="lineno">14204</span>&#160; <span class="comment">/* end of group WDOG_Register_Accessor_Macros */</span></div><div class="line"><a name="l14208"></a><span class="lineno">14208</span>&#160;</div><div class="line"><a name="l14209"></a><span class="lineno">14209</span>&#160;</div><div class="line"><a name="l14210"></a><span class="lineno">14210</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14211"></a><span class="lineno">14211</span>&#160;<span class="comment">   -- WDOG Register Masks</span></div><div class="line"><a name="l14212"></a><span class="lineno">14212</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14213"></a><span class="lineno">14213</span>&#160;</div><div class="line"><a name="l14219"></a><span class="lineno">14219</span>&#160;<span class="comment">/* STCTRLH Bit Fields */</span></div><div class="line"><a name="l14220"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4ca33884d6a6fed2670ba04150fbff3a">14220</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_MASK                 0x1u</span></div><div class="line"><a name="l14221"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7d9c369fd8fe12905d3e4b2d94bfe9be">14221</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WDOGEN_SHIFT                0</span></div><div class="line"><a name="l14222"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf3ab71b185905c077887baa062ad6664">14222</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_MASK                 0x2u</span></div><div class="line"><a name="l14223"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa437494e2c4bb2952986b89d4a52f2bf">14223</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_CLKSRC_SHIFT                1</span></div><div class="line"><a name="l14224"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga64ebb40c66318cac7631c3fd467c846a">14224</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_MASK               0x4u</span></div><div class="line"><a name="l14225"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0b519bf4ae17a11b51878819d4249e00">14225</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_IRQRSTEN_SHIFT              2</span></div><div class="line"><a name="l14226"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga74edc83d2a673f012aeff6410a8be861">14226</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN_MASK                  0x8u</span></div><div class="line"><a name="l14227"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae0770ee0a74441bd3d2e0d3c291ca4b6">14227</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WINEN_SHIFT                 3</span></div><div class="line"><a name="l14228"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf524a1ad1f811741b27f29836d6137ee">14228</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_MASK            0x10u</span></div><div class="line"><a name="l14229"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf2ae60bccb334321f860b2480d916604">14229</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_ALLOWUPDATE_SHIFT           4</span></div><div class="line"><a name="l14230"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga837911a61f223e74ea90cca76f08a787">14230</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN_MASK                  0x20u</span></div><div class="line"><a name="l14231"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga9fdcaa733bd0393d4bce730c1d2c90c5">14231</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DBGEN_SHIFT                 5</span></div><div class="line"><a name="l14232"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gab78af949041ea10c257c8276c8e2782a">14232</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN_MASK                 0x40u</span></div><div class="line"><a name="l14233"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga46b2b7b0c6a5938cfa26d96ba332d5d0">14233</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STOPEN_SHIFT                6</span></div><div class="line"><a name="l14234"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad6e2dd88be51a78f133085bb0df3a5f9">14234</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN_MASK                 0x80u</span></div><div class="line"><a name="l14235"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad224b313777fd019f8ec46f1791a52b7">14235</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_WAITEN_SHIFT                7</span></div><div class="line"><a name="l14236"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga832d8fae2ced4b5168a7395fb8c48ebd">14236</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STNDBYEN_MASK               0x100u</span></div><div class="line"><a name="l14237"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga18070b045357cfd09941cc6f9cdcc7ef">14237</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_STNDBYEN_SHIFT              8</span></div><div class="line"><a name="l14238"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga155c6ba1a6269c937ad8a1e1500686aa">14238</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_MASK               0x400u</span></div><div class="line"><a name="l14239"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga3b923179c1bd41abe9fbab0ee57740c0">14239</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTWDOG_SHIFT              10</span></div><div class="line"><a name="l14240"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gad8ac03c1a9c77ee59f938c243db30a42">14240</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_MASK                0x800u</span></div><div class="line"><a name="l14241"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf41cdd95d386a6b663fa3adea03699e1">14241</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_TESTSEL_SHIFT               11</span></div><div class="line"><a name="l14242"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga20d3012eda5935f73ec4a9e24720fdc2">14242</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_MASK                0x3000u</span></div><div class="line"><a name="l14243"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga0f73c2f0d56eac9caafc8a0337f95cc8">14243</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL_SHIFT               12</span></div><div class="line"><a name="l14244"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga55e244387ea5a80b67dceb3e86af7160">14244</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_BYTESEL(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_STCTRLH_BYTESEL_SHIFT))&amp;WDOG_STCTRLH_BYTESEL_MASK)</span></div><div class="line"><a name="l14245"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadc235bcbd7644d445d3ca5cb682cdc57">14245</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_MASK            0x4000u</span></div><div class="line"><a name="l14246"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gabc176648bbc119e959823d20c38d3ece">14246</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH_DISTESTWDOG_SHIFT           14</span></div><div class="line"><a name="l14247"></a><span class="lineno">14247</span>&#160;<span class="comment">/* STCTRLL Bit Fields */</span></div><div class="line"><a name="l14248"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga28985249246b9ad12b7f4e50d5d1ee46">14248</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_MASK                 0x8000u</span></div><div class="line"><a name="l14249"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga672e303cca0aaea64e48b5e632a2e666">14249</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL_INTFLG_SHIFT                15</span></div><div class="line"><a name="l14250"></a><span class="lineno">14250</span>&#160;<span class="comment">/* TOVALH Bit Fields */</span></div><div class="line"><a name="l14251"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga3b934300a204f2b11fefc7961dc25f55">14251</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_MASK               0xFFFFu</span></div><div class="line"><a name="l14252"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6729532c2b047c0d3327ffcf7357825c">14252</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH_SHIFT              0</span></div><div class="line"><a name="l14253"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga186f8f5792b34501fe75c6303c530e17">14253</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH_TOVALHIGH(x)                 (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALH_TOVALHIGH_SHIFT))&amp;WDOG_TOVALH_TOVALHIGH_MASK)</span></div><div class="line"><a name="l14254"></a><span class="lineno">14254</span>&#160;<span class="comment">/* TOVALL Bit Fields */</span></div><div class="line"><a name="l14255"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga71c3913b6be99b211a3c3031caf8ac66">14255</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_MASK                0xFFFFu</span></div><div class="line"><a name="l14256"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga57ba2617b2855cd4b3d1eb0b3c878f52">14256</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW_SHIFT               0</span></div><div class="line"><a name="l14257"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga27f719a1e0f5bcf436739997e10499db">14257</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL_TOVALLOW(x)                  (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TOVALL_TOVALLOW_SHIFT))&amp;WDOG_TOVALL_TOVALLOW_MASK)</span></div><div class="line"><a name="l14258"></a><span class="lineno">14258</span>&#160;<span class="comment">/* WINH Bit Fields */</span></div><div class="line"><a name="l14259"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6efef6fddbc8b8600a8dee5a24659068">14259</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_MASK                   0xFFFFu</span></div><div class="line"><a name="l14260"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga362e7a13b632027b940135991c9d169b">14260</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH_SHIFT                  0</span></div><div class="line"><a name="l14261"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf361b5b26d7ba7d6aa8491bdb494f4ac">14261</a></span>&#160;<span class="preprocessor">#define WDOG_WINH_WINHIGH(x)                     (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINH_WINHIGH_SHIFT))&amp;WDOG_WINH_WINHIGH_MASK)</span></div><div class="line"><a name="l14262"></a><span class="lineno">14262</span>&#160;<span class="comment">/* WINL Bit Fields */</span></div><div class="line"><a name="l14263"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadc36bfdccd5e9c14d063a5b36b6a3f6a">14263</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_MASK                    0xFFFFu</span></div><div class="line"><a name="l14264"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7f2baf848e4bfe9b0143d073467d1c1a">14264</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW_SHIFT                   0</span></div><div class="line"><a name="l14265"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7f530a06e58e70f3efd6955dfab8cec6">14265</a></span>&#160;<span class="preprocessor">#define WDOG_WINL_WINLOW(x)                      (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_WINL_WINLOW_SHIFT))&amp;WDOG_WINL_WINLOW_MASK)</span></div><div class="line"><a name="l14266"></a><span class="lineno">14266</span>&#160;<span class="comment">/* REFRESH Bit Fields */</span></div><div class="line"><a name="l14267"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga59e560838a4c519b514c0def0d6034fa">14267</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_MASK            0xFFFFu</span></div><div class="line"><a name="l14268"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga526acc27150ff67f1f026bdcc1bb364c">14268</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH_SHIFT           0</span></div><div class="line"><a name="l14269"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac8bddfffd653d08494c2379dd56190fd">14269</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH_WDOGREFRESH(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_REFRESH_WDOGREFRESH_SHIFT))&amp;WDOG_REFRESH_WDOGREFRESH_MASK)</span></div><div class="line"><a name="l14270"></a><span class="lineno">14270</span>&#160;<span class="comment">/* UNLOCK Bit Fields */</span></div><div class="line"><a name="l14271"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gadcf9026f6f2730a765e504ec4c7126a8">14271</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_MASK              0xFFFFu</span></div><div class="line"><a name="l14272"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga07ed92839744d67e4c393b00bc293246">14272</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK_SHIFT             0</span></div><div class="line"><a name="l14273"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga7fd9cc224e9c1b23f313f9bf419a5596">14273</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK_WDOGUNLOCK(x)                (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_UNLOCK_WDOGUNLOCK_SHIFT))&amp;WDOG_UNLOCK_WDOGUNLOCK_MASK)</span></div><div class="line"><a name="l14274"></a><span class="lineno">14274</span>&#160;<span class="comment">/* TMROUTH Bit Fields */</span></div><div class="line"><a name="l14275"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga4c46affdc0cd5ed2cde734812f783d31">14275</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_MASK           0xFFFFu</span></div><div class="line"><a name="l14276"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga6565e44e33822cee4835856bfb88431e">14276</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH_SHIFT          0</span></div><div class="line"><a name="l14277"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa16e394f0074dc397d10388758afab4d">14277</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH_TIMEROUTHIGH(x)             (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTH_TIMEROUTHIGH_SHIFT))&amp;WDOG_TMROUTH_TIMEROUTHIGH_MASK)</span></div><div class="line"><a name="l14278"></a><span class="lineno">14278</span>&#160;<span class="comment">/* TMROUTL Bit Fields */</span></div><div class="line"><a name="l14279"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf33faad844e2af36af7af5c6bf49a361">14279</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_MASK            0xFFFFu</span></div><div class="line"><a name="l14280"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gae4a9f52d3b15e28932d287dee4128e8a">14280</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW_SHIFT           0</span></div><div class="line"><a name="l14281"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf446de0ba58d96e3acffed206a3f6b65">14281</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL_TIMEROUTLOW(x)              (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_TMROUTL_TIMEROUTLOW_SHIFT))&amp;WDOG_TMROUTL_TIMEROUTLOW_MASK)</span></div><div class="line"><a name="l14282"></a><span class="lineno">14282</span>&#160;<span class="comment">/* RSTCNT Bit Fields */</span></div><div class="line"><a name="l14283"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga1cb55a509947b315d216ed9d822a4967">14283</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_MASK                  0xFFFFu</span></div><div class="line"><a name="l14284"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaf2ecbd74ca7b1ba60bc7b89de17b97a6">14284</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT_SHIFT                 0</span></div><div class="line"><a name="l14285"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gac501c4fad4e6a5710c4db132f5d67d94">14285</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT_RSTCNT(x)                    (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_RSTCNT_RSTCNT_SHIFT))&amp;WDOG_RSTCNT_RSTCNT_MASK)</span></div><div class="line"><a name="l14286"></a><span class="lineno">14286</span>&#160;<span class="comment">/* PRESC Bit Fields */</span></div><div class="line"><a name="l14287"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaeadae4c65653a3302e69526730af1596">14287</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_MASK                 0x700u</span></div><div class="line"><a name="l14288"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#gaa93b6acb20a8e20b687f05b8ced452c1">14288</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL_SHIFT                8</span></div><div class="line"><a name="l14289"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___masks.html#ga12a4ea6a8119ee62c26559f27423996f">14289</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC_PRESCVAL(x)                   (((uint16_t)(((uint16_t)(x))&lt;&lt;WDOG_PRESC_PRESCVAL_SHIFT))&amp;WDOG_PRESC_PRESCVAL_MASK)</span></div><div class="line"><a name="l14290"></a><span class="lineno">14290</span>&#160; <span class="comment">/* end of group WDOG_Register_Masks */</span></div><div class="line"><a name="l14294"></a><span class="lineno">14294</span>&#160;</div><div class="line"><a name="l14295"></a><span class="lineno">14295</span>&#160;</div><div class="line"><a name="l14296"></a><span class="lineno">14296</span>&#160;<span class="comment">/* WDOG - Peripheral instance base addresses */</span></div><div class="line"><a name="l14298"></a><span class="lineno"><a class="line" href="group___w_d_o_g___peripheral.html#ga72fb27c7bc1ae124f180d8f2c7b9fa79">14298</a></span>&#160;<span class="preprocessor">#define WDOG_BASE_PTR                            ((WDOG_MemMapPtr)0x40052000u)</span></div><div class="line"><a name="l14299"></a><span class="lineno">14299</span>&#160;</div><div class="line"><a name="l14300"></a><span class="lineno">14300</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14301"></a><span class="lineno">14301</span>&#160;<span class="comment">   -- WDOG - Register accessor macros</span></div><div class="line"><a name="l14302"></a><span class="lineno">14302</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14303"></a><span class="lineno">14303</span>&#160;</div><div class="line"><a name="l14310"></a><span class="lineno">14310</span>&#160;<span class="comment">/* WDOG - Register instance definitions */</span></div><div class="line"><a name="l14311"></a><span class="lineno">14311</span>&#160;<span class="comment">/* WDOG */</span></div><div class="line"><a name="l14312"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga682e2c5e771ae99e572597d5a9ee8620">14312</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLH                             WDOG_STCTRLH_REG(WDOG_BASE_PTR)</span></div><div class="line"><a name="l14313"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gabe98a0873c234c1297e69e1cfb7ebb9e">14313</a></span>&#160;<span class="preprocessor">#define WDOG_STCTRLL                             WDOG_STCTRLL_REG(WDOG_BASE_PTR)</span></div><div class="line"><a name="l14314"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga64a1039724acdbacf39352885a760505">14314</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALH                              WDOG_TOVALH_REG(WDOG_BASE_PTR)</span></div><div class="line"><a name="l14315"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga1ed33751ec9e2b0d17178c1acaf264b7">14315</a></span>&#160;<span class="preprocessor">#define WDOG_TOVALL                              WDOG_TOVALL_REG(WDOG_BASE_PTR)</span></div><div class="line"><a name="l14316"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gafba071ed7ec77bbc7c4a8523902d73b1">14316</a></span>&#160;<span class="preprocessor">#define WDOG_WINH                                WDOG_WINH_REG(WDOG_BASE_PTR)</span></div><div class="line"><a name="l14317"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gafcfff3b1d3ea71447881afd8b633b29c">14317</a></span>&#160;<span class="preprocessor">#define WDOG_WINL                                WDOG_WINL_REG(WDOG_BASE_PTR)</span></div><div class="line"><a name="l14318"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga0b4ee41e96710a1c020f3eb2af43f857">14318</a></span>&#160;<span class="preprocessor">#define WDOG_REFRESH                             WDOG_REFRESH_REG(WDOG_BASE_PTR)</span></div><div class="line"><a name="l14319"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gaae3cce316f6ec53a8962eae6e10652d4">14319</a></span>&#160;<span class="preprocessor">#define WDOG_UNLOCK                              WDOG_UNLOCK_REG(WDOG_BASE_PTR)</span></div><div class="line"><a name="l14320"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gab4868d043e2cfec8f98cfb8782bd60e6">14320</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTH                             WDOG_TMROUTH_REG(WDOG_BASE_PTR)</span></div><div class="line"><a name="l14321"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#ga37ac1b7e81db9a5b20a502c970d712c2">14321</a></span>&#160;<span class="preprocessor">#define WDOG_TMROUTL                             WDOG_TMROUTL_REG(WDOG_BASE_PTR)</span></div><div class="line"><a name="l14322"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gae3600ebbeca42091142fe17f7f2eab6a">14322</a></span>&#160;<span class="preprocessor">#define WDOG_RSTCNT                              WDOG_RSTCNT_REG(WDOG_BASE_PTR)</span></div><div class="line"><a name="l14323"></a><span class="lineno"><a class="line" href="group___w_d_o_g___register___accessor___macros.html#gac927e6dd73774cbbb57d36bbe3351925">14323</a></span>&#160;<span class="preprocessor">#define WDOG_PRESC                               WDOG_PRESC_REG(WDOG_BASE_PTR)</span></div><div class="line"><a name="l14324"></a><span class="lineno">14324</span>&#160; <span class="comment">/* end of group WDOG_Register_Accessor_Macros */</span></div><div class="line"><a name="l14328"></a><span class="lineno">14328</span>&#160;</div><div class="line"><a name="l14329"></a><span class="lineno">14329</span>&#160; <span class="comment">/* end of group WDOG_Peripheral */</span></div><div class="line"><a name="l14333"></a><span class="lineno">14333</span>&#160;</div><div class="line"><a name="l14334"></a><span class="lineno">14334</span>&#160;</div><div class="line"><a name="l14335"></a><span class="lineno">14335</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l14336"></a><span class="lineno">14336</span>&#160;<span class="comment">** End of section using anonymous unions</span></div><div class="line"><a name="l14337"></a><span class="lineno">14337</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l14338"></a><span class="lineno">14338</span>&#160;</div><div class="line"><a name="l14339"></a><span class="lineno">14339</span>&#160;<span class="preprocessor">#if defined(__CWCC__)</span></div><div class="line"><a name="l14340"></a><span class="lineno">14340</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l14341"></a><span class="lineno">14341</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l14342"></a><span class="lineno">14342</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l14343"></a><span class="lineno">14343</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l14344"></a><span class="lineno">14344</span>&#160;<span class="preprocessor">  #pragma language=default</span></div><div class="line"><a name="l14345"></a><span class="lineno">14345</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l14346"></a><span class="lineno">14346</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l14347"></a><span class="lineno">14347</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l14348"></a><span class="lineno">14348</span>&#160; <span class="comment">/* end of group Peripheral_defines */</span></div><div class="line"><a name="l14352"></a><span class="lineno">14352</span>&#160;</div><div class="line"><a name="l14353"></a><span class="lineno">14353</span>&#160;</div><div class="line"><a name="l14354"></a><span class="lineno">14354</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l14355"></a><span class="lineno">14355</span>&#160;<span class="comment">   -- Backward Compatibility</span></div><div class="line"><a name="l14356"></a><span class="lineno">14356</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l14357"></a><span class="lineno">14357</span>&#160;</div><div class="line"><a name="l14363"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga330f19347b3218e6273f9b4841b5ec88">14363</a></span>&#160;<span class="preprocessor">#define FB_CSCR_EXALE_MASK                       FB_CSCR_EXTS_MASK</span></div><div class="line"><a name="l14364"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac912eb6a0ffed6c2d88c59e002632be9">14364</a></span>&#160;<span class="preprocessor">#define FB_CSCR_EXALE_SHIFT                      FB_CSCR_EXTS_SHIFT</span></div><div class="line"><a name="l14365"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga568eebd11b2b00084a94f3de4ab02c6a">14365</a></span>&#160;<span class="preprocessor">#define RTC_CCR_REG                              This_symb_has_been_deprecated</span></div><div class="line"><a name="l14366"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2af2c9c33277b23542c55ad751de1c53">14366</a></span>&#160;<span class="preprocessor">#define RTC_CCR_CONFIG_MASK                      This_symb_has_been_deprecated</span></div><div class="line"><a name="l14367"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab9af1620804e6b6f3fcd583236fe9196">14367</a></span>&#160;<span class="preprocessor">#define RTC_CCR_CONFIG_SHIFT                     This_symb_has_been_deprecated</span></div><div class="line"><a name="l14368"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gacbb11b1e90585e921482f390c741fcc7">14368</a></span>&#160;<span class="preprocessor">#define RTC_CCR_CONFIG                           This_symb_has_been_deprecated</span></div><div class="line"><a name="l14369"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4fb7d8763b4152adb0abc2add17fe3e7">14369</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CCRW_MASK                        This_symb_has_been_deprecated</span></div><div class="line"><a name="l14370"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4850a9788a57e8f73c3d588728864308">14370</a></span>&#160;<span class="preprocessor">#define RTC_WAR_CCRW_SHIFT                       This_symb_has_been_deprecated</span></div><div class="line"><a name="l14371"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4041ecda01ac6e2add01865c90abaeca">14371</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CCRR_MASK                        This_symb_has_been_deprecated</span></div><div class="line"><a name="l14372"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga9edf177783b9ab14d2174a3b74b57cdc">14372</a></span>&#160;<span class="preprocessor">#define RTC_RAR_CCRR_SHIFT                       This_symb_has_been_deprecated</span></div><div class="line"><a name="l14373"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga5aa0f9eb9a40d760e4123632e169b4b2">14373</a></span>&#160;<span class="preprocessor">#define RTC_CCR                                  This_symb_has_been_deprecated</span></div><div class="line"><a name="l14374"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gac077d5fae2458aea77fde5235b3617da">14374</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FSIZE_MASK                     This_symb_has_been_deprecated</span></div><div class="line"><a name="l14375"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3cb2d1d34119aae09272149c57502df1">14375</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FSIZE_SHIFT                    This_symb_has_been_deprecated</span></div><div class="line"><a name="l14376"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga064f157b2b27c45dbeb732abb951a31d">14376</a></span>&#160;<span class="preprocessor">#define SIM_FCFG1_FSIZE                          This_symb_has_been_deprecated</span></div><div class="line"><a name="l14377"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga99da26853d3acf8cf6ef11a09e5a7ca0">14377</a></span>&#160;<span class="preprocessor">#define I2S_CR_SSIEN_MASK                        I2S_CR_I2SEN_MASK</span></div><div class="line"><a name="l14378"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga09d49807e27ff8297133115de30fb275">14378</a></span>&#160;<span class="preprocessor">#define I2S_CR_SSIEN_SHIFT                       I2S_CR_I2SEN_SHIFT</span></div><div class="line"><a name="l14379"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaecd3639f4a53ededc6f279d8830f11ff">14379</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_VOLTSEL_MASK                 This_symb_has_been_deprecated</span></div><div class="line"><a name="l14380"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gabf43e67f74b7577c19572c627c7b9155">14380</a></span>&#160;<span class="preprocessor">#define SDHC_VENDOR_VOLTSEL_SHIFT                This_symb_has_been_deprecated</span></div><div class="line"><a name="l14381"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga57e54e2a9fff87486f5cf8d1636c2a02">14381</a></span>&#160;<span class="preprocessor">#define INT_Reserved4                            INT_Mem_Manage_Fault</span></div><div class="line"><a name="l14382"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf209d096db6b0858fc4872dc83ebae3e">14382</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CNTN_MASK                      TSI_CNTR1_CTN1_MASK</span></div><div class="line"><a name="l14383"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0e19e2d321b62d5538d9afac4da60e12">14383</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CNTN_SHIFT                     TSI_CNTR1_CTN1_SHIFT</span></div><div class="line"><a name="l14384"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0caa73e41bd823b4791e87b3fd06f4d0">14384</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CNTN(x)                        TSI_CNTR1_CTN1(x)</span></div><div class="line"><a name="l14385"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga78f08903613eb2cae1ec1610ecd7a753">14385</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CNTN1_MASK                     TSI_CNTR1_CTN_MASK</span></div><div class="line"><a name="l14386"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga0eae47baaf32aefc0f8736253c422080">14386</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CNTN1_SHIFT                    TSI_CNTR1_CTN_SHIFT</span></div><div class="line"><a name="l14387"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaee284c1d73f65ae209ccbbb22933ffa1">14387</a></span>&#160;<span class="preprocessor">#define TSI_CNTR1_CNTN1(x)                       TSI_CNTR1_CTN(x)</span></div><div class="line"><a name="l14388"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad888e951c70c9db0096d0082548a94a3">14388</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CNTN_MASK                      TSI_CNTR3_CTN1_MASK</span></div><div class="line"><a name="l14389"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa0218acbea89324b8af5644f7802ba5b">14389</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CNTN_SHIFT                     TSI_CNTR3_CTN1_SHIFT</span></div><div class="line"><a name="l14390"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga9fe4f79f13e703e7d3a4d3de31b58d24">14390</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CNTN(x)                        TSI_CNTR3_CTN1(x)</span></div><div class="line"><a name="l14391"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga19f93337e80bef020791f08390310957">14391</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CNTN1_MASK                     TSI_CNTR3_CTN_MASK</span></div><div class="line"><a name="l14392"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga542eebc240d2d3d4a6b2ba0e6b00ee31">14392</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CNTN1_SHIFT                    TSI_CNTR3_CTN_SHIFT</span></div><div class="line"><a name="l14393"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga065e047d3b2ac1f7169473945d95b1d9">14393</a></span>&#160;<span class="preprocessor">#define TSI_CNTR3_CNTN1(x)                       TSI_CNTR3_CTN(x)</span></div><div class="line"><a name="l14394"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6b0dc1f7242040a4efcc1b53dda88ba2">14394</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CNTN_MASK                      TSI_CNTR5_CTN1_MASK</span></div><div class="line"><a name="l14395"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gae472c5089432c1fe0ef4a28d0f3d0eda">14395</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CNTN_SHIFT                     TSI_CNTR5_CTN1_SHIFT</span></div><div class="line"><a name="l14396"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gacd01a1a4cd3a313fb88e62969a48a1e7">14396</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CNTN(x)                        TSI_CNTR5_CTN1(x)</span></div><div class="line"><a name="l14397"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gafb50474805b344bcf1e2331694c6a180">14397</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CNTN1_MASK                     TSI_CNTR5_CTN_MASK</span></div><div class="line"><a name="l14398"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4761dce80127c510ed68a97ff6e97064">14398</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CNTN1_SHIFT                    TSI_CNTR5_CTN_SHIFT</span></div><div class="line"><a name="l14399"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf9e0ac863678f8cc6dd506b7df5d1ecf">14399</a></span>&#160;<span class="preprocessor">#define TSI_CNTR5_CNTN1(x)                       TSI_CNTR5_CTN(x)</span></div><div class="line"><a name="l14400"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga9e85300eb5e475c8ebd381c36b5da451">14400</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CNTN_MASK                      TSI_CNTR7_CTN1_MASK</span></div><div class="line"><a name="l14401"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3be46fa64186d37f59442a85436ca544">14401</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CNTN_SHIFT                     TSI_CNTR7_CTN1_SHIFT</span></div><div class="line"><a name="l14402"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab6e7d7e2533b162f89779d3f48230816">14402</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CNTN(x)                        TSI_CNTR7_CTN1(x)</span></div><div class="line"><a name="l14403"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga00c6721bc33de4446dd92d78b1cf8931">14403</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CNTN1_MASK                     TSI_CNTR7_CTN_MASK</span></div><div class="line"><a name="l14404"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaeabebb89e6f4cba3e9cb85dcda2a2d8d">14404</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CNTN1_SHIFT                    TSI_CNTR7_CTN_SHIFT</span></div><div class="line"><a name="l14405"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gafb0808552dfe54ed7200c0bd6920e90c">14405</a></span>&#160;<span class="preprocessor">#define TSI_CNTR7_CNTN1(x)                       TSI_CNTR7_CTN(x)</span></div><div class="line"><a name="l14406"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga606767240c6f235dd70f977c5159a139">14406</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CNTN_MASK                      TSI_CNTR9_CTN1_MASK</span></div><div class="line"><a name="l14407"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaff005023621cb78239e344395b4b5925">14407</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CNTN_SHIFT                     TSI_CNTR9_CTN1_SHIFT</span></div><div class="line"><a name="l14408"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaeede23b638e9b14f8ed9af70171de056">14408</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CNTN(x)                        TSI_CNTR9_CTN1(x)</span></div><div class="line"><a name="l14409"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga4beb2ac7fbf0f1664b2369c399e900af">14409</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CNTN1_MASK                     TSI_CNTR9_CTN_MASK</span></div><div class="line"><a name="l14410"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gad507b4ce5e4919c95c6a411bf21e73e7">14410</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CNTN1_SHIFT                    TSI_CNTR9_CTN_SHIFT</span></div><div class="line"><a name="l14411"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaa72bf0f62f829400fd61c63b80dbdbda">14411</a></span>&#160;<span class="preprocessor">#define TSI_CNTR9_CNTN1(x)                       TSI_CNTR9_CTN(x)</span></div><div class="line"><a name="l14412"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab3ee5d8edde9866c09430d870ff6516a">14412</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CNTN_MASK                     TSI_CNTR11_CTN1_MASK</span></div><div class="line"><a name="l14413"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga17d09220024c6e9ec5fa0d65c0dc2d93">14413</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CNTN_SHIFT                    TSI_CNTR11_CTN1_SHIFT</span></div><div class="line"><a name="l14414"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7e4353ff70a47b0d7d54419e9b330f45">14414</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CNTN(x)                       TSI_CNTR11_CTN1(x)</span></div><div class="line"><a name="l14415"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga944fe6d1fcc4ed6010b2ea748b5f49a5">14415</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CNTN1_MASK                    TSI_CNTR11_CTN_MASK</span></div><div class="line"><a name="l14416"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga6e6a6f6cfc732480fe839a07abe8af42">14416</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CNTN1_SHIFT                   TSI_CNTR11_CTN_SHIFT</span></div><div class="line"><a name="l14417"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab8529b8d9d68f09a92b42ec47008da5d">14417</a></span>&#160;<span class="preprocessor">#define TSI_CNTR11_CNTN1(x)                      TSI_CNTR11_CTN(x)</span></div><div class="line"><a name="l14418"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga225dcc41c24002a47e623a46d5d062b8">14418</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CNTN_MASK                     TSI_CNTR13_CTN1_MASK</span></div><div class="line"><a name="l14419"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga057c043bd52f646e26b4887c50618c2c">14419</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CNTN_SHIFT                    TSI_CNTR13_CTN1_SHIFT</span></div><div class="line"><a name="l14420"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gadafa7f982d1004d45c664ef93483f952">14420</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CNTN(x)                       TSI_CNTR13_CTN1(x)</span></div><div class="line"><a name="l14421"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gaf4a380771ea66bd3fcdc13bbd45a17da">14421</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CNTN1_MASK                    TSI_CNTR13_CTN_MASK</span></div><div class="line"><a name="l14422"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gab607013034255dcfa6529c0e4e59683a">14422</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CNTN1_SHIFT                   TSI_CNTR13_CTN_SHIFT</span></div><div class="line"><a name="l14423"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga57da922713bdffae5211836cab9880d7">14423</a></span>&#160;<span class="preprocessor">#define TSI_CNTR13_CNTN1(x)                      TSI_CNTR13_CTN(x)</span></div><div class="line"><a name="l14424"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga8925dd22c3b058610ee9ab2967a9e23d">14424</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CNTN_MASK                     TSI_CNTR15_CTN1_MASK</span></div><div class="line"><a name="l14425"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga2ed1d6b4cd1037afeb6419333d6271af">14425</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CNTN_SHIFT                    TSI_CNTR15_CTN1_SHIFT</span></div><div class="line"><a name="l14426"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#gabe28e5612aa86c2c57de8160b807853c">14426</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CNTN(x)                       TSI_CNTR15_CTN1(x)</span></div><div class="line"><a name="l14427"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga3b83c839fd79b35f54a2dae8b61ca860">14427</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CNTN1_MASK                    TSI_CNTR15_CTN_MASK</span></div><div class="line"><a name="l14428"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7711904a938d2cee0fdc00fc4d486726">14428</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CNTN1_SHIFT                   TSI_CNTR15_CTN_SHIFT</span></div><div class="line"><a name="l14429"></a><span class="lineno"><a class="line" href="group___backward___compatibility___symbols.html#ga7090adc6a4a5e161ab9c05f30b5ab33c">14429</a></span>&#160;<span class="preprocessor">#define TSI_CNTR15_CNTN1(x)                      TSI_CNTR15_CTN(x)</span></div><div class="line"><a name="l14430"></a><span class="lineno">14430</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols */</span></div><div class="line"><a name="l14434"></a><span class="lineno">14434</span>&#160;</div><div class="line"><a name="l14435"></a><span class="lineno">14435</span>&#160;</div><div class="line"><a name="l14436"></a><span class="lineno">14436</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* #if !defined(MCU_MK20DZ10) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14437"></a><span class="lineno">14437</span>&#160;  <span class="comment">/* There is already included the same memory map. Check if it is the same version */</span></div><div class="line"><a name="l14438"></a><span class="lineno">14438</span>&#160;<span class="preprocessor">  #if (MCU_MEM_MAP_VERSION != 0x0101u)</span></div><div class="line"><a name="l14439"></a><span class="lineno">14439</span>&#160;<span class="preprocessor">    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))</span></div><div class="line"><a name="l14440"></a><span class="lineno">14440</span>&#160;<span class="preprocessor">      #warning There are included two different versions of memory maps. Please check possible differences.</span></div><div class="line"><a name="l14441"></a><span class="lineno">14441</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14442"></a><span class="lineno">14442</span>&#160;<span class="preprocessor">  #endif </span><span class="comment">/* (MCU_MEM_MAP_VERSION != 0x0101u) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14443"></a><span class="lineno">14443</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(MCU_MK20DZ10) */</span><span class="preprocessor"></span></div><div class="line"><a name="l14444"></a><span class="lineno">14444</span>&#160;</div><div class="line"><a name="l14445"></a><span class="lineno">14445</span>&#160;<span class="comment">/* MK20DZ10.h, eof. */</span></div><div class="ttc" id="struct_e_t_m___mem_map_html_a584ac31c6dcec464f98ceece5b76d1f6"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a584ac31c6dcec464f98ceece5b76d1f6">ETM_MemMap::IDR2</a></div><div class="ttdeci">uint32_t IDR2</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04808">MK20DZ10.h:4808</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_aa5fdf34d92821f87bbcde2dbb43a6d3c"><div class="ttname"><a href="struct_e_t_m___mem_map.html#aa5fdf34d92821f87bbcde2dbb43a6d3c">ETM_MemMap::ITATBCTR0</a></div><div class="ttdeci">uint32_t ITATBCTR0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04818">MK20DZ10.h:4818</a></div></div>
<div class="ttc" id="group___c_m_t___peripheral_html_ga9764155d28e775ee5d3200941c07f812"><div class="ttname"><a href="group___c_m_t___peripheral.html#ga9764155d28e775ee5d3200941c07f812">CMT_MemMapPtr</a></div><div class="ttdeci">struct CMT_MemMap * CMT_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da8eee96d711146e3df46960a0dd572a50"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da8eee96d711146e3df46960a0dd572a50">INT_Reserved117</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00218">MK20DZ10.h:218</a></div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html"><div class="ttname"><a href="struct_m_c_g___mem_map.html">MCG_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l07307">MK20D7.h:7307</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da740734ae0bf157c59a19d3ea05947833"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da740734ae0bf157c59a19d3ea05947833">INT_DAC1</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00199">MK20DZ10.h:199</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da4e6407605112ae58195104687b2f9cbf"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e6407605112ae58195104687b2f9cbf">INT_DMA14</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00131">MK20DZ10.h:131</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a0c4dddedd7f4d71d5bb3d67ec39e4dc1"><div class="ttname"><a href="struct_i2_s___mem_map.html#a0c4dddedd7f4d71d5bb3d67ec39e4dc1">I2S_MemMap::RCCR</a></div><div class="ttdeci">uint32_t RCCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07002">MK20DZ10.h:7002</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a51a11fd9f2d1c734621098efd2b71493"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a51a11fd9f2d1c734621098efd2b71493">ETM_MemMap::AUTHSTATUS</a></div><div class="ttdeci">uint32_t AUTHSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04827">MK20DZ10.h:4827</a></div></div>
<div class="ttc" id="group___r_f_v_b_a_t___peripheral_html_gaf818ad4cab94790b0374758504777f4f"><div class="ttname"><a href="group___r_f_v_b_a_t___peripheral.html#gaf818ad4cab94790b0374758504777f4f">RFVBAT_MemMapPtr</a></div><div class="ttdeci">struct RFVBAT_MemMap * RFVBAT_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daf1de1ddb42686ad1323fafe96c1af965"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf1de1ddb42686ad1323fafe96c1af965">INT_Read_Collision</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00136">MK20DZ10.h:136</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da62bd7029d1fb37e21ef59fd024abca27"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da62bd7029d1fb37e21ef59fd024abca27">INT_DMA9</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00126">MK20DZ10.h:126</a></div></div>
<div class="ttc" id="struct_m_c___mem_map_html_aa56e1e7f2bc106a9fc8fdba356e4e7bf"><div class="ttname"><a href="struct_m_c___mem_map.html#aa56e1e7f2bc106a9fc8fdba356e4e7bf">MC_MemMap::PMCTRL</a></div><div class="ttdeci">uint8_t PMCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07955">MK20DZ10.h:7955</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daefd5b3ac22c9d27bf0a12236715ef236"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daefd5b3ac22c9d27bf0a12236715ef236">INT_Reserved116</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00217">MK20DZ10.h:217</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a9da4a06848bfc47161b31c234eaaeb81"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a9da4a06848bfc47161b31c234eaaeb81">ETB_MemMap::ITATBCTR0</a></div><div class="ttdeci">uint32_t ITATBCTR0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04459">MK20DZ10.h:4459</a></div></div>
<div class="ttc" id="group___e_t_m___peripheral_html_ga88a18470aafe4a4922485f18a93c172d"><div class="ttname"><a href="group___e_t_m___peripheral.html#ga88a18470aafe4a4922485f18a93c172d">ETM_MemMapPtr</a></div><div class="ttdeci">struct ETM_MemMap * ETM_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daa718be6f01474617d86d5e1a2899ef16"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa718be6f01474617d86d5e1a2899ef16">INT_CAN0_Tx_Warning</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00149">MK20DZ10.h:149</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_abed27b74f9f5869a313dc62c530a8da4"><div class="ttname"><a href="struct_i2_s___mem_map.html#abed27b74f9f5869a313dc62c530a8da4">I2S_MemMap::ACCDIS</a></div><div class="ttdeci">uint32_t ACCDIS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07013">MK20DZ10.h:7013</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_ae429b2d6bbe8b448eefc4e9a19ef6435"><div class="ttname"><a href="struct_e_t_m___mem_map.html#ae429b2d6bbe8b448eefc4e9a19ef6435">ETM_MemMap::CCR</a></div><div class="ttdeci">uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04786">MK20DZ10.h:4786</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a68295218c104f78bc2b11f04c06ce55e"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a68295218c104f78bc2b11f04c06ce55e">ADC_MemMap::SC3</a></div><div class="ttdeci">uint32_t SC3</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00259">MK20D7.h:259</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da5654ef7f0e64182c645fdd5b7acfaa43"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5654ef7f0e64182c645fdd5b7acfaa43">INT_CAN0_Rx_Warning</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00150">MK20DZ10.h:150</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da04a2477a8b884912d2a47952581231f7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da04a2477a8b884912d2a47952581231f7">INT_Reserved59</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00160">MK20DZ10.h:160</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a5f35e4f64193292752424065399f520a"><div class="ttname"><a href="struct_i2_s___mem_map.html#a5f35e4f64193292752424065399f520a">I2S_MemMap::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l06997">MK20DZ10.h:6997</a></div></div>
<div class="ttc" id="struct_m_p_u___mem_map_html_a1cc318bbbdd6c24c5d1ce0df9ebc3c8a"><div class="ttname"><a href="struct_m_p_u___mem_map.html#a1cc318bbbdd6c24c5d1ce0df9ebc3c8a">MPU_MemMap::CESR</a></div><div class="ttdeci">uint32_t CESR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l08407">MK20DZ10.h:8407</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad74d390c6c95a6152086ed83c4d629e1">INT_PendableSrvReq</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00115">MK20DZ10.h:115</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da5cfaa7f05f7e0a6192b0c255ec58ea2b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5cfaa7f05f7e0a6192b0c255ec58ea2b">INT_Reserved108</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00209">MK20DZ10.h:209</a></div></div>
<div class="ttc" id="struct_m_c_g___mem_map_html_a5b3c88c7546109af0786b2639f80f6c4"><div class="ttname"><a href="struct_m_c_g___mem_map.html#a5b3c88c7546109af0786b2639f80f6c4">MCG_MemMap::ATC</a></div><div class="ttdeci">uint8_t ATC</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l08084">MK20DZ10.h:8084</a></div></div>
<div class="ttc" id="group___l_p_t_m_r___peripheral_html_ga765226e2eeb35160c12820d4a2541320"><div class="ttname"><a href="group___l_p_t_m_r___peripheral.html#ga765226e2eeb35160c12820d4a2541320">LPTMR_MemMapPtr</a></div><div class="ttdeci">struct LPTMR_MemMap * LPTMR_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dac6f3c6fd1fbed8abd490e6fe2a70475e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac6f3c6fd1fbed8abd490e6fe2a70475e">INT_UART1_ERR</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00165">MK20DZ10.h:165</a></div></div>
<div class="ttc" id="group___e_t_b___peripheral_html_ga8b44c770780865d622e8799d88981d9e"><div class="ttname"><a href="group___e_t_b___peripheral.html#ga8b44c770780865d622e8799d88981d9e">ETB_MemMapPtr</a></div><div class="ttdeci">struct ETB_MemMap * ETB_MemMapPtr</div></div>
<div class="ttc" id="group___n_v___peripheral_html_ga9aac431b01e6b976f2f4e32409ab725f"><div class="ttname"><a href="group___n_v___peripheral.html#ga9aac431b01e6b976f2f4e32409ab725f">NV_MemMapPtr</a></div><div class="ttdeci">struct NV_MemMap * NV_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_aa83f53db92961a712ee31a8b810f0fad"><div class="ttname"><a href="struct_e_t_m___mem_map.html#aa83f53db92961a712ee31a8b810f0fad">ETM_MemMap::CNTRLDVR1</a></div><div class="ttdeci">uint32_t CNTRLDVR1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04796">MK20DZ10.h:4796</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a43bc7f48732725721d1af673497aeb3b"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a43bc7f48732725721d1af673497aeb3b">ETM_MemMap::PIDR3</a></div><div class="ttdeci">uint32_t PIDR3</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04837">MK20DZ10.h:4837</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a8c1eb45065f5eb8878fc02701f2a6750"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a8c1eb45065f5eb8878fc02701f2a6750">SDHC_MemMap::WML</a></div><div class="ttdeci">uint32_t WML</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10709">MK20DZ10.h:10709</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daa8efc63b005ab6816e2b5457fa42244d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa8efc63b005ab6816e2b5457fa42244d">INT_DMA_Error</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00133">MK20DZ10.h:133</a></div></div>
<div class="ttc" id="struct_m_c___mem_map_html_a30d9c6061830ab2b5eb71ce3a31e0f33"><div class="ttname"><a href="struct_m_c___mem_map.html#a30d9c6061830ab2b5eb71ce3a31e0f33">MC_MemMap::SRSL</a></div><div class="ttdeci">uint8_t SRSL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07953">MK20DZ10.h:7953</a></div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_adfc2ce9910687ae02d33cb7a1584a919"><div class="ttname"><a href="struct_m_c_m___mem_map.html#adfc2ce9910687ae02d33cb7a1584a919">MCM_MemMap::ETBCNT</a></div><div class="ttdeci">uint32_t ETBCNT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l08276">MK20DZ10.h:8276</a></div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html"><div class="ttname"><a href="struct_m_c_m___mem_map.html">MCM_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l07527">MK20D7.h:7527</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da54dba6997296e060b2cc000ab8e00a19"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da54dba6997296e060b2cc000ab8e00a19">INT_UART2_ERR</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00167">MK20DZ10.h:167</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a891b26a3c18779f393b9f699f42c9916"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a891b26a3c18779f393b9f699f42c9916">ETB_MemMap::RRP</a></div><div class="ttdeci">uint32_t RRP</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04444">MK20DZ10.h:4444</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a1aa86b0508318a9bd7dbb39e9c69abba"><div class="ttname"><a href="struct_i2_s___mem_map.html#a1aa86b0508318a9bd7dbb39e9c69abba">I2S_MemMap::ATAG</a></div><div class="ttdeci">uint32_t ATAG</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07008">MK20DZ10.h:7008</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da76b81de9b37ba4741def01fde97047b2"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da76b81de9b37ba4741def01fde97047b2">INT_DebugMonitor</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00113">MK20DZ10.h:113</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2922a0e05058dcaf866072bdc50994d3">INT_LVD_LVW</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00137">MK20DZ10.h:137</a></div></div>
<div class="ttc" id="group___f_t_m___peripheral_html_gaafa7875c9deb2b3afe4aa22ce6a99d39"><div class="ttname"><a href="group___f_t_m___peripheral.html#gaafa7875c9deb2b3afe4aa22ce6a99d39">FTM_MemMapPtr</a></div><div class="ttdeci">struct FTM_MemMap * FTM_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a7c8b85bd88e8e639a4a75216ab918c88"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a7c8b85bd88e8e639a4a75216ab918c88">ETB_MemMap::DEVTYPE</a></div><div class="ttdeci">uint32_t DEVTYPE</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04471">MK20DZ10.h:4471</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a01935d66d22a870449dfbcae7f735fd8"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a01935d66d22a870449dfbcae7f735fd8">ETM_MemMap::ITCTRL</a></div><div class="ttdeci">uint32_t ITCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04820">MK20DZ10.h:4820</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daee06714cdfa6d745e98ba550d517e6c9"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daee06714cdfa6d745e98ba550d517e6c9">INT_UART4_RX_TX</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00170">MK20DZ10.h:170</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a15ffb02eb23af7c4ee5a13922f3f5d37"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a15ffb02eb23af7c4ee5a13922f3f5d37">ETB_MemMap::ITTRFLIN</a></div><div class="ttdeci">uint32_t ITTRFLIN</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04455">MK20DZ10.h:4455</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da1cd1278a1228817c6b250550ff762a68"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1cd1278a1228817c6b250550ff762a68">INT_FTM2</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00181">MK20DZ10.h:181</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a29cf14afb49d11bc1c1ab4df4b9b23f5"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a29cf14afb49d11bc1c1ab4df4b9b23f5">ETB_MemMap::PIDR2</a></div><div class="ttdeci">uint32_t PIDR2</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04478">MK20DZ10.h:4478</a></div></div>
<div class="ttc" id="group___c_m_p___peripheral_html_ga6f5d370df3839e41b771c2d0b89cbb83"><div class="ttname"><a href="group___c_m_p___peripheral.html#ga6f5d370df3839e41b771c2d0b89cbb83">CMP_MemMapPtr</a></div><div class="ttdeci">struct CMP_MemMap * CMP_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_afe2e7e50c2713a52cce9a89e6dcb0e1c"><div class="ttname"><a href="struct_e_t_b___mem_map.html#afe2e7e50c2713a52cce9a89e6dcb0e1c">ETB_MemMap::PIDR7</a></div><div class="ttdeci">uint32_t PIDR7</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04475">MK20DZ10.h:4475</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da2dfc6f767fd7afd2ebc0af9d46010763"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2dfc6f767fd7afd2ebc0af9d46010763">INT_Reserved91</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00192">MK20DZ10.h:192</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da850301ff44d77bfa063122179da176cd"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da850301ff44d77bfa063122179da176cd">INT_Reserved102</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00203">MK20DZ10.h:203</a></div></div>
<div class="ttc" id="struct_m_c___mem_map_html_afcccae19489d29a8edafec4f949b33d2"><div class="ttname"><a href="struct_m_c___mem_map.html#afcccae19489d29a8edafec4f949b33d2">MC_MemMap::SRSH</a></div><div class="ttdeci">uint8_t SRSH</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07952">MK20DZ10.h:7952</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a270d960dd4107f020db1f9bf7ef845df"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a270d960dd4107f020db1f9bf7ef845df">ETB_MemMap::RRD</a></div><div class="ttdeci">uint32_t RRD</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04443">MK20DZ10.h:4443</a></div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_ae4d8c3979038482e324840c3bfa856d7"><div class="ttname"><a href="struct_m_c_m___mem_map.html#ae4d8c3979038482e324840c3bfa856d7">MCM_MemMap::ETBRL</a></div><div class="ttdeci">uint32_t ETBRL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l08275">MK20DZ10.h:8275</a></div></div>
<div class="ttc" id="group___p_o_r_t___peripheral_html_ga0e26bafb7c17808f90278627bcbcaf8c"><div class="ttname"><a href="group___p_o_r_t___peripheral.html#ga0e26bafb7c17808f90278627bcbcaf8c">PORT_MemMapPtr</a></div><div class="ttdeci">struct PORT_MemMap * PORT_MemMapPtr</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a2794a4dac3b6ec18535eeae7c7e2d4e3"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a2794a4dac3b6ec18535eeae7c7e2d4e3">ADC_MemMap::CLM2</a></div><div class="ttdeci">uint32_t CLM2</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00275">MK20D7.h:275</a></div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_a2d99ca168bd0840c724da29daca2c355"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a2d99ca168bd0840c724da29daca2c355">MCM_MemMap::ETBCC</a></div><div class="ttdeci">uint32_t ETBCC</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l08274">MK20DZ10.h:8274</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da36315a29a137b8d8aed744f62f3548e3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da36315a29a137b8d8aed744f62f3548e3">INT_PIT1</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00186">MK20DZ10.h:186</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_add3530fe9767f7ef0f6401c049cd0d6f"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#add3530fe9767f7ef0f6401c049cd0d6f">SDHC_MemMap::ADSADDR</a></div><div class="ttdeci">uint32_t ADSADDR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10713">MK20DZ10.h:10713</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dabbf48175ee926eb0c03a51935a5e7c1a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabbf48175ee926eb0c03a51935a5e7c1a">INT_CAN1_Rx_Warning</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00158">MK20DZ10.h:158</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a86a9b1a2c070dbd2726e755884425de5"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a86a9b1a2c070dbd2726e755884425de5">ETM_MemMap::IDR</a></div><div class="ttdeci">uint32_t IDR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04799">MK20DZ10.h:4799</a></div></div>
<div class="ttc" id="struct_m_p_u___mem_map_html_af28c58a8a9b1388f572207a9fcb3cad6"><div class="ttname"><a href="struct_m_p_u___mem_map.html#af28c58a8a9b1388f572207a9fcb3cad6">MPU_MemMap::EAR</a></div><div class="ttdeci">uint32_t EAR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l08410">MK20DZ10.h:8410</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a44fa135beae1216f33813266c1cdd08b"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a44fa135beae1216f33813266c1cdd08b">ETB_MemMap::RWD</a></div><div class="ttdeci">uint32_t RWD</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04448">MK20DZ10.h:4448</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_abc897f6c82134908fb148e9283399e7c"><div class="ttname"><a href="struct_e_t_m___mem_map.html#abc897f6c82134908fb148e9283399e7c">ETM_MemMap::PIDR5</a></div><div class="ttdeci">uint32_t PIDR5</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04831">MK20DZ10.h:4831</a></div></div>
<div class="ttc" id="_p_e___types_8h_html_a1f1825b69244eb3ad2c7165ddc99c956"><div class="ttname"><a href="_p_e___types_8h.html#a1f1825b69244eb3ad2c7165ddc99c956">uint16_t</a></div><div class="ttdeci">unsigned int uint16_t</div><div class="ttdef"><b>Definition:</b> <a href="_p_e___types_8h_source.html#l00057">PE_Types.h:57</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a6a098ed78e71b25e706ddcc64960aae7"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a6a098ed78e71b25e706ddcc64960aae7">SDHC_MemMap::FEVT</a></div><div class="ttdeci">uint32_t FEVT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10711">MK20DZ10.h:10711</a></div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html_a2e515588d62f40e0b2950b266b739ffd"><div class="ttname"><a href="struct_t_s_i___mem_map.html#a2e515588d62f40e0b2950b266b739ffd">TSI_MemMap::STATUS</a></div><div class="ttdeci">uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l12598">MK20DZ10.h:12598</a></div></div>
<div class="ttc" id="group___i2_c___peripheral_html_ga9902bc02a12982d0c37ec011b4dd89f0"><div class="ttname"><a href="group___i2_c___peripheral.html#ga9902bc02a12982d0c37ec011b4dd89f0">I2C_MemMapPtr</a></div><div class="ttdeci">struct I2C_MemMap * I2C_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da9c073c2aa6112c4d99171ea097fef028"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da9c073c2aa6112c4d99171ea097fef028">INT_Reserved39</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00140">MK20DZ10.h:140</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da12ba6f449962122563f07140e7d4db47">INT_Reserved13</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00114">MK20DZ10.h:114</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa4162d8752ffcf07bd0b1197f8c68f44">INT_RTC</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00183">MK20DZ10.h:183</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da24d5806f2d86f59d10f28ed99de3ab38"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da24d5806f2d86f59d10f28ed99de3ab38">INT_FTFL</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00135">MK20DZ10.h:135</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daf3c6eb39758cc9214d044209ad7c023c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daf3c6eb39758cc9214d044209ad7c023c">INT_LLW</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00138">MK20DZ10.h:138</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a7e03dd9e31abcfe824f7b81b3cd4207f"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a7e03dd9e31abcfe824f7b81b3cd4207f">ETM_MemMap::CLAIMCLR</a></div><div class="ttdeci">uint32_t CLAIMCLR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04823">MK20DZ10.h:4823</a></div></div>
<div class="ttc" id="struct_l_p_t_m_r___mem_map_html"><div class="ttname"><a href="struct_l_p_t_m_r___mem_map.html">LPTMR_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l07190">MK20D7.h:7190</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a9476d32b856cd1933128dc4206a751d1"><div class="ttname"><a href="struct_i2_s___mem_map.html#a9476d32b856cd1933128dc4206a751d1">I2S_MemMap::TX1</a></div><div class="ttdeci">uint32_t TX1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l06993">MK20DZ10.h:6993</a></div></div>
<div class="ttc" id="group___r_t_c___peripheral_html_gac92da66fe1171e5751505df29917b152"><div class="ttname"><a href="group___r_t_c___peripheral.html#gac92da66fe1171e5751505df29917b152">RTC_MemMapPtr</a></div><div class="ttdeci">struct RTC_MemMap * RTC_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a12988dd241cd1b4936f513afcd6fa803"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a12988dd241cd1b4936f513afcd6fa803">ETB_MemMap::CTL</a></div><div class="ttdeci">uint32_t CTL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04447">MK20DZ10.h:4447</a></div></div>
<div class="ttc" id="group___v_r_e_f___peripheral_html_ga0730b01086e1d40975ad4e6c1d101b7c"><div class="ttname"><a href="group___v_r_e_f___peripheral.html#ga0730b01086e1d40975ad4e6c1d101b7c">VREF_MemMapPtr</a></div><div class="ttdeci">struct VREF_MemMap * VREF_MemMapPtr</div></div>
<div class="ttc" id="_p_e___types_8h_html_a33594304e786b158f3fb30289278f5af"><div class="ttname"><a href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a></div><div class="ttdeci">unsigned long int uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="_p_e___types_8h_source.html#l00060">PE_Types.h:60</a></div></div>
<div class="ttc" id="struct_a_x_b_s___mem_map_html"><div class="ttname"><a href="struct_a_x_b_s___mem_map.html">AXBS_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l01544">MK20D7.h:1544</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a410e895c96250842d992c62e914062ab"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a410e895c96250842d992c62e914062ab">ETM_MemMap::CLAIMSET</a></div><div class="ttdeci">uint32_t CLAIMSET</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04822">MK20DZ10.h:4822</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_abc79da95babee680c540cbbc4cfa35fe"><div class="ttname"><a href="struct_e_t_m___mem_map.html#abc79da95babee680c540cbbc4cfa35fe">ETM_MemMap::CIDR1</a></div><div class="ttdeci">uint32_t CIDR1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04839">MK20DZ10.h:4839</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a21304c0be7e04790f0c022f40d2ef1aa"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a21304c0be7e04790f0c022f40d2ef1aa">ETM_MemMap::SCR</a></div><div class="ttdeci">uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04790">MK20DZ10.h:4790</a></div></div>
<div class="ttc" id="struct_r_t_c___mem_map_html"><div class="ttname"><a href="struct_r_t_c___mem_map.html">RTC_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l09606">MK20D7.h:9606</a></div></div>
<div class="ttc" id="struct_m_c___mem_map_html"><div class="ttname"><a href="struct_m_c___mem_map.html">MC_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07951">MK20DZ10.h:7951</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da69f4bda0deedc78068b4cddf10f1915f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69f4bda0deedc78068b4cddf10f1915f">INT_CAN1_Error</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00156">MK20DZ10.h:156</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da70fcc1af46a5ebf920a8367ed73a114c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da70fcc1af46a5ebf920a8367ed73a114c">INT_CAN1_ORed_Message_buffer</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00154">MK20DZ10.h:154</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_ad50208a539be49c2689ceae20ad53af4"><div class="ttname"><a href="struct_e_t_m___mem_map.html#ad50208a539be49c2689ceae20ad53af4">ETM_MemMap::PIDR7</a></div><div class="ttdeci">uint32_t PIDR7</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04833">MK20DZ10.h:4833</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a21516e4f38134a06a1f1dc718676e72e"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a21516e4f38134a06a1f1dc718676e72e">SDHC_MemMap::IRQSIGEN</a></div><div class="ttdeci">uint32_t IRQSIGEN</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10706">MK20DZ10.h:10706</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dae2930b6e2f30ef1dbdaf9a3a39d0c9a3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae2930b6e2f30ef1dbdaf9a3a39d0c9a3">INT_DMA13</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00130">MK20DZ10.h:130</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dacb91d473f29c446dc92b3f6f9a374c92"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dacb91d473f29c446dc92b3f6f9a374c92">INT_ADC1</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00175">MK20DZ10.h:175</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_acf6745fccc765451358e179f7131e645"><div class="ttname"><a href="struct_a_d_c___mem_map.html#acf6745fccc765451358e179f7131e645">ADC_MemMap::CV2</a></div><div class="ttdeci">uint32_t CV2</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00257">MK20D7.h:257</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a1c81ec607745d66dd95bf23d9b03d816"><div class="ttname"><a href="struct_i2_s___mem_map.html#a1c81ec607745d66dd95bf23d9b03d816">I2S_MemMap::TMSK</a></div><div class="ttdeci">uint32_t TMSK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07009">MK20DZ10.h:7009</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daef05953f9dc13f3f824aa27cf401b23a">INT_Reserved10</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00111">MK20DZ10.h:111</a></div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_a7e427ba6d40677a375476077fd051b04"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a7e427ba6d40677a375476077fd051b04">MCM_MemMap::SRAMAP</a></div><div class="ttdeci">uint32_t SRAMAP</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l08272">MK20DZ10.h:8272</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga4aa2a4ab86ce00c23035e5cee2e7fc7e"><div class="ttname"><a href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e">DAC</a></div><div class="ttdeci">#define DAC</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01404">stm32f10x.h:1404</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da973a9c0003811dd1b306d5757e1debce"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da973a9c0003811dd1b306d5757e1debce">INT_Reserved51</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00152">MK20DZ10.h:152</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da52f3908f99d721dd11295c819120057e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da52f3908f99d721dd11295c819120057e">INT_I2S0</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00196">MK20DZ10.h:196</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a608af25e75d3f8e98b484e53c286aaed"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a608af25e75d3f8e98b484e53c286aaed">ETB_MemMap::PIDR1</a></div><div class="ttdeci">uint32_t PIDR1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04477">MK20DZ10.h:4477</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da660325666cf3ee1715e40e6f58043d38"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da660325666cf3ee1715e40e6f58043d38">INT_Bus_Fault</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00106">MK20DZ10.h:106</a></div></div>
<div class="ttc" id="struct_d_m_a___mem_map_html"><div class="ttname"><a href="struct_d_m_a___mem_map.html">DMA_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l03012">MK20D7.h:3012</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da931869901bde763adf9e822b4c2e01c2"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da931869901bde763adf9e822b4c2e01c2">INT_USBDCD</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00191">MK20DZ10.h:191</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_ad0cb5c4547908b9fc980737545a49824"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#ad0cb5c4547908b9fc980737545a49824">SDHC_MemMap::PRSSTAT</a></div><div class="ttdeci">uint32_t PRSSTAT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10701">MK20DZ10.h:10701</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da92fc45ac2a27fa3b2da3494a629ae70d">INT_Initial_Stack_Pointer</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00101">MK20DZ10.h:101</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_ad30bdaff018bc7d3b586ce0ca41dfd9b"><div class="ttname"><a href="struct_e_t_m___mem_map.html#ad30bdaff018bc7d3b586ce0ca41dfd9b">ETM_MemMap::TSEVR</a></div><div class="ttdeci">uint32_t TSEVR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04804">MK20DZ10.h:4804</a></div></div>
<div class="ttc" id="group___m_p_u___peripheral_html_gac3cd3449552560380e80c90b2207d18b"><div class="ttname"><a href="group___m_p_u___peripheral.html#gac3cd3449552560380e80c90b2207d18b">MPU_MemMapPtr</a></div><div class="ttdeci">struct MPU_MemMap * MPU_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_ab0288cb0941aa3a494bc261eef1144f7"><div class="ttname"><a href="struct_e_t_m___mem_map.html#ab0288cb0941aa3a494bc261eef1144f7">ETM_MemMap::ITMISCIN</a></div><div class="ttdeci">uint32_t ITMISCIN</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04812">MK20DZ10.h:4812</a></div></div>
<div class="ttc" id="struct_e_t_f___mem_map_html"><div class="ttname"><a href="struct_e_t_f___mem_map.html">ETF_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l04252">MK20D7.h:4252</a></div></div>
<div class="ttc" id="struct_p_d_b___mem_map_html"><div class="ttname"><a href="struct_p_d_b___mem_map.html">PDB_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l08481">MK20D7.h:8481</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html">SDHC_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10694">MK20DZ10.h:10694</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da86be76d03acb45ff969236b042796eae"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86be76d03acb45ff969236b042796eae">INT_PDB0</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00189">MK20DZ10.h:189</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a1c10bbda4ba1bbe562b76e90bcb1bc61"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a1c10bbda4ba1bbe562b76e90bcb1bc61">ETB_MemMap::RDP</a></div><div class="ttdeci">uint32_t RDP</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04440">MK20DZ10.h:4440</a></div></div>
<div class="ttc" id="group___d_m_a_m_u_x___peripheral_html_ga736ab5b1ed284b3b4fdb63010a576777"><div class="ttname"><a href="group___d_m_a_m_u_x___peripheral.html#ga736ab5b1ed284b3b4fdb63010a576777">DMAMUX_MemMapPtr</a></div><div class="ttdeci">struct DMAMUX_MemMap * DMAMUX_MemMapPtr</div></div>
<div class="ttc" id="struct_r_f_s_y_s___mem_map_html"><div class="ttname"><a href="struct_r_f_s_y_s___mem_map.html">RFSYS_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l09410">MK20D7.h:9410</a></div></div>
<div class="ttc" id="struct_a_i_p_s___mem_map_html"><div class="ttname"><a href="struct_a_i_p_s___mem_map.html">AIPS_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00590">MK20D7.h:590</a></div></div>
<div class="ttc" id="struct_o_s_c___mem_map_html"><div class="ttname"><a href="struct_o_s_c___mem_map.html">OSC_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l08393">MK20D7.h:8393</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ad7caff2bf5e2dfb2159d174af24dc693"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ad7caff2bf5e2dfb2159d174af24dc693">ADC_MemMap::SC2</a></div><div class="ttdeci">uint32_t SC2</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00258">MK20D7.h:258</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a432bb135855124848d9d885a4f31d88f"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a432bb135855124848d9d885a4f31d88f">SDHC_MemMap::PROCTL</a></div><div class="ttdeci">uint32_t PROCTL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10702">MK20DZ10.h:10702</a></div></div>
<div class="ttc" id="struct_d_w_t___mem_map_html"><div class="ttname"><a href="struct_d_w_t___mem_map.html">DWT_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l04093">MK20D7.h:4093</a></div></div>
<div class="ttc" id="group___a_i_p_s___peripheral_html_ga6a37456f1049f1d08787b6ffe1c8a9b3"><div class="ttname"><a href="group___a_i_p_s___peripheral.html#ga6a37456f1049f1d08787b6ffe1c8a9b3">AIPS_MemMapPtr</a></div><div class="ttdeci">struct AIPS_MemMap * AIPS_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_afc0480cceefc94fc8b2e730bb04cfd4f"><div class="ttname"><a href="struct_e_t_b___mem_map.html#afc0480cceefc94fc8b2e730bb04cfd4f">ETB_MemMap::CIDR1</a></div><div class="ttdeci">uint32_t CIDR1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04481">MK20DZ10.h:4481</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a624306ff04a5ff80059afce5d4e8cf3e"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a624306ff04a5ff80059afce5d4e8cf3e">SDHC_MemMap::MMCBOOT</a></div><div class="ttdeci">uint32_t MMCBOOT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10716">MK20DZ10.h:10716</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_ae3204e728de4488f0b3569d1ebac78ae"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#ae3204e728de4488f0b3569d1ebac78ae">SDHC_MemMap::SYSCTL</a></div><div class="ttdeci">uint32_t SYSCTL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10703">MK20DZ10.h:10703</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_ac2904f8a9c14b9bc63b82fddb4595962"><div class="ttname"><a href="struct_e_t_m___mem_map.html#ac2904f8a9c14b9bc63b82fddb4595962">ETM_MemMap::ITATBCTR2</a></div><div class="ttdeci">uint32_t ITATBCTR2</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04816">MK20DZ10.h:4816</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da3ed02973df7310e008e8f440637ce6e4">INT_Reserved9</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00110">MK20DZ10.h:110</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da481831d431f329cabbe9a4cb551607cb"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da481831d431f329cabbe9a4cb551607cb">INT_Reserved118</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00219">MK20DZ10.h:219</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadb677e349d8787fa6f1a93805991fb09"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb677e349d8787fa6f1a93805991fb09">INT_DMA15</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00132">MK20DZ10.h:132</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadb5e21849670e01ffd73b19b5b8f31f3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadb5e21849670e01ffd73b19b5b8f31f3">INT_CAN1_Tx_Warning</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00157">MK20DZ10.h:157</a></div></div>
<div class="ttc" id="struct_n_v_i_c___mem_map_html"><div class="ttname"><a href="struct_n_v_i_c___mem_map.html">NVIC_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l07822">MK20D7.h:7822</a></div></div>
<div class="ttc" id="struct_n_v___mem_map_html"><div class="ttname"><a href="struct_n_v___mem_map.html">NV_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l07628">MK20D7.h:7628</a></div></div>
<div class="ttc" id="struct_m_c___mem_map_html_a757aa627fdb6c7a5b724ddf9ca47afdb"><div class="ttname"><a href="struct_m_c___mem_map.html#a757aa627fdb6c7a5b724ddf9ca47afdb">MC_MemMap::PMPROT</a></div><div class="ttdeci">uint8_t PMPROT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07954">MK20DZ10.h:7954</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadc7e6f7d77d02602bad47b433d84ac1c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc7e6f7d77d02602bad47b433d84ac1c">INT_CMP1</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00177">MK20DZ10.h:177</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a5ee81b650eb5614f457473769ea8fb89"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a5ee81b650eb5614f457473769ea8fb89">ETM_MemMap::PIDR4</a></div><div class="ttdeci">uint32_t PIDR4</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04830">MK20DZ10.h:4830</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_ac3938ee338b7499c8b1cebed71604299"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#ac3938ee338b7499c8b1cebed71604299">SDHC_MemMap::VENDOR</a></div><div class="ttdeci">uint32_t VENDOR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10715">MK20DZ10.h:10715</a></div></div>
<div class="ttc" id="group___u_a_r_t___peripheral_html_ga306cf44b593fadbb29a065f42e3f68f0"><div class="ttname"><a href="group___u_a_r_t___peripheral.html#ga306cf44b593fadbb29a065f42e3f68f0">UART_MemMapPtr</a></div><div class="ttdeci">struct UART_MemMap * UART_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a92be1954eec6c20cefd3f7a2ea2fc2b7"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a92be1954eec6c20cefd3f7a2ea2fc2b7">ETB_MemMap::LSR</a></div><div class="ttdeci">uint32_t LSR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04467">MK20DZ10.h:4467</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da606f11e6168d731627c64643bc513fea"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da606f11e6168d731627c64643bc513fea">INT_DMA3</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00120">MK20DZ10.h:120</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a80b6d342085b83ee0a5ede7f9651bd59"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a80b6d342085b83ee0a5ede7f9651bd59">ETB_MemMap::FFCR</a></div><div class="ttdeci">uint32_t FFCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04451">MK20DZ10.h:4451</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da1aa903e98ca1495852c2910da20d4553"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1aa903e98ca1495852c2910da20d4553">INT_Reserved109</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00210">MK20DZ10.h:210</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_acdc0e8395d63098ffbbaa63cc05ceb7e"><div class="ttname"><a href="struct_e_t_b___mem_map.html#acdc0e8395d63098ffbbaa63cc05ceb7e">ETB_MemMap::ITMISCOP0</a></div><div class="ttdeci">uint32_t ITMISCOP0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04453">MK20DZ10.h:4453</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8abd2dd586669fbefe364b1175db9e6">INT_CMP0</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00176">MK20DZ10.h:176</a></div></div>
<div class="ttc" id="struct_p_o_r_t___mem_map_html"><div class="ttname"><a href="struct_p_o_r_t___mem_map.html">PORT_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l08931">MK20D7.h:8931</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html"><div class="ttname"><a href="struct_i2_s___mem_map.html">I2S_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l06363">MK20D7.h:6363</a></div></div>
<div class="ttc" id="struct_u_s_b_d_c_d___mem_map_html"><div class="ttname"><a href="struct_u_s_b_d_c_d___mem_map.html">USBDCD_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12501">MK20D7.h:12501</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a0cb75f3c7b540c1f7745a67001822749"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a0cb75f3c7b540c1f7745a67001822749">ETB_MemMap::CLAIMCLR</a></div><div class="ttdeci">uint32_t CLAIMCLR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04464">MK20DZ10.h:4464</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da68f62d487beb3484a0df96f3debd80e4"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da68f62d487beb3484a0df96f3debd80e4">INT_UART0_RX_TX</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00162">MK20DZ10.h:162</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daa74e03841c82de001200437b6c56897f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa74e03841c82de001200437b6c56897f">INT_Reserved114</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00215">MK20DZ10.h:215</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da008ffcd341b9f8d05f3ac50759587ada"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da008ffcd341b9f8d05f3ac50759587ada">INT_Reserved92</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00193">MK20DZ10.h:193</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da45d5a8be34583dd7a88e51e9e5a150e1"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da45d5a8be34583dd7a88e51e9e5a150e1">INT_DMA6</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00123">MK20DZ10.h:123</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86db15b96915e88b49e7aaed6bacac59">INT_TSI0</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00200">MK20DZ10.h:200</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da09b54c5f97b5d518004f7be36de5eee1"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da09b54c5f97b5d518004f7be36de5eee1">INT_UART4_ERR</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00171">MK20DZ10.h:171</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadca977f9de604fefac20905d8b0353a8"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadca977f9de604fefac20905d8b0353a8">INT_FTM0</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00179">MK20DZ10.h:179</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dafd52e1cb05a4e60ee247bb92c5f9596d">INT_SysTick</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00116">MK20DZ10.h:116</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a74b8ea7db5c12a06f19e8054bba5c2b3"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a74b8ea7db5c12a06f19e8054bba5c2b3">SDHC_MemMap::CMDARG</a></div><div class="ttdeci">uint32_t CMDARG</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10697">MK20DZ10.h:10697</a></div></div>
<div class="ttc" id="struct_a_x_b_s___mem_map_html_aa612f4c47ff1bbd854bacda326b25aea"><div class="ttname"><a href="struct_a_x_b_s___mem_map.html#aa612f4c47ff1bbd854bacda326b25aea">AXBS_MemMap::MGPCR4</a></div><div class="ttdeci">uint32_t MGPCR4</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l01580">MK20DZ10.h:1580</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadd26a45163ca4737e385aa8aa926a5cc"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadd26a45163ca4737e385aa8aa926a5cc">INT_LPTimer</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00202">MK20DZ10.h:202</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da823260ec643a195b957b0dc9ddf45705"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da823260ec643a195b957b0dc9ddf45705">INT_PORTC</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00206">MK20DZ10.h:206</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a81f0d20c0c8efb46c6c06bcc30c5947e"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a81f0d20c0c8efb46c6c06bcc30c5947e">ETM_MemMap::TESSEICR</a></div><div class="ttdeci">uint32_t TESSEICR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04802">MK20DZ10.h:4802</a></div></div>
<div class="ttc" id="group___g_p_i_o___peripheral_html_ga31c1eddda45aa085f51142987e05ada5"><div class="ttname"><a href="group___g_p_i_o___peripheral.html#ga31c1eddda45aa085f51142987e05ada5">GPIO_MemMapPtr</a></div><div class="ttdeci">struct GPIO_MemMap * GPIO_MemMapPtr</div></div>
<div class="ttc" id="group___e_w_m___peripheral_html_ga1de35bc04fc7fa4929507210147339a6"><div class="ttname"><a href="group___e_w_m___peripheral.html#ga1de35bc04fc7fa4929507210147339a6">EWM_MemMapPtr</a></div><div class="ttdeci">struct EWM_MemMap * EWM_MemMapPtr</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a6bc70391d95768a1b757bf17731f5f97"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a6bc70391d95768a1b757bf17731f5f97">SDHC_MemMap::IRQSTATEN</a></div><div class="ttdeci">uint32_t IRQSTATEN</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10705">MK20DZ10.h:10705</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da10a3678f7c931be2c0604e800bc36bec"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10a3678f7c931be2c0604e800bc36bec">INT_PIT3</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00188">MK20DZ10.h:188</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a1073427a5d49856222f104cfccad7dc9"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a1073427a5d49856222f104cfccad7dc9">ETM_MemMap::CR</a></div><div class="ttdeci">uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04785">MK20DZ10.h:4785</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a66200d6c7f38f46b49f1891862928e26"><div class="ttname"><a href="struct_i2_s___mem_map.html#a66200d6c7f38f46b49f1891862928e26">I2S_MemMap::RMSK</a></div><div class="ttdeci">uint32_t RMSK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07010">MK20DZ10.h:7010</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daec90b420c5bf9b50edb40696f7320205"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daec90b420c5bf9b50edb40696f7320205">INT_SDHC</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00197">MK20DZ10.h:197</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_af2f4b9c2591e22c26c35cf21bf023f32"><div class="ttname"><a href="struct_e_t_b___mem_map.html#af2f4b9c2591e22c26c35cf21bf023f32">ETB_MemMap::ITATBCTR1</a></div><div class="ttdeci">uint32_t ITATBCTR1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04458">MK20DZ10.h:4458</a></div></div>
<div class="ttc" id="struct_f_m_c___mem_map_html"><div class="ttname"><a href="struct_f_m_c___mem_map.html">FMC_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l04680">MK20D7.h:4680</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da4558645eea3464bb0be4a2ba1cd69dbf"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4558645eea3464bb0be4a2ba1cd69dbf">INT_Reserved94</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00195">MK20DZ10.h:195</a></div></div>
<div class="ttc" id="struct_s_p_i___mem_map_html"><div class="ttname"><a href="struct_s_p_i___mem_map.html">SPI_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10640">MK20D7.h:10640</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_accf3cc2723054bbe32bb641e670d19e3"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#accf3cc2723054bbe32bb641e670d19e3">SDHC_MemMap::IRQSTAT</a></div><div class="ttdeci">uint32_t IRQSTAT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10704">MK20DZ10.h:10704</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_af91fa67ecfbfa6eb2d20588bbf32215b"><div class="ttname"><a href="struct_e_t_m___mem_map.html#af91fa67ecfbfa6eb2d20588bbf32215b">ETM_MemMap::SR</a></div><div class="ttdeci">uint32_t SR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04789">MK20DZ10.h:4789</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_ad4c68be32005658a1ed31a473cc87885"><div class="ttname"><a href="struct_i2_s___mem_map.html#ad4c68be32005658a1ed31a473cc87885">I2S_MemMap::ACDAT</a></div><div class="ttdeci">uint32_t ACDAT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07007">MK20DZ10.h:7007</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da37b3eefcf8c824797e677b3afd1ec55a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da37b3eefcf8c824797e677b3afd1ec55a">INT_UART2_RX_TX</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00166">MK20DZ10.h:166</a></div></div>
<div class="ttc" id="struct_u_s_b___mem_map_html"><div class="ttname"><a href="struct_u_s_b___mem_map.html">USB_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12063">MK20D7.h:12063</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da589090a03985303baa506b414592a489"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da589090a03985303baa506b414592a489">INT_CAN0_Bus_Off</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00147">MK20DZ10.h:147</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da50834bcd00063726258ab689d7d102b1"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da50834bcd00063726258ab689d7d102b1">INT_Reserved119</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00220">MK20DZ10.h:220</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_af687bec25a698b31731350c05cd5ba05"><div class="ttname"><a href="struct_a_d_c___mem_map.html#af687bec25a698b31731350c05cd5ba05">ADC_MemMap::CV1</a></div><div class="ttdeci">uint32_t CV1</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00256">MK20D7.h:256</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a7dfaed9b0dca763ce269813543c7bf83"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a7dfaed9b0dca763ce269813543c7bf83">ETB_MemMap::ITATBDATA0</a></div><div class="ttdeci">uint32_t ITATBDATA0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04456">MK20DZ10.h:4456</a></div></div>
<div class="ttc" id="group___n_v_i_c___peripheral_html_ga685d87c766bb24fb3330aa8cc48fa0e7"><div class="ttname"><a href="group___n_v_i_c___peripheral.html#ga685d87c766bb24fb3330aa8cc48fa0e7">NVIC_MemMapPtr</a></div><div class="ttdeci">struct NVIC_MemMap * NVIC_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daad33bc9a9d4df1ee7843d5e0f7ec6aef">INT_SPI0</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00143">MK20DZ10.h:143</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a10575d5e8c3a2232c58f9d499c6b3dde"><div class="ttname"><a href="struct_i2_s___mem_map.html#a10575d5e8c3a2232c58f9d499c6b3dde">I2S_MemMap::TCCR</a></div><div class="ttdeci">uint32_t TCCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07001">MK20DZ10.h:7001</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da49b28d6d845f1004840e5db8cb011ac4"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da49b28d6d845f1004840e5db8cb011ac4">INT_PORTE</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00208">MK20DZ10.h:208</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_ae5221e565fed13a5f544c207c5f18843"><div class="ttname"><a href="struct_e_t_b___mem_map.html#ae5221e565fed13a5f544c207c5f18843">ETB_MemMap::LAR</a></div><div class="ttdeci">uint32_t LAR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04466">MK20DZ10.h:4466</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a35328e0ac868a1173f45025dfe9d064a"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a35328e0ac868a1173f45025dfe9d064a">SDHC_MemMap::DATPORT</a></div><div class="ttdeci">uint32_t DATPORT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10700">MK20DZ10.h:10700</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a2320de82d9559e930bc71650b02993b7"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a2320de82d9559e930bc71650b02993b7">ADC_MemMap::CFG1</a></div><div class="ttdeci">uint32_t CFG1</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00253">MK20D7.h:253</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daaab1f5790ca1ac94d0eeed1c77a75e70"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daaab1f5790ca1ac94d0eeed1c77a75e70">INT_CAN1_Wake_Up</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00159">MK20DZ10.h:159</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_ae491d91f7f10617298503afaa8225931"><div class="ttname"><a href="struct_i2_s___mem_map.html#ae491d91f7f10617298503afaa8225931">I2S_MemMap::RX1</a></div><div class="ttdeci">uint32_t RX1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l06995">MK20DZ10.h:6995</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_aa63b6cd61d17dda7d69bdc02c7f5204a"><div class="ttname"><a href="struct_a_d_c___mem_map.html#aa63b6cd61d17dda7d69bdc02c7f5204a">ADC_MemMap::PG</a></div><div class="ttdeci">uint32_t PG</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00261">MK20D7.h:261</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a326c171566746f11f9b808930253df85"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a326c171566746f11f9b808930253df85">ADC_MemMap::CLM3</a></div><div class="ttdeci">uint32_t CLM3</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00274">MK20D7.h:274</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a7cca8cc873dc51b739a8f2a26b01cd22"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a7cca8cc873dc51b739a8f2a26b01cd22">ETB_MemMap::PIDR0</a></div><div class="ttdeci">uint32_t PIDR0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04476">MK20DZ10.h:4476</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html"><div class="ttname"><a href="struct_a_d_c___mem_map.html">ADC_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00251">MK20D7.h:251</a></div></div>
<div class="ttc" id="group___c_a_n___peripheral_html_gadc219505f1f3c5212d1e670b3d57d9b6"><div class="ttname"><a href="group___c_a_n___peripheral.html#gadc219505f1f3c5212d1e670b3d57d9b6">CAN_MemMapPtr</a></div><div class="ttdeci">struct CAN_MemMap * CAN_MemMapPtr</div></div>
<div class="ttc" id="group___p_d_b___peripheral_html_ga99a192ea14b33afb792a0de304e131be"><div class="ttname"><a href="group___p_d_b___peripheral.html#ga99a192ea14b33afb792a0de304e131be">PDB_MemMapPtr</a></div><div class="ttdeci">struct PDB_MemMap * PDB_MemMapPtr</div></div>
<div class="ttc" id="group___d_w_t___peripheral_html_ga8a09a1b28d871c18ae8c69f67af6d573"><div class="ttname"><a href="group___d_w_t___peripheral.html#ga8a09a1b28d871c18ae8c69f67af6d573">DWT_MemMapPtr</a></div><div class="ttdeci">struct DWT_MemMap * DWT_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da312937c5ee1173b1655cca814c254449"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da312937c5ee1173b1655cca814c254449">INT_Reserved113</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00214">MK20DZ10.h:214</a></div></div>
<div class="ttc" id="group___e_t_f___peripheral_html_ga3b20bc884bec4b23870d47a4e2f9a118"><div class="ttname"><a href="group___e_t_f___peripheral.html#ga3b20bc884bec4b23870d47a4e2f9a118">ETF_MemMapPtr</a></div><div class="ttdeci">struct ETF_MemMap * ETF_MemMapPtr</div></div>
<div class="ttc" id="group___w_d_o_g___peripheral_html_gaed99974fa14a19f21a8770728ff09af3"><div class="ttname"><a href="group___w_d_o_g___peripheral.html#gaed99974fa14a19f21a8770728ff09af3">WDOG_MemMapPtr</a></div><div class="ttdeci">struct WDOG_MemMap * WDOG_MemMapPtr</div></div>
<div class="ttc" id="struct_core_debug___mem_map_html"><div class="ttname"><a href="struct_core_debug___mem_map.html">CoreDebug_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l02747">MK20D7.h:2747</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a9f0f88f9e4c2bbb77d22f216cce40e7a"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a9f0f88f9e4c2bbb77d22f216cce40e7a">ETM_MemMap::TRACEIDR</a></div><div class="ttdeci">uint32_t TRACEIDR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04806">MK20DZ10.h:4806</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da028c2116fbc0ec3a2743d5645264478a">INT_DAC0</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00198">MK20DZ10.h:198</a></div></div>
<div class="ttc" id="struct_c_a_n___mem_map_html"><div class="ttname"><a href="struct_c_a_n___mem_map.html">CAN_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l01701">MK20D7.h:1701</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da61f41e81280045f545e62b390ccd889a">INT_PORTA</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00204">MK20DZ10.h:204</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a85705605cd5df8b8f4a76c474d44f640"><div class="ttname"><a href="struct_i2_s___mem_map.html#a85705605cd5df8b8f4a76c474d44f640">I2S_MemMap::ACNT</a></div><div class="ttdeci">uint32_t ACNT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07005">MK20DZ10.h:7005</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a7b8d8ae0f052a3824d3b34dffdf471e0"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a7b8d8ae0f052a3824d3b34dffdf471e0">ADC_MemMap::CLM4</a></div><div class="ttdeci">uint32_t CLM4</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00273">MK20D7.h:273</a></div></div>
<div class="ttc" id="group___i2_s___peripheral_html_ga13144089ddabdfb4b30ae97b2ac9c859"><div class="ttname"><a href="group___i2_s___peripheral.html#ga13144089ddabdfb4b30ae97b2ac9c859">I2S_MemMapPtr</a></div><div class="ttdeci">struct I2S_MemMap * I2S_MemMapPtr</div></div>
<div class="ttc" id="struct_f_t_f_l___mem_map_html"><div class="ttname"><a href="struct_f_t_f_l___mem_map.html">FTFL_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l05100">MK20D7.h:5100</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_ad6c008e044af83f7411e51258f111c48"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#ad6c008e044af83f7411e51258f111c48">SDHC_MemMap::XFERTYP</a></div><div class="ttdeci">uint32_t XFERTYP</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10698">MK20DZ10.h:10698</a></div></div>
<div class="ttc" id="group___s_d_h_c___peripheral_html_ga6da8531f7cf8afb4899b93b54ac58054"><div class="ttname"><a href="group___s_d_h_c___peripheral.html#ga6da8531f7cf8afb4899b93b54ac58054">SDHC_MemMapPtr</a></div><div class="ttdeci">struct SDHC_MemMap * SDHC_MemMapPtr</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ac5abb63ee92fd5bef99367385b258b20"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ac5abb63ee92fd5bef99367385b258b20">ADC_MemMap::CLP4</a></div><div class="ttdeci">uint32_t CLP4</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00265">MK20D7.h:265</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a96dc184cb9f6ea6ba7b299b05c58d4ed"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a96dc184cb9f6ea6ba7b299b05c58d4ed">ETB_MemMap::TRG</a></div><div class="ttdeci">uint32_t TRG</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04446">MK20DZ10.h:4446</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a85a29fa5f53cb199fd980f61593d4c45"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a85a29fa5f53cb199fd980f61593d4c45">ETM_MemMap::ITTRIGOUT</a></div><div class="ttdeci">uint32_t ITTRIGOUT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04814">MK20DZ10.h:4814</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da8ff209ed9deb3bc293a1ba6977907e86"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da8ff209ed9deb3bc293a1ba6977907e86">INT_UART0_ERR</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00163">MK20DZ10.h:163</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da7b22028bd7f718d406acc36d36f1f761"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7b22028bd7f718d406acc36d36f1f761">INT_Watchdog</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00139">MK20DZ10.h:139</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dab356b54906334923b8bf15c65d7e9b2d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab356b54906334923b8bf15c65d7e9b2d">INT_UART1_RX_TX</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00164">MK20DZ10.h:164</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_af01a13d412cdc4037d95e27ac51c64bd"><div class="ttname"><a href="struct_e_t_m___mem_map.html#af01a13d412cdc4037d95e27ac51c64bd">ETM_MemMap::SYNCFR</a></div><div class="ttdeci">uint32_t SYNCFR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04798">MK20DZ10.h:4798</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a29dbd40dd92aaf2fc1674f9f38ef1a5e"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a29dbd40dd92aaf2fc1674f9f38ef1a5e">ETB_MemMap::PIDR5</a></div><div class="ttdeci">uint32_t PIDR5</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04473">MK20DZ10.h:4473</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da1af9831613abf2259c3ad1d12c592161"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1af9831613abf2259c3ad1d12c592161">INT_DMA7</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00124">MK20DZ10.h:124</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_ae8e1450bf44904b339a9d799f54f2847"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#ae8e1450bf44904b339a9d799f54f2847">SDHC_MemMap::HTCAPBLT</a></div><div class="ttdeci">uint32_t HTCAPBLT</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10708">MK20DZ10.h:10708</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ae99b44e06b93a2b62451162abe0aae92"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ae99b44e06b93a2b62451162abe0aae92">ADC_MemMap::CLP1</a></div><div class="ttdeci">uint32_t CLP1</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00268">MK20D7.h:268</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a2b4d5fe9290dc96888a3c8361ff0b1cb"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a2b4d5fe9290dc96888a3c8361ff0b1cb">ETM_MemMap::PIDR1</a></div><div class="ttdeci">uint32_t PIDR1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04835">MK20DZ10.h:4835</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a1c0bbc031154c0fb2c335b4cffadb9e5"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a1c0bbc031154c0fb2c335b4cffadb9e5">ETB_MemMap::ITATBCTR2</a></div><div class="ttdeci">uint32_t ITATBCTR2</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04457">MK20DZ10.h:4457</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a93eda7701dd0f53e686adffc5182e8de"><div class="ttname"><a href="struct_i2_s___mem_map.html#a93eda7701dd0f53e686adffc5182e8de">I2S_MemMap::RCR</a></div><div class="ttdeci">uint32_t RCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07000">MK20DZ10.h:7000</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a9c6bb1acae3c766482e230468863dcd6"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a9c6bb1acae3c766482e230468863dcd6">ETM_MemMap::CIDR3</a></div><div class="ttdeci">uint32_t CIDR3</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04841">MK20DZ10.h:4841</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da31162f6d7e4a5315ebf60004e4f32ac5"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da31162f6d7e4a5315ebf60004e4f32ac5">INT_Mem_Manage_Fault</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00105">MK20DZ10.h:105</a></div></div>
<div class="ttc" id="group___m_c_m___peripheral_html_ga72e8bbe428d9410917903164d3a5f675"><div class="ttname"><a href="group___m_c_m___peripheral.html#ga72e8bbe428d9410917903164d3a5f675">MCM_MemMapPtr</a></div><div class="ttdeci">struct MCM_MemMap * MCM_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a289eea9e2103e42ed73809a60b78a83c"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a289eea9e2103e42ed73809a60b78a83c">ETM_MemMap::CIDR0</a></div><div class="ttdeci">uint32_t CIDR0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04838">MK20DZ10.h:4838</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da27e4f2f130b6f3316248922fb28c42dc">INT_I2C0</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00141">MK20DZ10.h:141</a></div></div>
<div class="ttc" id="group___m_c_g___peripheral_html_ga1cb93dd00863c129e7753ec45a7c3563"><div class="ttname"><a href="group___m_c_g___peripheral.html#ga1cb93dd00863c129e7753ec45a7c3563">MCG_MemMapPtr</a></div><div class="ttdeci">struct MCG_MemMap * MCG_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_aca8df6dc059f2ca8eb432f2f74a09149"><div class="ttname"><a href="struct_e_t_b___mem_map.html#aca8df6dc059f2ca8eb432f2f74a09149">ETB_MemMap::PIDR3</a></div><div class="ttdeci">uint32_t PIDR3</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04479">MK20DZ10.h:4479</a></div></div>
<div class="ttc" id="group___t_s_i___peripheral_html_gad1310fedc6b594554cdd760e371de570"><div class="ttname"><a href="group___t_s_i___peripheral.html#gad1310fedc6b594554cdd760e371de570">TSI_MemMapPtr</a></div><div class="ttdeci">struct TSI_MemMap * TSI_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a0acebf95863ac9ae5ccbc9a87e48be62"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a0acebf95863ac9ae5ccbc9a87e48be62">ETM_MemMap::TRIGGER</a></div><div class="ttdeci">uint32_t TRIGGER</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04787">MK20DZ10.h:4787</a></div></div>
<div class="ttc" id="group___s_p_i___peripheral_html_ga7e4e9921e4d56bdbb10a04e77743ff5e"><div class="ttname"><a href="group___s_p_i___peripheral.html#ga7e4e9921e4d56bdbb10a04e77743ff5e">SPI_MemMapPtr</a></div><div class="ttdeci">struct SPI_MemMap * SPI_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da69c57d5618124f2eb7425f37916e1e51">INT_USB0</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00190">MK20DZ10.h:190</a></div></div>
<div class="ttc" id="group___p_i_t___peripheral_html_ga4efe9d2676c775562cb282254af9a937"><div class="ttname"><a href="group___p_i_t___peripheral.html#ga4efe9d2676c775562cb282254af9a937">PIT_MemMapPtr</a></div><div class="ttdeci">struct PIT_MemMap * PIT_MemMapPtr</div></div>
<div class="ttc" id="struct_c_m_t___mem_map_html"><div class="ttname"><a href="struct_c_m_t___mem_map.html">CMT_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l02346">MK20D7.h:2346</a></div></div>
<div class="ttc" id="struct_g_p_i_o___mem_map_html"><div class="ttname"><a href="struct_g_p_i_o___mem_map.html">GPIO_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l05990">MK20D7.h:5990</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da0a7fec0fd054de2b196ec8b709723138"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0a7fec0fd054de2b196ec8b709723138">INT_Reserved93</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00194">MK20DZ10.h:194</a></div></div>
<div class="ttc" id="struct_p_m_c___mem_map_html"><div class="ttname"><a href="struct_p_m_c___mem_map.html">PMC_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l08819">MK20D7.h:8819</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da86d2daf0a83f47905aec20b38d9bec9c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da86d2daf0a83f47905aec20b38d9bec9c">INT_Reserved115</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00216">MK20DZ10.h:216</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html"><div class="ttname"><a href="struct_e_t_b___mem_map.html">ETB_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04438">MK20DZ10.h:4438</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a1b8eeb87fa8308fe93200b6e82985c25"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a1b8eeb87fa8308fe93200b6e82985c25">ADC_MemMap::CLM0</a></div><div class="ttdeci">uint32_t CLM0</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00277">MK20D7.h:277</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_aa7b42abfbe48ecbae7727e614304f2e5"><div class="ttname"><a href="struct_e_t_b___mem_map.html#aa7b42abfbe48ecbae7727e614304f2e5">ETB_MemMap::PIDR6</a></div><div class="ttdeci">uint32_t PIDR6</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04474">MK20DZ10.h:4474</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dadc0bb741cef921ebacfbc9105c85097b">INT_ADC0</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00174">MK20DZ10.h:174</a></div></div>
<div class="ttc" id="group___d_m_a___peripheral_html_ga160c27c95a39a9791079b32fe7e843a1"><div class="ttname"><a href="group___d_m_a___peripheral.html#ga160c27c95a39a9791079b32fe7e843a1">DMA_MemMapPtr</a></div><div class="ttdeci">struct DMA_MemMap * DMA_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da774cac64805f508085fe8892dc9f99bd"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da774cac64805f508085fe8892dc9f99bd">INT_CAN0_Error</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00148">MK20DZ10.h:148</a></div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html_aa8030cdf04fef86a5fd4b10f7686e5fa"><div class="ttname"><a href="struct_s_i_m___mem_map.html#aa8030cdf04fef86a5fd4b10f7686e5fa">SIM_MemMap::SOPT6</a></div><div class="ttdeci">uint32_t SOPT6</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l11220">MK20DZ10.h:11220</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ad4519a320afe549d5b275b534be9bc39"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ad4519a320afe549d5b275b534be9bc39">ADC_MemMap::CLMS</a></div><div class="ttdeci">uint32_t CLMS</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00272">MK20D7.h:272</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a9d2909674291dea7de54b9e641c2a51c"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a9d2909674291dea7de54b9e641c2a51c">ADC_MemMap::SC1</a></div><div class="ttdeci">uint32_t SC1[2]</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00252">MK20D7.h:252</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a3c43d657acb03daee1a6abbb58206a56"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a3c43d657acb03daee1a6abbb58206a56">ADC_MemMap::PGA</a></div><div class="ttdeci">uint32_t PGA</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00270">MK20D7.h:270</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da10abe858b1175f4b0627f6235031c93e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10abe858b1175f4b0627f6235031c93e">INT_DMA1</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00118">MK20DZ10.h:118</a></div></div>
<div class="ttc" id="struct_s_i_m___mem_map_html"><div class="ttname"><a href="struct_s_i_m___mem_map.html">SIM_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10142">MK20D7.h:10142</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da10b3a94be043af5cc0da43d7fc1acaa9"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da10b3a94be043af5cc0da43d7fc1acaa9">INT_DMA2</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00119">MK20DZ10.h:119</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dae4f1fc4209269c2c888efad8ab75d702"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae4f1fc4209269c2c888efad8ab75d702">INT_DMA12</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00129">MK20DZ10.h:129</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a860e1c89b58a257cd4783a2c488360ee"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a860e1c89b58a257cd4783a2c488360ee">ETM_MemMap::DEVTYPE</a></div><div class="ttdeci">uint32_t DEVTYPE</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04829">MK20DZ10.h:4829</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da82712c8d6787e5bcb52fcf624b37f3af">INT_Reserved7</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00108">MK20DZ10.h:108</a></div></div>
<div class="ttc" id="k20_2bsp_2board__info_8h_html_a77ceac8d6af195fe72f95f6afd87c45e"><div class="ttname"><a href="k20_2bsp_2board__info_8h.html#a77ceac8d6af195fe72f95f6afd87c45e">ID</a></div><div class="ttdeci">#define ID</div><div class="ttdoc">K20-specific board information bsp module. </div><div class="ttdef"><b>Definition:</b> <a href="k20_2bsp_2board__info_8h_source.html#l00018">board_info.h:18</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a6c07d3719b54b23926239b53919f36d2"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a6c07d3719b54b23926239b53919f36d2">ADC_MemMap::CLM1</a></div><div class="ttdeci">uint32_t CLM1</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00276">MK20D7.h:276</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dabdb61b834090bb5d66b2c4b2cae20afd">INT_Reserved8</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00109">MK20DZ10.h:109</a></div></div>
<div class="ttc" id="group___s_i_m___peripheral_html_ga708a122e8ca55082e0cf67cab6a77d02"><div class="ttname"><a href="group___s_i_m___peripheral.html#ga708a122e8ca55082e0cf67cab6a77d02">SIM_MemMapPtr</a></div><div class="ttdeci">struct SIM_MemMap * SIM_MemMapPtr</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a27ec00dc3be305a561fae9978fe799a2"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a27ec00dc3be305a561fae9978fe799a2">SDHC_MemMap::HOSTVER</a></div><div class="ttdeci">uint32_t HOSTVER</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10718">MK20DZ10.h:10718</a></div></div>
<div class="ttc" id="struct_sys_tick___mem_map_html"><div class="ttname"><a href="struct_sys_tick___mem_map.html">SysTick_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l10994">MK20D7.h:10994</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da0bfc174dcb3d09bd307ef980a5fea54e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0bfc174dcb3d09bd307ef980a5fea54e">INT_CMT</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00182">MK20DZ10.h:182</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_acf9a92d3db15cc318551da316524d21b"><div class="ttname"><a href="struct_e_t_b___mem_map.html#acf9a92d3db15cc318551da316524d21b">ETB_MemMap::ITCTRL</a></div><div class="ttdeci">uint32_t ITCTRL</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04461">MK20DZ10.h:4461</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ae615bad0b39c73a03fdebeb83f4beb91"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ae615bad0b39c73a03fdebeb83f4beb91">ADC_MemMap::MG</a></div><div class="ttdeci">uint32_t MG</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00262">MK20D7.h:262</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da918d1243132ab6fd0b6d5a2a08f0a6d5"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da918d1243132ab6fd0b6d5a2a08f0a6d5">INT_DMA8</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00125">MK20DZ10.h:125</a></div></div>
<div class="ttc" id="struct_w_d_o_g___mem_map_html"><div class="ttname"><a href="struct_w_d_o_g___mem_map.html">WDOG_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12737">MK20D7.h:12737</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a6c8a55400c2b32d7018d37b23a6f3ec1"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a6c8a55400c2b32d7018d37b23a6f3ec1">ADC_MemMap::CLPS</a></div><div class="ttdeci">uint32_t CLPS</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00264">MK20D7.h:264</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a084d9f4d6b483f57a07d844cf1bf18d7"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a084d9f4d6b483f57a07d844cf1bf18d7">ETB_MemMap::CIDR0</a></div><div class="ttdeci">uint32_t CIDR0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04480">MK20DZ10.h:4480</a></div></div>
<div class="ttc" id="_p_e___types_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="_p_e___types_8h_source.html#l00054">PE_Types.h:54</a></div></div>
<div class="ttc" id="struct_m_c_m___mem_map_html_a94394dd07a739357ea5163369af0fbb6"><div class="ttname"><a href="struct_m_c_m___mem_map.html#a94394dd07a739357ea5163369af0fbb6">MCM_MemMap::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l08273">MK20DZ10.h:8273</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a156c1bbbdb2fed8a7c7e9cf510f93873"><div class="ttname"><a href="struct_i2_s___mem_map.html#a156c1bbbdb2fed8a7c7e9cf510f93873">I2S_MemMap::ACCEN</a></div><div class="ttdeci">uint32_t ACCEN</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07012">MK20DZ10.h:7012</a></div></div>
<div class="ttc" id="group___p_m_c___peripheral_html_ga0e73f22a2fa26cbb012851719e34812e"><div class="ttname"><a href="group___p_m_c___peripheral.html#ga0e73f22a2fa26cbb012851719e34812e">PMC_MemMapPtr</a></div><div class="ttdeci">struct PMC_MemMap * PMC_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da65aa68543072b516777aaca0bf7d4145"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da65aa68543072b516777aaca0bf7d4145">INT_DMA11</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00128">MK20DZ10.h:128</a></div></div>
<div class="ttc" id="stdint_8h_html"><div class="ttname"><a href="stdint_8h.html">stdint.h</a></div></div>
<div class="ttc" id="struct_m_p_u___mem_map_html_aada7844acbf37325b398320ad59b2049"><div class="ttname"><a href="struct_m_p_u___mem_map.html#aada7844acbf37325b398320ad59b2049">MPU_MemMap::EDR</a></div><div class="ttdeci">uint32_t EDR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l08411">MK20DZ10.h:8411</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a0a3c9777e2dc6450d432235b772eddda"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a0a3c9777e2dc6450d432235b772eddda">SDHC_MemMap::BLKATTR</a></div><div class="ttdeci">uint32_t BLKATTR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10696">MK20DZ10.h:10696</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da87253002326221cd52e93cc0b343b52f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da87253002326221cd52e93cc0b343b52f">INT_DMA0</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00117">MK20DZ10.h:117</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a190e1e7ffbcf9b1b6c6d543aa4e1fbc4"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a190e1e7ffbcf9b1b6c6d543aa4e1fbc4">ETM_MemMap::TECR1</a></div><div class="ttdeci">uint32_t TECR1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04793">MK20DZ10.h:4793</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a6c77f6b67fa1eccf3549bcf27933f5e7"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a6c77f6b67fa1eccf3549bcf27933f5e7">ADC_MemMap::CLP3</a></div><div class="ttdeci">uint32_t CLP3</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00266">MK20D7.h:266</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da18ac0316e85bb517d51e7008ba782354">INT_Hard_Fault</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00104">MK20DZ10.h:104</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a329d4e3cc86aa6064657bb9a37096e31"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a329d4e3cc86aa6064657bb9a37096e31">ETB_MemMap::FFSR</a></div><div class="ttdeci">uint32_t FFSR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04450">MK20DZ10.h:4450</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_ga5f3656e2a154b64aa378a2f3856c3a8d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#ga5f3656e2a154b64aa378a2f3856c3a8d">IRQInterruptIndex</a></div><div class="ttdeci">IRQInterruptIndex</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00100">MK20DZ10.h:100</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a9f68e4b1fd2757be357725a08c081287"><div class="ttname"><a href="struct_i2_s___mem_map.html#a9f68e4b1fd2757be357725a08c081287">I2S_MemMap::RX0</a></div><div class="ttdeci">uint32_t RX0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l06994">MK20DZ10.h:6994</a></div></div>
<div class="ttc" id="struct_u_a_r_t___mem_map_html"><div class="ttname"><a href="struct_u_a_r_t___mem_map.html">UART_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11534">MK20D7.h:11534</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7e465f628394b39cf9e626c95ca1f5fd">INT_MCG</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00201">MK20DZ10.h:201</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a2c8b019b70ddbec18c4ee65fa670f6f7"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a2c8b019b70ddbec18c4ee65fa670f6f7">ETM_MemMap::PIDR6</a></div><div class="ttdeci">uint32_t PIDR6</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04832">MK20DZ10.h:4832</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a446ff3dd57fdb7ef19dcb892d05455a7"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a446ff3dd57fdb7ef19dcb892d05455a7">ETB_MemMap::AUTHSTATUS</a></div><div class="ttdeci">uint32_t AUTHSTATUS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04468">MK20DZ10.h:4468</a></div></div>
<div class="ttc" id="struct_f_b___mem_map_html"><div class="ttname"><a href="struct_f_b___mem_map.html">FB_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l04512">MK20D7.h:4512</a></div></div>
<div class="ttc" id="struct_c_r_c___mem_map_html"><div class="ttname"><a href="struct_c_r_c___mem_map.html">CRC_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l02516">MK20D7.h:2516</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_adc5637a6af56fc44650bf216491659fc"><div class="ttname"><a href="struct_a_d_c___mem_map.html#adc5637a6af56fc44650bf216491659fc">ADC_MemMap::R</a></div><div class="ttdeci">uint32_t R[2]</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00255">MK20D7.h:255</a></div></div>
<div class="ttc" id="group___u_s_b___peripheral_html_gaabd989a49827dc34abb5de32732f4125"><div class="ttname"><a href="group___u_s_b___peripheral.html#gaabd989a49827dc34abb5de32732f4125">USB_MemMapPtr</a></div><div class="ttdeci">struct USB_MemMap * USB_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dac55840ac2925ecc6b5867656c448b321"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dac55840ac2925ecc6b5867656c448b321">INT_UART5_RX_TX</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00172">MK20DZ10.h:172</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da2850d5453e0a07c821491d2c73f7c00e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da2850d5453e0a07c821491d2c73f7c00e">INT_MCM</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00134">MK20DZ10.h:134</a></div></div>
<div class="ttc" id="group___f_p_b___peripheral_html_gaffb8b5a06bae98ff71e1337bfd371172"><div class="ttname"><a href="group___f_p_b___peripheral.html#gaffb8b5a06bae98ff71e1337bfd371172">FPB_MemMapPtr</a></div><div class="ttdeci">struct FPB_MemMap * FPB_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_aab4e4aba29d9ec426e0f2e218903a4f0"><div class="ttname"><a href="struct_e_t_b___mem_map.html#aab4e4aba29d9ec426e0f2e218903a4f0">ETB_MemMap::PIDR4</a></div><div class="ttdeci">uint32_t PIDR4</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04472">MK20DZ10.h:4472</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da912f8d421e5730435e823df83b2eb534">INT_SVCall</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00112">MK20DZ10.h:112</a></div></div>
<div class="ttc" id="union___w_o_r_d_html"><div class="ttname"><a href="union___w_o_r_d.html">_WORD</a></div><div class="ttdef"><b>Definition:</b> <a href="types_8h_source.html#l00122">types.h:122</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da4c58490651ab6c9265f7eadb3a921331"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4c58490651ab6c9265f7eadb3a921331">INT_Reserved112</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00213">MK20DZ10.h:213</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daa9547ece9489fcb3df96f50338c5437f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daa9547ece9489fcb3df96f50338c5437f">INT_Reserved83</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00184">MK20DZ10.h:184</a></div></div>
<div class="ttc" id="struct_a_x_b_s___mem_map_html_acb7e6f493df6513d2eca0df6a7f8f3ed"><div class="ttname"><a href="struct_a_x_b_s___mem_map.html#acb7e6f493df6513d2eca0df6a7f8f3ed">AXBS_MemMap::MGPCR5</a></div><div class="ttdeci">uint32_t MGPCR5</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l01582">MK20DZ10.h:1582</a></div></div>
<div class="ttc" id="struct_f_p_b___mem_map_html"><div class="ttname"><a href="struct_f_p_b___mem_map.html">FPB_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l04972">MK20D7.h:4972</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e513640bac05ddfbe7381556335462f">INT_SPI1</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00144">MK20DZ10.h:144</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a9673421e61891429c16da487744ed0b1"><div class="ttname"><a href="struct_i2_s___mem_map.html#a9673421e61891429c16da487744ed0b1">I2S_MemMap::ACCST</a></div><div class="ttdeci">uint32_t ACCST</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07011">MK20DZ10.h:7011</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a6bdf1b0b35f23718bbaca262c996ae21"><div class="ttname"><a href="struct_i2_s___mem_map.html#a6bdf1b0b35f23718bbaca262c996ae21">I2S_MemMap::IER</a></div><div class="ttdeci">uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l06998">MK20DZ10.h:6998</a></div></div>
<div class="ttc" id="group___u_s_b_d_c_d___peripheral_html_gad6e68bd3ca7f14168c34ff5e824dd321"><div class="ttname"><a href="group___u_s_b_d_c_d___peripheral.html#gad6e68bd3ca7f14168c34ff5e824dd321">USBDCD_MemMapPtr</a></div><div class="ttdeci">struct USBDCD_MemMap * USBDCD_MemMapPtr</div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a09382b9d3b2718d51b06d3462acfedf7"><div class="ttname"><a href="struct_i2_s___mem_map.html#a09382b9d3b2718d51b06d3462acfedf7">I2S_MemMap::FCSR</a></div><div class="ttdeci">uint32_t FCSR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07003">MK20DZ10.h:7003</a></div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html_ac87c6987805ce2ffa553e315e9ac0804"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html#ac87c6987805ce2ffa553e315e9ac0804">LLWU_MemMap::CS</a></div><div class="ttdeci">uint8_t CS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07617">MK20DZ10.h:7617</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a32780b4c79a1f22e2616d845f306f264"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a32780b4c79a1f22e2616d845f306f264">ETB_MemMap::RWP</a></div><div class="ttdeci">uint32_t RWP</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04445">MK20DZ10.h:4445</a></div></div>
<div class="ttc" id="group___d_a_c___peripheral_html_gaf4fffbe25ce148c577ec740897223a7f"><div class="ttname"><a href="group___d_a_c___peripheral.html#gaf4fffbe25ce148c577ec740897223a7f">DAC_MemMapPtr</a></div><div class="ttdeci">struct DAC_MemMap * DAC_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a136987669379af39a12062922fee39b1"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a136987669379af39a12062922fee39b1">ETB_MemMap::ITTRFLINACK</a></div><div class="ttdeci">uint32_t ITTRFLINACK</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04454">MK20DZ10.h:4454</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a60875d0450fd0cc4953bf5551153dc24"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a60875d0450fd0cc4953bf5551153dc24">ETM_MemMap::PIDR2</a></div><div class="ttdeci">uint32_t PIDR2</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04836">MK20DZ10.h:4836</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a33d6e852c48cf68ba5b7db5f96e284f8"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a33d6e852c48cf68ba5b7db5f96e284f8">ADC_MemMap::CLPD</a></div><div class="ttdeci">uint32_t CLPD</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00263">MK20D7.h:263</a></div></div>
<div class="ttc" id="struct_i_t_m___mem_map_html"><div class="ttname"><a href="struct_i_t_m___mem_map.html">ITM_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l06740">MK20D7.h:6740</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da54f8d7157c7cabd6af83af6293eff1d3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da54f8d7157c7cabd6af83af6293eff1d3">INT_DMA10</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00127">MK20DZ10.h:127</a></div></div>
<div class="ttc" id="struct_f_t_m___mem_map_html"><div class="ttname"><a href="struct_f_t_m___mem_map.html">FTM_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l05356">MK20D7.h:5356</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html"><div class="ttname"><a href="struct_e_t_m___mem_map.html">ETM_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04784">MK20DZ10.h:4784</a></div></div>
<div class="ttc" id="group___l_p_c___types___public___types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___l_p_c___types___public___types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="agilefox_2library_2inc_2stm32f10x__type_8h_source.html#l00058">stm32f10x_type.h:58</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga4381bb54c2dbc34500521165aa7b89b1"><div class="ttname"><a href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a></div><div class="ttdeci">#define CRC</div><div class="ttdef"><b>Definition:</b> <a href="iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_26497265545392eb5694b064ae15018db_source.html#l01444">stm32f10x.h:1444</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a63227335f1eb56fcaeda017807d0da32"><div class="ttname"><a href="struct_i2_s___mem_map.html#a63227335f1eb56fcaeda017807d0da32">I2S_MemMap::ACADD</a></div><div class="ttdeci">uint32_t ACADD</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l07006">MK20DZ10.h:7006</a></div></div>
<div class="ttc" id="group___t_p_i_u___peripheral_html_ga300f3eea21a542970734e2c9c0953f4f"><div class="ttname"><a href="group___t_p_i_u___peripheral.html#ga300f3eea21a542970734e2c9c0953f4f">TPIU_MemMapPtr</a></div><div class="ttdeci">struct TPIU_MemMap * TPIU_MemMapPtr</div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_ab31a362061944d6279ddb9477319dadf"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#ab31a362061944d6279ddb9477319dadf">SDHC_MemMap::DSADDR</a></div><div class="ttdeci">uint32_t DSADDR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10695">MK20DZ10.h:10695</a></div></div>
<div class="ttc" id="group___m_c___peripheral_html_gaf8e0db4524de5478847695b38cd4d570"><div class="ttname"><a href="group___m_c___peripheral.html#gaf8e0db4524de5478847695b38cd4d570">MC_MemMapPtr</a></div><div class="ttdeci">struct MC_MemMap * MC_MemMapPtr</div></div>
<div class="ttc" id="group___i_t_m___peripheral_html_ga4a7413c0256960668a95765d8b74e5b3"><div class="ttname"><a href="group___i_t_m___peripheral.html#ga4a7413c0256960668a95765d8b74e5b3">ITM_MemMapPtr</a></div><div class="ttdeci">struct ITM_MemMap * ITM_MemMapPtr</div></div>
<div class="ttc" id="struct_v_r_e_f___mem_map_html"><div class="ttname"><a href="struct_v_r_e_f___mem_map.html">VREF_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l12643">MK20D7.h:12643</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4e1635ebba2c23b8f6fde7521164ef08">INT_NMI</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00103">MK20DZ10.h:103</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a89e51c569b4a0e4298bc4524afabb594"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a89e51c569b4a0e4298bc4524afabb594">ADC_MemMap::OFS</a></div><div class="ttdeci">uint32_t OFS</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00260">MK20D7.h:260</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a8e28324e300b4ce198839c4365ac2c19"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a8e28324e300b4ce198839c4365ac2c19">ETM_MemMap::PIDR0</a></div><div class="ttdeci">uint32_t PIDR0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04834">MK20DZ10.h:4834</a></div></div>
<div class="ttc" id="agilefox_200std__low__power__mode_200std__low__power__mode_8c_html_ace6a11e892466500d47d1f45f042bc53"><div class="ttname"><a href="agilefox_200std__low__power__mode_200std__low__power__mode_8c.html#ace6a11e892466500d47d1f45f042bc53">CHANNEL</a></div><div class="ttdeci">#define CHANNEL</div><div class="ttdoc">2.480GHz </div><div class="ttdef"><b>Definition:</b> <a href="agilefox_200std__low__power__mode_200std__low__power__mode_8c_source.html#l00020">00std_low_power_mode.c:20</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a94aeaa48b0535d838c20834618b26f4a"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a94aeaa48b0535d838c20834618b26f4a">ETM_MemMap::CCER</a></div><div class="ttdeci">uint32_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04800">MK20DZ10.h:4800</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_aac028a79faac6929bebb1b677b2fbf8b"><div class="ttname"><a href="struct_a_d_c___mem_map.html#aac028a79faac6929bebb1b677b2fbf8b">ADC_MemMap::CLP2</a></div><div class="ttdeci">uint32_t CLP2</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00267">MK20D7.h:267</a></div></div>
<div class="ttc" id="struct_d_a_c___mem_map_html"><div class="ttname"><a href="struct_d_a_c___mem_map.html">DAC_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l02836">MK20D7.h:2836</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daffdda8273dd01e6a55fba214255d0342"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daffdda8273dd01e6a55fba214255d0342">INT_PIT2</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00187">MK20DZ10.h:187</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da62f21795d4a111be83953b928bf7ed96"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da62f21795d4a111be83953b928bf7ed96">INT_DMA4</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00121">MK20DZ10.h:121</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8daccd9336d12274f58edfb4b96f03d7f11"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8daccd9336d12274f58edfb4b96f03d7f11">INT_CAN0_ORed_Message_buffer</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00146">MK20DZ10.h:146</a></div></div>
<div class="ttc" id="group___a_x_b_s___peripheral_html_ga8f768bd75d5c94d51b05e9ef4a38ea33"><div class="ttname"><a href="group___a_x_b_s___peripheral.html#ga8f768bd75d5c94d51b05e9ef4a38ea33">AXBS_MemMapPtr</a></div><div class="ttdeci">struct AXBS_MemMap * AXBS_MemMapPtr</div></div>
<div class="ttc" id="group___f_m_c___peripheral_html_ga0552c12b8b29667270d15450ed977a6e"><div class="ttname"><a href="group___f_m_c___peripheral.html#ga0552c12b8b29667270d15450ed977a6e">FMC_MemMapPtr</a></div><div class="ttdeci">struct FMC_MemMap * FMC_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dad3c89bb1ae63ca9bbb50ef60fc7d3f4d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad3c89bb1ae63ca9bbb50ef60fc7d3f4d">INT_UART5_ERR</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00173">MK20DZ10.h:173</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a54c5d31e149764075338797e0705a826"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a54c5d31e149764075338797e0705a826">ETB_MemMap::CIDR3</a></div><div class="ttdeci">uint32_t CIDR3</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04483">MK20DZ10.h:4483</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a3e7f9350f82e25fe0112095043733e96"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a3e7f9350f82e25fe0112095043733e96">ETM_MemMap::LAR</a></div><div class="ttdeci">uint32_t LAR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04825">MK20DZ10.h:4825</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da6f3cb252c05a141c1e478f50cfe170f6"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da6f3cb252c05a141c1e478f50cfe170f6">INT_Reserved60</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00161">MK20DZ10.h:161</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a3d4ff140cfa30e28f82a66490103dc18"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a3d4ff140cfa30e28f82a66490103dc18">SDHC_MemMap::AC12ERR</a></div><div class="ttdeci">uint32_t AC12ERR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10707">MK20DZ10.h:10707</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_ad9b815d0f98a1553e6ca965a2d0c2264"><div class="ttname"><a href="struct_e_t_m___mem_map.html#ad9b815d0f98a1553e6ca965a2d0c2264">ETM_MemMap::FFLR</a></div><div class="ttdeci">uint32_t FFLR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04794">MK20DZ10.h:4794</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da157bf119df4c437c105774dc0513ef8b"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da157bf119df4c437c105774dc0513ef8b">INT_FTM1</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00180">MK20DZ10.h:180</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da1f862a8820c6dd0392fbd83450992fcc"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da1f862a8820c6dd0392fbd83450992fcc">INT_PIT0</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00185">MK20DZ10.h:185</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a86f547f97e9ad1895c1fb03ae9c25931"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a86f547f97e9ad1895c1fb03ae9c25931">ETB_MemMap::CLAIMSET</a></div><div class="ttdeci">uint32_t CLAIMSET</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04463">MK20DZ10.h:4463</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da599551918a1c11cb0a07078c030135e9"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da599551918a1c11cb0a07078c030135e9">INT_Reserved110</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00211">MK20DZ10.h:211</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_ad70bbd1c7a51d298bb104d25640519e3"><div class="ttname"><a href="struct_i2_s___mem_map.html#ad70bbd1c7a51d298bb104d25640519e3">I2S_MemMap::CR</a></div><div class="ttdeci">uint32_t CR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l06996">MK20DZ10.h:6996</a></div></div>
<div class="ttc" id="struct_l_l_w_u___mem_map_html"><div class="ttname"><a href="struct_l_l_w_u___mem_map.html">LLWU_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l06942">MK20D7.h:6942</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da85ad0f9a1ced0f06590ea4f679caaa5e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85ad0f9a1ced0f06590ea4f679caaa5e">INT_UART3_ERR</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00169">MK20DZ10.h:169</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html"><div class="ttname"><a href="struct_s_c_b___mem_map.html">SCB_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l09816">MK20D7.h:9816</a></div></div>
<div class="ttc" id="struct_i2_c___mem_map_html"><div class="ttname"><a href="struct_i2_c___mem_map.html">I2C_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l06140">MK20D7.h:6140</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a21c4d78f89b6495cdcd781c34f483f42"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a21c4d78f89b6495cdcd781c34f483f42">ETB_MemMap::CIDR2</a></div><div class="ttdeci">uint32_t CIDR2</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04482">MK20DZ10.h:4482</a></div></div>
<div class="ttc" id="group___sys_tick___peripheral_html_ga19e2a0c9400dcdfd462a92ca83cff253"><div class="ttname"><a href="group___sys_tick___peripheral.html#ga19e2a0c9400dcdfd462a92ca83cff253">SysTick_MemMapPtr</a></div><div class="ttdeci">struct SysTick_MemMap * SysTick_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dab4a32afa4831f08cd3f41bf17360a685"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dab4a32afa4831f08cd3f41bf17360a685">INT_Reserved111</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00212">MK20DZ10.h:212</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_a9700d2c0e84dba16ddd6494fca29a68d"><div class="ttname"><a href="struct_i2_s___mem_map.html#a9700d2c0e84dba16ddd6494fca29a68d">I2S_MemMap::TX0</a></div><div class="ttdeci">uint32_t TX0</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l06992">MK20DZ10.h:6992</a></div></div>
<div class="ttc" id="group___l_l_w_u___peripheral_html_ga03cfefad45ecbfeb2cd16eb85ccfe186"><div class="ttname"><a href="group___l_l_w_u___peripheral.html#ga03cfefad45ecbfeb2cd16eb85ccfe186">LLWU_MemMapPtr</a></div><div class="ttdeci">struct LLWU_MemMap * LLWU_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da583a0ed6cb60e1073bb5cabfe6b08ea7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da583a0ed6cb60e1073bb5cabfe6b08ea7">INT_SPI2</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00145">MK20DZ10.h:145</a></div></div>
<div class="ttc" id="group___a_d_c___peripheral_html_ga1673c677bf7c0ca339c8563e06de75fa"><div class="ttname"><a href="group___a_d_c___peripheral.html#ga1673c677bf7c0ca339c8563e06de75fa">ADC_MemMapPtr</a></div><div class="ttdeci">struct ADC_MemMap * ADC_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da4c6ff8c0214fa9baef175ac04842ad63"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da4c6ff8c0214fa9baef175ac04842ad63">INT_PORTB</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00205">MK20DZ10.h:205</a></div></div>
<div class="ttc" id="struct_t_p_i_u___mem_map_html"><div class="ttname"><a href="struct_t_p_i_u___mem_map.html">TPIU_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11103">MK20D7.h:11103</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da0d9a9fe9cc8ea8d5831cb1c1e11b88a8"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0d9a9fe9cc8ea8d5831cb1c1e11b88a8">INT_Usage_Fault</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00107">MK20DZ10.h:107</a></div></div>
<div class="ttc" id="group___s_c_b___peripheral_html_ga08aca299c99cac47121d9e64e7b8e1cf"><div class="ttname"><a href="group___s_c_b___peripheral.html#ga08aca299c99cac47121d9e64e7b8e1cf">SCB_MemMapPtr</a></div><div class="ttdeci">struct SCB_MemMap * SCB_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da943116757858206ac76d4ea8d6097d2a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da943116757858206ac76d4ea8d6097d2a">INT_CAN0_Wake_Up</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00151">MK20DZ10.h:151</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_ad78aef04412250c47f943c007ad2eed2"><div class="ttname"><a href="struct_a_d_c___mem_map.html#ad78aef04412250c47f943c007ad2eed2">ADC_MemMap::CLMD</a></div><div class="ttdeci">uint32_t CLMD</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00271">MK20D7.h:271</a></div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_aa39dedc8da290763fa121dc4c99dc5a4"><div class="ttname"><a href="struct_a_d_c___mem_map.html#aa39dedc8da290763fa121dc4c99dc5a4">ADC_MemMap::CFG2</a></div><div class="ttdeci">uint32_t CFG2</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00254">MK20D7.h:254</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_ad374b6ac57c02483f0c5a5ad2db6dd5e"><div class="ttname"><a href="struct_e_t_m___mem_map.html#ad374b6ac57c02483f0c5a5ad2db6dd5e">ETM_MemMap::CIDR2</a></div><div class="ttdeci">uint32_t CIDR2</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04840">MK20DZ10.h:4840</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a8f38f88c8652ae9e793d53c519dd657e"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a8f38f88c8652ae9e793d53c519dd657e">ETM_MemMap::EEVR</a></div><div class="ttdeci">uint32_t EEVR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04792">MK20DZ10.h:4792</a></div></div>
<div class="ttc" id="group___o_s_c___peripheral_html_gaaa685163f549fdf24c28ec9b400310b5"><div class="ttname"><a href="group___o_s_c___peripheral.html#gaaa685163f549fdf24c28ec9b400310b5">OSC_MemMapPtr</a></div><div class="ttdeci">struct OSC_MemMap * OSC_MemMapPtr</div></div>
<div class="ttc" id="struct_p_i_t___mem_map_html"><div class="ttname"><a href="struct_p_i_t___mem_map.html">PIT_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l08690">MK20D7.h:8690</a></div></div>
<div class="ttc" id="group___r_f_s_y_s___peripheral_html_gaea9e2f6aeeb4976615e3c3dd87acff9e"><div class="ttname"><a href="group___r_f_s_y_s___peripheral.html#gaea9e2f6aeeb4976615e3c3dd87acff9e">RFSYS_MemMapPtr</a></div><div class="ttdeci">struct RFSYS_MemMap * RFSYS_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dad5fd70f882bc7291fe67890047d9aa51"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dad5fd70f882bc7291fe67890047d9aa51">INT_UART3_RX_TX</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00168">MK20DZ10.h:168</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8dae8e15f9ee0328ee7b5cd85b65533a81e">INT_PORTD</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00207">MK20DZ10.h:207</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da77234e5468594dbab85701348b229763"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da77234e5468594dbab85701348b229763">INT_CMP2</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00178">MK20DZ10.h:178</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da7911e30441fc4720675ea362af94361d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7911e30441fc4720675ea362af94361d">INT_DMA5</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00122">MK20DZ10.h:122</a></div></div>
<div class="ttc" id="group___f_b___peripheral_html_gaebb09d71e958c6590cf946799cb4aa11"><div class="ttname"><a href="group___f_b___peripheral.html#gaebb09d71e958c6590cf946799cb4aa11">FB_MemMapPtr</a></div><div class="ttdeci">struct FB_MemMap * FB_MemMapPtr</div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a5a471e968aca953fb748c16b10d56939"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a5a471e968aca953fb748c16b10d56939">ETB_MemMap::STS</a></div><div class="ttdeci">uint32_t STS</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04442">MK20DZ10.h:4442</a></div></div>
<div class="ttc" id="struct_t_s_i___mem_map_html"><div class="ttname"><a href="struct_t_s_i___mem_map.html">TSI_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l11267">MK20D7.h:11267</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a9fa7ceaef6263bb4f389dd0b62517a9e"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a9fa7ceaef6263bb4f389dd0b62517a9e">ETM_MemMap::PDSR</a></div><div class="ttdeci">uint32_t PDSR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04810">MK20DZ10.h:4810</a></div></div>
<div class="ttc" id="struct_e_t_b___mem_map_html_a135d6824f41332aa21abb897832a19a4"><div class="ttname"><a href="struct_e_t_b___mem_map.html#a135d6824f41332aa21abb897832a19a4">ETB_MemMap::DEVID</a></div><div class="ttdeci">uint32_t DEVID</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04470">MK20DZ10.h:4470</a></div></div>
<div class="ttc" id="struct_i2_s___mem_map_html_ab1a921688c842e929273e0f0de44a980"><div class="ttname"><a href="struct_i2_s___mem_map.html#ab1a921688c842e929273e0f0de44a980">I2S_MemMap::TCR</a></div><div class="ttdeci">uint32_t TCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l06999">MK20DZ10.h:6999</a></div></div>
<div class="ttc" id="struct_c_m_p___mem_map_html"><div class="ttname"><a href="struct_c_m_p___mem_map.html">CMP_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l02184">MK20D7.h:2184</a></div></div>
<div class="ttc" id="struct_s_d_h_c___mem_map_html_a23a2344d2bcccb1d642214ffa2d011cc"><div class="ttname"><a href="struct_s_d_h_c___mem_map.html#a23a2344d2bcccb1d642214ffa2d011cc">SDHC_MemMap::ADMAES</a></div><div class="ttdeci">uint32_t ADMAES</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l10712">MK20DZ10.h:10712</a></div></div>
<div class="ttc" id="struct_m_p_u___mem_map_html"><div class="ttname"><a href="struct_m_p_u___mem_map.html">MPU_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l08406">MK20DZ10.h:8406</a></div></div>
<div class="ttc" id="group___c_r_c___peripheral_html_ga65ec00368ee39504a8a83cd736901b84"><div class="ttname"><a href="group___c_r_c___peripheral.html#ga65ec00368ee39504a8a83cd736901b84">CRC_MemMapPtr</a></div><div class="ttdeci">struct CRC_MemMap * CRC_MemMapPtr</div></div>
<div class="ttc" id="struct_a_d_c___mem_map_html_a936082703bd7b18447b8edeeaa3c0c4f"><div class="ttname"><a href="struct_a_d_c___mem_map.html#a936082703bd7b18447b8edeeaa3c0c4f">ADC_MemMap::CLP0</a></div><div class="ttdeci">uint32_t CLP0</div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l00269">MK20D7.h:269</a></div></div>
<div class="ttc" id="struct_e_t_m___mem_map_html_a49d085205e5533bde644d064121739f2"><div class="ttname"><a href="struct_e_t_m___mem_map.html#a49d085205e5533bde644d064121739f2">ETM_MemMap::LSR</a></div><div class="ttdeci">uint32_t LSR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l04826">MK20DZ10.h:4826</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da85daaa58e4d5df08c5f06337aa7d1f0a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da85daaa58e4d5df08c5f06337aa7d1f0a">INT_Reserved52</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00153">MK20DZ10.h:153</a></div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___mem_map_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___mem_map.html">DMAMUX_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l03992">MK20D7.h:3992</a></div></div>
<div class="ttc" id="group___core_debug___peripheral_html_gaa548220bc91b12bd49065fe752579fcd"><div class="ttname"><a href="group___core_debug___peripheral.html#gaa548220bc91b12bd49065fe752579fcd">CoreDebug_MemMapPtr</a></div><div class="ttdeci">struct CoreDebug_MemMap * CoreDebug_MemMapPtr</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da0cad8813a2e0a3ab2d3eec545f6f8d89">INT_I2C1</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00142">MK20DZ10.h:142</a></div></div>
<div class="ttc" id="group___f_t_f_l___peripheral_html_ga7bcba0a1f0abf588061f4ab257e3fe48"><div class="ttname"><a href="group___f_t_f_l___peripheral.html#ga7bcba0a1f0abf588061f4ab257e3fe48">FTFL_MemMapPtr</a></div><div class="ttdeci">struct FTFL_MemMap * FTFL_MemMapPtr</div></div>
<div class="ttc" id="struct_e_w_m___mem_map_html"><div class="ttname"><a href="struct_e_w_m___mem_map.html">EWM_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l04407">MK20D7.h:4407</a></div></div>
<div class="ttc" id="struct_r_f_v_b_a_t___mem_map_html"><div class="ttname"><a href="struct_r_f_v_b_a_t___mem_map.html">RFVBAT_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="bootloader_2k20_2headers_2_m_k20_d7_8h_source.html#l09508">MK20D7.h:9508</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da5e5fc14ae3766cca25d9723efdfaadc5"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da5e5fc14ae3766cca25d9723efdfaadc5">INT_CAN1_Bus_Off</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00155">MK20DZ10.h:155</a></div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga5f3656e2a154b64aa378a2f3856c3a8da7171e28892d2c1f7d1bca288bf743d7f">INT_Initial_Program_Counter</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k20_d_z10_8h_source.html#l00102">MK20DZ10.h:102</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Feb 22 2016 17:23:09 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
