
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-uk02-513.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 3520529 heartbeat IPC: 2.84048 cumulative IPC: 2.84048 (Simulation time: 0 hr 0 min 33 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7040855 heartbeat IPC: 2.84064 cumulative IPC: 2.84056 (Simulation time: 0 hr 1 min 6 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10554375 heartbeat IPC: 2.84615 cumulative IPC: 2.84242 (Simulation time: 0 hr 1 min 40 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 14057863 heartbeat IPC: 2.8543 cumulative IPC: 2.84538 (Simulation time: 0 hr 2 min 13 sec) 

Warmup complete CPU 0 instructions: 40000004 cycles: 14057863 (Simulation time: 0 hr 2 min 13 sec) 

Heartbeat CPU 0 instructions: 50000001 cycles: 317122938 heartbeat IPC: 0.0329962 cumulative IPC: 0.0329962 (Simulation time: 0 hr 17 min 9 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 621134166 heartbeat IPC: 0.0328935 cumulative IPC: 0.0329448 (Simulation time: 0 hr 32 min 6 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 931182068 heartbeat IPC: 0.0322531 cumulative IPC: 0.0327109 (Simulation time: 0 hr 47 min 30 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 1238183184 heartbeat IPC: 0.0325732 cumulative IPC: 0.0326764 (Simulation time: 1 hr 2 min 40 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 1543558651 heartbeat IPC: 0.0327466 cumulative IPC: 0.0326904 (Simulation time: 1 hr 17 min 46 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 1845768438 heartbeat IPC: 0.0330896 cumulative IPC: 0.0327563 (Simulation time: 1 hr 32 min 41 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 2147105008 heartbeat IPC: 0.0331855 cumulative IPC: 0.0328169 (Simulation time: 1 hr 47 min 32 sec) 
Heartbeat CPU 0 instructions: 120000003 cycles: 2449443646 heartbeat IPC: 0.0330755 cumulative IPC: 0.032849 (Simulation time: 2 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 2754371201 heartbeat IPC: 0.0327947 cumulative IPC: 0.032843 (Simulation time: 2 hr 17 min 30 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 3056609911 heartbeat IPC: 0.0330864 cumulative IPC: 0.0328671 (Simulation time: 2 hr 32 min 25 sec) 
Finished CPU 0 instructions: 100000002 cycles: 3042552265 cumulative IPC: 0.0328671 (Simulation time: 2 hr 32 min 25 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0328671 instructions: 100000002 cycles: 3042552265
cpu0_DTLB TOTAL     ACCESS:   35184259  HIT:   20357739  MISS:   14826520
cpu0_DTLB LOAD      ACCESS:   33555605  HIT:   18777758  MISS:   14777847
cpu0_DTLB RFO       ACCESS:    1628654  HIT:    1579981  MISS:      48673
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.8053 cycles
cpu0_DTLB MSHR FULL EVENTS: 2255 MSHR MERGE EVENTS: 48566
cpu0_ITLB TOTAL     ACCESS:    4189480  HIT:    4189480  MISS:          0
cpu0_ITLB LOAD      ACCESS:    4189480  HIT:    4189480  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   14826520  HIT:    1073996  MISS:   13752524
cpu0_STLB LOAD      ACCESS:   14777847  HIT:    1027985  MISS:   13749862
cpu0_STLB RFO       ACCESS:      48673  HIT:      46011  MISS:       2662
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.33219 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   47541874  HIT:   30927054  MISS:   16614820
cpu0_L1D LOAD      ACCESS:   31972089  HIT:   15461011  MISS:   16511078
cpu0_L1D RFO       ACCESS:    1838789  HIT:    1775279  MISS:      63510
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:   13730996  HIT:   13690764  MISS:      40232
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 192.538 cycles
cpu0_L1D MSHR FULL EVENTS: 4110 MSHR MERGE EVENTS: 557510
cpu0_L2C TOTAL     ACCESS:   16741470  HIT:     399319  MISS:   16342151
cpu0_L2C LOAD      ACCESS:   16511078  HIT:     228389  MISS:   16282689
cpu0_L2C RFO       ACCESS:      63510  HIT:       5139  MISS:      58371
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     126650  HIT:     126650  MISS:          0
cpu0_L2C TRANSLATION ACCESS:      40232  HIT:      39141  MISS:       1091
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 185.565 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   16460441  HIT:     350487  MISS:   16109706
LLC LOAD      ACCESS:   16282689  HIT:     231539  MISS:   16051150
LLC RFO       ACCESS:      58371  HIT:        789  MISS:      57582
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     118290  HIT:     118042  MISS:        248
LLC TRANSLATION ACCESS:       1091  HIT:        117  MISS:        974
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 167.939 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      46031  ROW_BUFFER_MISS:   16063499
 DBUS AVG_CONGESTED_CYCLE:    3.62222
 WQ ROW_BUFFER_HIT:      77098  ROW_BUFFER_MISS:      41164  FULL:          0

Summary: DRAM events
Added_to_RQ : 16109530
Added_to_WQ : 118306
Merged_WQ_READ : 176
 DBUS congested total cycle: 10597204
 DBUS delay total cycle: 81585723657

CPU 0 Branch Prediction Accuracy: 93.7459% MPKI: 10.7363 Average ROB Occupancy at Mispredict: 331.375
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 10.7363
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

