INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:31:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 buffer14/outs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer6/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 0.954ns (21.443%)  route 3.495ns (78.557%))
  Logic Levels:           8  (CARRY4=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=505, unset)          0.508     0.508    buffer14/clk
                         FDRE                                         r  buffer14/outs_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer14/outs_reg[6]/Q
                         net (fo=5, unplaced)         0.529     1.263    buffer14/control/Q[5]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.382 r  buffer14/control/result0_carry_i_1/O
                         net (fo=1, unplaced)         0.459     1.841    cmpi1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.272     2.113 r  cmpi1/result0_carry/CO[2]
                         net (fo=22, unplaced)        0.284     2.397    buffer14/control/CO[0]
                         LUT6 (Prop_lut6_I0_O)        0.122     2.519 f  buffer14/control/transmitValue_i_3__4/O
                         net (fo=3, unplaced)         0.723     3.242    buffer14/control/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     3.285 r  buffer14/control/transmitValue_i_6/O
                         net (fo=2, unplaced)         0.388     3.673    buffer14/control/transmitValue_i_6_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     3.716 r  buffer14/control/transmitValue_i_2__3/O
                         net (fo=8, unplaced)         0.282     3.998    buffer14/control/fullReg_reg
                         LUT6 (Prop_lut6_I3_O)        0.043     4.041 f  buffer14/control/transmitValue_i_7__0/O
                         net (fo=2, unplaced)         0.255     4.296    fork16/control/generateBlocks[4].regblock/transmitValue_reg_7
                         LUT6 (Prop_lut6_I5_O)        0.043     4.339 f  fork16/control/generateBlocks[4].regblock/transmitValue_i_3__0/O
                         net (fo=15, unplaced)        0.297     4.636    control_merge0/tehb/control/dataReg_reg[5]
                         LUT6 (Prop_lut6_I2_O)        0.043     4.679 r  control_merge0/tehb/control/dataReg[5]_i_1__0/O
                         net (fo=6, unplaced)         0.278     4.957    buffer6/E[0]
                         FDRE                                         r  buffer6/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=505, unset)          0.483     7.683    buffer6/clk
                         FDRE                                         r  buffer6/dataReg_reg[0]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.455    buffer6/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  2.498    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2566.641 ; gain = 32.000 ; free physical = 42791 ; free virtual = 219159
