// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _TOP_fuct_HH_
#define _TOP_fuct_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "TOP_fuct_entry3.h"
#include "TOP_fuct_entry226.h"
#include "Loop_memset_SobOvlyI.h"
#include "Block_TOP_fuct_memin.h"
#include "Loop_memset_XsOvImSt.h"
#include "AXIvideo2Mat.h"
#include "CvtColor.h"
#include "Duplicate219.h"
#include "CopImage220.h"
#include "Duplicate221.h"
#include "Sobel.h"
#include "Sobel_1.h"
#include "Threshold222.h"
#include "Threshold.h"
#include "filtrel_kernel.h"
#include "OvlayImage223.h"
#include "Duplicate.h"
#include "CopImage224.h"
#include "filtrel_kernelXS.h"
#include "OvlayImage225.h"
#include "SeekPoint.h"
#include "TOP_fuct_SobOvlyIAem.h"
#include "TOP_fuct_K.h"
#include "fifo_w32_d2_A.h"
#include "fifo_w32_d5_A.h"
#include "fifo_w32_d4_A.h"
#include "fifo_w9_d6_A.h"
#include "fifo_w10_d6_A.h"
#include "fifo_w9_d8_A.h"
#include "fifo_w10_d8_A.h"
#include "fifo_w9_d11_A.h"
#include "fifo_w10_d11_A.h"
#include "fifo_w8_d2_A.h"
#include "start_for_TOP_fucCeG.h"
#include "start_for_Block_TDeQ.h"
#include "start_for_CopImagEe0.h"
#include "start_for_DuplicaFfa.h"
#include "start_for_ThreshoGfk.h"
#include "start_for_ThreshoHfu.h"
#include "start_for_CvtColoIfE.h"
#include "start_for_DuplicaJfO.h"
#include "start_for_Sobel_U0.h"
#include "start_for_Sobel_1KfY.h"
#include "start_for_filtrelLf8.h"
#include "start_for_DuplicaMgi.h"
#include "start_for_CopImagNgs.h"
#include "start_for_filtrelOgC.h"
#include "start_for_SeekPoiPgM.h"
#include "TOP_fuct_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct TOP_fuct : public sc_module {
    // Port declarations 35
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > INPUT_STREAM_TDATA;
    sc_in< sc_lv<4> > INPUT_STREAM_TKEEP;
    sc_in< sc_lv<4> > INPUT_STREAM_TSTRB;
    sc_in< sc_lv<1> > INPUT_STREAM_TUSER;
    sc_in< sc_lv<1> > INPUT_STREAM_TLAST;
    sc_in< sc_lv<1> > INPUT_STREAM_TID;
    sc_in< sc_lv<1> > INPUT_STREAM_TDEST;
    sc_in< sc_lv<32> > OUTPUT_STREAM_TDATA;
    sc_in< sc_lv<4> > OUTPUT_STREAM_TKEEP;
    sc_in< sc_lv<4> > OUTPUT_STREAM_TSTRB;
    sc_in< sc_lv<1> > OUTPUT_STREAM_TUSER;
    sc_in< sc_lv<1> > OUTPUT_STREAM_TLAST;
    sc_in< sc_lv<1> > OUTPUT_STREAM_TID;
    sc_in< sc_lv<1> > OUTPUT_STREAM_TDEST;
    sc_in< sc_logic > INPUT_STREAM_TVALID;
    sc_out< sc_logic > INPUT_STREAM_TREADY;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_logic > ap_var_for_const2;


    // Module declarations
    TOP_fuct(sc_module_name name);
    SC_HAS_PROCESS(TOP_fuct);

    ~TOP_fuct();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    TOP_fuct_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* TOP_fuct_AXILiteS_s_axi_U;
    TOP_fuct_SobOvlyIAem* SobOvlyIma_Strt_U;
    TOP_fuct_SobOvlyIAem* XsOvImStrtLoc_U;
    TOP_fuct_K* K_U;
    TOP_fuct_K* B_U;
    TOP_fuct_K* NumPoint_U;
    TOP_fuct_entry3* TOP_fuct_entry3_U0;
    TOP_fuct_entry226* TOP_fuct_entry226_U0;
    Loop_memset_SobOvlyI* Loop_memset_SobOvlyI_U0;
    Block_TOP_fuct_memin* Block_TOP_fuct_memin_U0;
    Loop_memset_XsOvImSt* Loop_memset_XsOvImSt_U0;
    AXIvideo2Mat* AXIvideo2Mat_U0;
    CvtColor* CvtColor_U0;
    Duplicate219* Duplicate219_U0;
    CopImage220* CopImage220_U0;
    Duplicate221* Duplicate221_U0;
    Sobel* Sobel_U0;
    Sobel_1* Sobel_1_U0;
    Threshold222* Threshold222_U0;
    Threshold* Threshold_U0;
    filtrel_kernel* filtrel_kernel_U0;
    OvlayImage223* OvlayImage223_U0;
    Duplicate* Duplicate_U0;
    CopImage224* CopImage224_U0;
    filtrel_kernelXS* filtrel_kernelXS_U0;
    OvlayImage225* OvlayImage225_U0;
    SeekPoint* SeekPoint_U0;
    fifo_w32_d2_A* rows_c1_U;
    fifo_w32_d2_A* cols_c2_U;
    fifo_w32_d2_A* rows_c_U;
    fifo_w32_d2_A* cols_c_U;
    fifo_w32_d5_A* rows_c81_U;
    fifo_w32_d2_A* ImgRgb_Datsrc_rows_V_1_U;
    fifo_w32_d5_A* cols_c82_U;
    fifo_w32_d2_A* ImgRgb_Datsrc_cols_V_1_U;
    fifo_w32_d4_A* ImgGry_Datsrc_rows_V_U;
    fifo_w32_d4_A* ImgGry_Datsrc_cols_V_U;
    fifo_w9_d6_A* ImgGry_Datcop_rows_V_U;
    fifo_w10_d6_A* ImgGry_Datcop_cols_V_U;
    fifo_w9_d8_A* ImgGry_Threh_sp_rows_U;
    fifo_w10_d8_A* ImgGry_Threh_sp_cols_U;
    fifo_w9_d8_A* ImgGry_Threh_cz_rows_U;
    fifo_w10_d8_A* ImgGry_Threh_cz_cols_U;
    fifo_w9_d11_A* ImgGry_Ovlaycz_rows_s_U;
    fifo_w10_d11_A* ImgGry_Ovlaycz_cols_s_U;
    fifo_w8_d2_A* ImgRgb_Datsrc_data_s_U;
    fifo_w8_d2_A* ImgRgb_Datsrc_data_s_1_U;
    fifo_w8_d2_A* ImgRgb_Datsrc_data_s_2_U;
    fifo_w32_d2_A* ImgRgb_Datsrc_rows_V_U;
    fifo_w32_d2_A* ImgRgb_Datsrc_cols_V_U;
    fifo_w8_d2_A* ImgGry_Datsrc_data_s_U;
    fifo_w8_d2_A* ImgGry_Datsrc_a_data_U;
    fifo_w8_d2_A* ImgGry_Datcop_data_s_U;
    fifo_w8_d2_A* ImgGry_Datcop_a_data_U;
    fifo_w8_d2_A* ImgGry_Datcop_b_data_U;
    fifo_w8_d2_A* ImgGry_Sobcop_cz_dat_U;
    fifo_w8_d2_A* ImgGry_Sobcop_sp_dat_U;
    fifo_w8_d2_A* ImgGry_Threh_sp_data_U;
    fifo_w8_d2_A* ImgGry_Threh_cz_data_U;
    fifo_w8_d2_A* ImgGry_Copfilt_data_s_U;
    fifo_w8_d2_A* ImgGry_Ovlaycz_data_s_U;
    fifo_w8_d2_A* ImgGry_Ovlaycz_a_dat_U;
    fifo_w8_d2_A* ImgGry_Ovlaycz_b_dat_U;
    fifo_w8_d2_A* ImgGry_DatCopXs_data_U;
    fifo_w8_d2_A* ImgGry_OvlyFiltcz_da_U;
    fifo_w8_d2_A* ImgGry_OvlySumcz_dat_U;
    start_for_TOP_fucCeG* start_for_TOP_fucCeG_U;
    start_for_Block_TDeQ* start_for_Block_TDeQ_U;
    start_for_CopImagEe0* start_for_CopImagEe0_U;
    start_for_DuplicaFfa* start_for_DuplicaFfa_U;
    start_for_ThreshoGfk* start_for_ThreshoGfk_U;
    start_for_ThreshoHfu* start_for_ThreshoHfu_U;
    start_for_CvtColoIfE* start_for_CvtColoIfE_U;
    start_for_DuplicaJfO* start_for_DuplicaJfO_U;
    start_for_Sobel_U0* start_for_Sobel_U0_U;
    start_for_Sobel_1KfY* start_for_Sobel_1KfY_U;
    start_for_filtrelLf8* start_for_filtrelLf8_U;
    start_for_DuplicaMgi* start_for_DuplicaMgi_U;
    start_for_CopImagNgs* start_for_CopImagNgs_U;
    start_for_filtrelOgC* start_for_filtrelOgC_U;
    start_for_SeekPoiPgM* start_for_SeekPoiPgM_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > rows;
    sc_signal< sc_lv<32> > cols;
    sc_signal< sc_lv<1> > SobOvlyIma_Strt_i_q0;
    sc_signal< sc_lv<1> > SobOvlyIma_Strt_i_q1;
    sc_signal< sc_lv<1> > SobOvlyIma_Strt_t_q0;
    sc_signal< sc_lv<1> > SobOvlyIma_Strt_t_q1;
    sc_signal< sc_lv<1> > XsOvImStrtLoc_i_q0;
    sc_signal< sc_lv<1> > XsOvImStrtLoc_i_q1;
    sc_signal< sc_lv<1> > XsOvImStrtLoc_t_q0;
    sc_signal< sc_lv<1> > XsOvImStrtLoc_t_q1;
    sc_signal< sc_lv<32> > K_q0;
    sc_signal< sc_lv<32> > B_q0;
    sc_signal< sc_lv<32> > NumPoint_q0;
    sc_signal< sc_logic > TOP_fuct_entry3_U0_ap_start;
    sc_signal< sc_logic > TOP_fuct_entry3_U0_ap_done;
    sc_signal< sc_logic > TOP_fuct_entry3_U0_ap_continue;
    sc_signal< sc_logic > TOP_fuct_entry3_U0_ap_idle;
    sc_signal< sc_logic > TOP_fuct_entry3_U0_ap_ready;
    sc_signal< sc_logic > TOP_fuct_entry3_U0_start_out;
    sc_signal< sc_logic > TOP_fuct_entry3_U0_start_write;
    sc_signal< sc_lv<32> > TOP_fuct_entry3_U0_rows_out_din;
    sc_signal< sc_logic > TOP_fuct_entry3_U0_rows_out_write;
    sc_signal< sc_lv<32> > TOP_fuct_entry3_U0_cols_out_din;
    sc_signal< sc_logic > TOP_fuct_entry3_U0_cols_out_write;
    sc_signal< sc_logic > TOP_fuct_entry226_U0_ap_start;
    sc_signal< sc_logic > TOP_fuct_entry226_U0_ap_done;
    sc_signal< sc_logic > TOP_fuct_entry226_U0_ap_continue;
    sc_signal< sc_logic > TOP_fuct_entry226_U0_ap_idle;
    sc_signal< sc_logic > TOP_fuct_entry226_U0_ap_ready;
    sc_signal< sc_logic > TOP_fuct_entry226_U0_start_out;
    sc_signal< sc_logic > TOP_fuct_entry226_U0_start_write;
    sc_signal< sc_logic > TOP_fuct_entry226_U0_rows_read;
    sc_signal< sc_logic > TOP_fuct_entry226_U0_cols_read;
    sc_signal< sc_lv<32> > TOP_fuct_entry226_U0_rows_out_din;
    sc_signal< sc_logic > TOP_fuct_entry226_U0_rows_out_write;
    sc_signal< sc_lv<32> > TOP_fuct_entry226_U0_cols_out_din;
    sc_signal< sc_logic > TOP_fuct_entry226_U0_cols_out_write;
    sc_signal< sc_logic > Loop_memset_SobOvlyI_U0_ap_start;
    sc_signal< sc_logic > Loop_memset_SobOvlyI_U0_ap_done;
    sc_signal< sc_logic > Loop_memset_SobOvlyI_U0_ap_continue;
    sc_signal< sc_logic > Loop_memset_SobOvlyI_U0_ap_idle;
    sc_signal< sc_logic > Loop_memset_SobOvlyI_U0_ap_ready;
    sc_signal< sc_lv<1> > Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_address0;
    sc_signal< sc_logic > Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_ce0;
    sc_signal< sc_logic > Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_we0;
    sc_signal< sc_lv<1> > Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_d0;
    sc_signal< sc_logic > ap_channel_done_SobOvlyIma_Strt;
    sc_signal< sc_logic > Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_full_n;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ap_start;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_start_full_n;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ap_done;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ap_continue;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ap_idle;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ap_ready;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_start_out;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_start_write;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_rows_read;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_cols_read;
    sc_signal< sc_lv<32> > Block_TOP_fuct_memin_U0_rows_out_din;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_rows_out_write;
    sc_signal< sc_lv<32> > Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_rows_V_out_din;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_TOP_fuct_memin_U0_cols_out_din;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_cols_out_write;
    sc_signal< sc_lv<32> > Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_cols_V_out_din;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ImgRgb_Datsrc_cols_V_out_write;
    sc_signal< sc_lv<32> > Block_TOP_fuct_memin_U0_ImgGry_Datsrc_rows_V_out_din;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ImgGry_Datsrc_rows_V_out_write;
    sc_signal< sc_lv<32> > Block_TOP_fuct_memin_U0_ImgGry_Datsrc_cols_V_out_din;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ImgGry_Datsrc_cols_V_out_write;
    sc_signal< sc_lv<9> > Block_TOP_fuct_memin_U0_ImgGry_Datcop_rows_V_out_din;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ImgGry_Datcop_rows_V_out_write;
    sc_signal< sc_lv<10> > Block_TOP_fuct_memin_U0_ImgGry_Datcop_cols_V_out_din;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ImgGry_Datcop_cols_V_out_write;
    sc_signal< sc_lv<9> > Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_rows_V_out_din;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_rows_V_out_write;
    sc_signal< sc_lv<10> > Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_cols_V_out_din;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ImgGry_Threh_sp_cols_V_out_write;
    sc_signal< sc_lv<9> > Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_rows_V_out_din;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_rows_V_out_write;
    sc_signal< sc_lv<10> > Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_cols_V_out_din;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ImgGry_Threh_cz_cols_V_out_write;
    sc_signal< sc_lv<9> > Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_rows_V_out_din;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_rows_V_out_write;
    sc_signal< sc_lv<10> > Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_cols_V_out_din;
    sc_signal< sc_logic > Block_TOP_fuct_memin_U0_ImgGry_Ovlaycz_cols_V_out_write;
    sc_signal< sc_logic > Loop_memset_XsOvImSt_U0_ap_start;
    sc_signal< sc_logic > Loop_memset_XsOvImSt_U0_ap_done;
    sc_signal< sc_logic > Loop_memset_XsOvImSt_U0_ap_continue;
    sc_signal< sc_logic > Loop_memset_XsOvImSt_U0_ap_idle;
    sc_signal< sc_logic > Loop_memset_XsOvImSt_U0_ap_ready;
    sc_signal< sc_lv<1> > Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_address0;
    sc_signal< sc_logic > Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_ce0;
    sc_signal< sc_logic > Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_we0;
    sc_signal< sc_lv<1> > Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_d0;
    sc_signal< sc_logic > ap_channel_done_XsOvImStrtLoc;
    sc_signal< sc_logic > Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_full_n;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_start;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_done;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_continue;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_idle;
    sc_signal< sc_logic > AXIvideo2Mat_U0_ap_ready;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_out;
    sc_signal< sc_logic > AXIvideo2Mat_U0_start_write;
    sc_signal< sc_logic > AXIvideo2Mat_U0_INPUT_STREAM_TREADY;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_rows_V_read;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_cols_V_read;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_0_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_0_V_write;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_1_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_1_V_write;
    sc_signal< sc_lv<8> > AXIvideo2Mat_U0_img_data_stream_2_V_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_data_stream_2_V_write;
    sc_signal< sc_lv<32> > AXIvideo2Mat_U0_img_rows_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_rows_V_out_write;
    sc_signal< sc_lv<32> > AXIvideo2Mat_U0_img_cols_V_out_din;
    sc_signal< sc_logic > AXIvideo2Mat_U0_img_cols_V_out_write;
    sc_signal< sc_logic > CvtColor_U0_ap_start;
    sc_signal< sc_logic > CvtColor_U0_ap_done;
    sc_signal< sc_logic > CvtColor_U0_ap_continue;
    sc_signal< sc_logic > CvtColor_U0_ap_idle;
    sc_signal< sc_logic > CvtColor_U0_ap_ready;
    sc_signal< sc_logic > CvtColor_U0_start_out;
    sc_signal< sc_logic > CvtColor_U0_start_write;
    sc_signal< sc_logic > CvtColor_U0_p_src_rows_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_cols_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_0_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_1_V_read;
    sc_signal< sc_logic > CvtColor_U0_p_src_data_stream_2_V_read;
    sc_signal< sc_lv<8> > CvtColor_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > CvtColor_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > Duplicate219_U0_ap_start;
    sc_signal< sc_logic > Duplicate219_U0_ap_done;
    sc_signal< sc_logic > Duplicate219_U0_ap_continue;
    sc_signal< sc_logic > Duplicate219_U0_ap_idle;
    sc_signal< sc_logic > Duplicate219_U0_ap_ready;
    sc_signal< sc_logic > Duplicate219_U0_src_rows_V_read;
    sc_signal< sc_logic > Duplicate219_U0_src_cols_V_read;
    sc_signal< sc_logic > Duplicate219_U0_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Duplicate219_U0_dst1_data_stream_V_din;
    sc_signal< sc_logic > Duplicate219_U0_dst1_data_stream_V_write;
    sc_signal< sc_lv<8> > Duplicate219_U0_dst2_data_stream_V;
    sc_signal< sc_logic > Duplicate219_U0_dst2_data_stream_V_ap_vld;
    sc_signal< sc_logic > CopImage220_U0_ap_start;
    sc_signal< sc_logic > CopImage220_U0_ap_done;
    sc_signal< sc_logic > CopImage220_U0_ap_continue;
    sc_signal< sc_logic > CopImage220_U0_ap_idle;
    sc_signal< sc_logic > CopImage220_U0_ap_ready;
    sc_signal< sc_logic > CopImage220_U0_src_data_stream_V_read;
    sc_signal< sc_lv<8> > CopImage220_U0_dst_data_stream_V_din;
    sc_signal< sc_logic > CopImage220_U0_dst_data_stream_V_write;
    sc_signal< sc_logic > CopImage220_U0_HEIGHT_read;
    sc_signal< sc_logic > CopImage220_U0_WIDTH_read;
    sc_signal< sc_logic > Duplicate221_U0_ap_start;
    sc_signal< sc_logic > Duplicate221_U0_start_full_n;
    sc_signal< sc_logic > Duplicate221_U0_ap_done;
    sc_signal< sc_logic > Duplicate221_U0_ap_continue;
    sc_signal< sc_logic > Duplicate221_U0_ap_idle;
    sc_signal< sc_logic > Duplicate221_U0_ap_ready;
    sc_signal< sc_logic > Duplicate221_U0_start_out;
    sc_signal< sc_logic > Duplicate221_U0_start_write;
    sc_signal< sc_logic > Duplicate221_U0_src_rows_V_read;
    sc_signal< sc_logic > Duplicate221_U0_src_cols_V_read;
    sc_signal< sc_logic > Duplicate221_U0_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Duplicate221_U0_dst1_data_stream_V_din;
    sc_signal< sc_logic > Duplicate221_U0_dst1_data_stream_V_write;
    sc_signal< sc_lv<8> > Duplicate221_U0_dst2_data_stream_V_din;
    sc_signal< sc_logic > Duplicate221_U0_dst2_data_stream_V_write;
    sc_signal< sc_logic > Sobel_U0_ap_start;
    sc_signal< sc_logic > Sobel_U0_ap_done;
    sc_signal< sc_logic > Sobel_U0_ap_continue;
    sc_signal< sc_logic > Sobel_U0_ap_idle;
    sc_signal< sc_logic > Sobel_U0_ap_ready;
    sc_signal< sc_logic > Sobel_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Sobel_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > Sobel_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > Sobel_1_U0_ap_start;
    sc_signal< sc_logic > Sobel_1_U0_ap_done;
    sc_signal< sc_logic > Sobel_1_U0_ap_continue;
    sc_signal< sc_logic > Sobel_1_U0_ap_idle;
    sc_signal< sc_logic > Sobel_1_U0_ap_ready;
    sc_signal< sc_logic > Sobel_1_U0_p_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Sobel_1_U0_p_dst_data_stream_V_din;
    sc_signal< sc_logic > Sobel_1_U0_p_dst_data_stream_V_write;
    sc_signal< sc_logic > Threshold222_U0_ap_start;
    sc_signal< sc_logic > Threshold222_U0_ap_done;
    sc_signal< sc_logic > Threshold222_U0_ap_continue;
    sc_signal< sc_logic > Threshold222_U0_ap_idle;
    sc_signal< sc_logic > Threshold222_U0_ap_ready;
    sc_signal< sc_logic > Threshold222_U0_start_out;
    sc_signal< sc_logic > Threshold222_U0_start_write;
    sc_signal< sc_logic > Threshold222_U0_src_data_stream_V_read;
    sc_signal< sc_logic > Threshold222_U0_dst_rows_V_read;
    sc_signal< sc_logic > Threshold222_U0_dst_cols_V_read;
    sc_signal< sc_lv<8> > Threshold222_U0_dst_data_stream_V_din;
    sc_signal< sc_logic > Threshold222_U0_dst_data_stream_V_write;
    sc_signal< sc_logic > Threshold_U0_ap_start;
    sc_signal< sc_logic > Threshold_U0_ap_done;
    sc_signal< sc_logic > Threshold_U0_ap_continue;
    sc_signal< sc_logic > Threshold_U0_ap_idle;
    sc_signal< sc_logic > Threshold_U0_ap_ready;
    sc_signal< sc_logic > Threshold_U0_src_data_stream_V_read;
    sc_signal< sc_logic > Threshold_U0_dst_rows_V_read;
    sc_signal< sc_logic > Threshold_U0_dst_cols_V_read;
    sc_signal< sc_lv<8> > Threshold_U0_dst_data_stream_V_din;
    sc_signal< sc_logic > Threshold_U0_dst_data_stream_V_write;
    sc_signal< sc_logic > filtrel_kernel_U0_ap_start;
    sc_signal< sc_logic > filtrel_kernel_U0_ap_done;
    sc_signal< sc_logic > filtrel_kernel_U0_ap_continue;
    sc_signal< sc_logic > filtrel_kernel_U0_ap_idle;
    sc_signal< sc_logic > filtrel_kernel_U0_ap_ready;
    sc_signal< sc_logic > filtrel_kernel_U0_src_data_stream_V_read;
    sc_signal< sc_lv<8> > filtrel_kernel_U0_dst_data_stream_V_din;
    sc_signal< sc_logic > filtrel_kernel_U0_dst_data_stream_V_write;
    sc_signal< sc_logic > OvlayImage223_U0_ap_start;
    sc_signal< sc_logic > OvlayImage223_U0_ap_done;
    sc_signal< sc_logic > OvlayImage223_U0_ap_continue;
    sc_signal< sc_logic > OvlayImage223_U0_ap_idle;
    sc_signal< sc_logic > OvlayImage223_U0_ap_ready;
    sc_signal< sc_logic > OvlayImage223_U0_start_out;
    sc_signal< sc_logic > OvlayImage223_U0_start_write;
    sc_signal< sc_logic > OvlayImage223_U0_src_data_stream_V_read;
    sc_signal< sc_logic > OvlayImage223_U0_ovlaysrc_data_stream_V_read;
    sc_signal< sc_lv<8> > OvlayImage223_U0_dst_data_stream_V_din;
    sc_signal< sc_logic > OvlayImage223_U0_dst_data_stream_V_write;
    sc_signal< sc_lv<1> > OvlayImage223_U0_StartLoc_address0;
    sc_signal< sc_logic > OvlayImage223_U0_StartLoc_ce0;
    sc_signal< sc_lv<1> > OvlayImage223_U0_StartLoc_address1;
    sc_signal< sc_logic > OvlayImage223_U0_StartLoc_ce1;
    sc_signal< sc_logic > Duplicate_U0_ap_start;
    sc_signal< sc_logic > Duplicate_U0_ap_done;
    sc_signal< sc_logic > Duplicate_U0_ap_continue;
    sc_signal< sc_logic > Duplicate_U0_ap_idle;
    sc_signal< sc_logic > Duplicate_U0_ap_ready;
    sc_signal< sc_logic > Duplicate_U0_start_out;
    sc_signal< sc_logic > Duplicate_U0_start_write;
    sc_signal< sc_logic > Duplicate_U0_src_rows_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_cols_V_read;
    sc_signal< sc_logic > Duplicate_U0_src_data_stream_V_read;
    sc_signal< sc_lv<8> > Duplicate_U0_dst1_data_stream_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst1_data_stream_V_write;
    sc_signal< sc_lv<8> > Duplicate_U0_dst2_data_stream_V_din;
    sc_signal< sc_logic > Duplicate_U0_dst2_data_stream_V_write;
    sc_signal< sc_logic > CopImage224_U0_ap_start;
    sc_signal< sc_logic > CopImage224_U0_ap_done;
    sc_signal< sc_logic > CopImage224_U0_ap_continue;
    sc_signal< sc_logic > CopImage224_U0_ap_idle;
    sc_signal< sc_logic > CopImage224_U0_ap_ready;
    sc_signal< sc_logic > CopImage224_U0_start_out;
    sc_signal< sc_logic > CopImage224_U0_start_write;
    sc_signal< sc_logic > CopImage224_U0_src_data_stream_V_read;
    sc_signal< sc_lv<8> > CopImage224_U0_dst_data_stream_V_din;
    sc_signal< sc_logic > CopImage224_U0_dst_data_stream_V_write;
    sc_signal< sc_logic > filtrel_kernelXS_U0_ap_start;
    sc_signal< sc_logic > filtrel_kernelXS_U0_ap_done;
    sc_signal< sc_logic > filtrel_kernelXS_U0_ap_continue;
    sc_signal< sc_logic > filtrel_kernelXS_U0_ap_idle;
    sc_signal< sc_logic > filtrel_kernelXS_U0_ap_ready;
    sc_signal< sc_logic > filtrel_kernelXS_U0_src_data_stream_V_read;
    sc_signal< sc_lv<8> > filtrel_kernelXS_U0_dst_data_stream_V_din;
    sc_signal< sc_logic > filtrel_kernelXS_U0_dst_data_stream_V_write;
    sc_signal< sc_logic > OvlayImage225_U0_ap_start;
    sc_signal< sc_logic > OvlayImage225_U0_ap_done;
    sc_signal< sc_logic > OvlayImage225_U0_ap_continue;
    sc_signal< sc_logic > OvlayImage225_U0_ap_idle;
    sc_signal< sc_logic > OvlayImage225_U0_ap_ready;
    sc_signal< sc_logic > OvlayImage225_U0_start_out;
    sc_signal< sc_logic > OvlayImage225_U0_start_write;
    sc_signal< sc_logic > OvlayImage225_U0_src_data_stream_V_read;
    sc_signal< sc_logic > OvlayImage225_U0_ovlaysrc_data_stream_V_read;
    sc_signal< sc_lv<8> > OvlayImage225_U0_dst_data_stream_V_din;
    sc_signal< sc_logic > OvlayImage225_U0_dst_data_stream_V_write;
    sc_signal< sc_lv<1> > OvlayImage225_U0_StartLoc_address0;
    sc_signal< sc_logic > OvlayImage225_U0_StartLoc_ce0;
    sc_signal< sc_lv<1> > OvlayImage225_U0_StartLoc_address1;
    sc_signal< sc_logic > OvlayImage225_U0_StartLoc_ce1;
    sc_signal< sc_logic > SeekPoint_U0_ap_start;
    sc_signal< sc_logic > SeekPoint_U0_ap_done;
    sc_signal< sc_logic > SeekPoint_U0_ap_continue;
    sc_signal< sc_logic > SeekPoint_U0_ap_idle;
    sc_signal< sc_logic > SeekPoint_U0_ap_ready;
    sc_signal< sc_logic > SeekPoint_U0_src_data_stream_V_read;
    sc_signal< sc_lv<6> > SeekPoint_U0_K_address0;
    sc_signal< sc_logic > SeekPoint_U0_K_ce0;
    sc_signal< sc_logic > SeekPoint_U0_K_we0;
    sc_signal< sc_lv<32> > SeekPoint_U0_K_d0;
    sc_signal< sc_lv<6> > SeekPoint_U0_B_address0;
    sc_signal< sc_logic > SeekPoint_U0_B_ce0;
    sc_signal< sc_logic > SeekPoint_U0_B_we0;
    sc_signal< sc_lv<32> > SeekPoint_U0_B_d0;
    sc_signal< sc_lv<6> > SeekPoint_U0_NumPoint_address0;
    sc_signal< sc_logic > SeekPoint_U0_NumPoint_ce0;
    sc_signal< sc_logic > SeekPoint_U0_NumPoint_we0;
    sc_signal< sc_lv<32> > SeekPoint_U0_NumPoint_d0;
    sc_signal< sc_logic > SobOvlyIma_Strt_i_full_n;
    sc_signal< sc_logic > SobOvlyIma_Strt_t_empty_n;
    sc_signal< sc_lv<1> > SobOvlyIma_Strt_t_d1;
    sc_signal< sc_logic > SobOvlyIma_Strt_t_we1;
    sc_signal< sc_logic > XsOvImStrtLoc_i_full_n;
    sc_signal< sc_logic > XsOvImStrtLoc_t_empty_n;
    sc_signal< sc_lv<1> > XsOvImStrtLoc_t_d1;
    sc_signal< sc_logic > XsOvImStrtLoc_t_we1;
    sc_signal< sc_logic > rows_c1_full_n;
    sc_signal< sc_lv<32> > rows_c1_dout;
    sc_signal< sc_logic > rows_c1_empty_n;
    sc_signal< sc_logic > cols_c2_full_n;
    sc_signal< sc_lv<32> > cols_c2_dout;
    sc_signal< sc_logic > cols_c2_empty_n;
    sc_signal< sc_logic > rows_c_full_n;
    sc_signal< sc_lv<32> > rows_c_dout;
    sc_signal< sc_logic > rows_c_empty_n;
    sc_signal< sc_logic > cols_c_full_n;
    sc_signal< sc_lv<32> > cols_c_dout;
    sc_signal< sc_logic > cols_c_empty_n;
    sc_signal< sc_logic > rows_c81_full_n;
    sc_signal< sc_lv<32> > rows_c81_dout;
    sc_signal< sc_logic > rows_c81_empty_n;
    sc_signal< sc_logic > ImgRgb_Datsrc_rows_V_1_full_n;
    sc_signal< sc_lv<32> > ImgRgb_Datsrc_rows_V_1_dout;
    sc_signal< sc_logic > ImgRgb_Datsrc_rows_V_1_empty_n;
    sc_signal< sc_logic > cols_c82_full_n;
    sc_signal< sc_lv<32> > cols_c82_dout;
    sc_signal< sc_logic > cols_c82_empty_n;
    sc_signal< sc_logic > ImgRgb_Datsrc_cols_V_1_full_n;
    sc_signal< sc_lv<32> > ImgRgb_Datsrc_cols_V_1_dout;
    sc_signal< sc_logic > ImgRgb_Datsrc_cols_V_1_empty_n;
    sc_signal< sc_logic > ImgGry_Datsrc_rows_V_full_n;
    sc_signal< sc_lv<32> > ImgGry_Datsrc_rows_V_dout;
    sc_signal< sc_logic > ImgGry_Datsrc_rows_V_empty_n;
    sc_signal< sc_logic > ImgGry_Datsrc_cols_V_full_n;
    sc_signal< sc_lv<32> > ImgGry_Datsrc_cols_V_dout;
    sc_signal< sc_logic > ImgGry_Datsrc_cols_V_empty_n;
    sc_signal< sc_logic > ImgGry_Datcop_rows_V_full_n;
    sc_signal< sc_lv<9> > ImgGry_Datcop_rows_V_dout;
    sc_signal< sc_logic > ImgGry_Datcop_rows_V_empty_n;
    sc_signal< sc_logic > ImgGry_Datcop_cols_V_full_n;
    sc_signal< sc_lv<10> > ImgGry_Datcop_cols_V_dout;
    sc_signal< sc_logic > ImgGry_Datcop_cols_V_empty_n;
    sc_signal< sc_logic > ImgGry_Threh_sp_rows_full_n;
    sc_signal< sc_lv<9> > ImgGry_Threh_sp_rows_dout;
    sc_signal< sc_logic > ImgGry_Threh_sp_rows_empty_n;
    sc_signal< sc_logic > ImgGry_Threh_sp_cols_full_n;
    sc_signal< sc_lv<10> > ImgGry_Threh_sp_cols_dout;
    sc_signal< sc_logic > ImgGry_Threh_sp_cols_empty_n;
    sc_signal< sc_logic > ImgGry_Threh_cz_rows_full_n;
    sc_signal< sc_lv<9> > ImgGry_Threh_cz_rows_dout;
    sc_signal< sc_logic > ImgGry_Threh_cz_rows_empty_n;
    sc_signal< sc_logic > ImgGry_Threh_cz_cols_full_n;
    sc_signal< sc_lv<10> > ImgGry_Threh_cz_cols_dout;
    sc_signal< sc_logic > ImgGry_Threh_cz_cols_empty_n;
    sc_signal< sc_logic > ImgGry_Ovlaycz_rows_s_full_n;
    sc_signal< sc_lv<9> > ImgGry_Ovlaycz_rows_s_dout;
    sc_signal< sc_logic > ImgGry_Ovlaycz_rows_s_empty_n;
    sc_signal< sc_logic > ImgGry_Ovlaycz_cols_s_full_n;
    sc_signal< sc_lv<10> > ImgGry_Ovlaycz_cols_s_dout;
    sc_signal< sc_logic > ImgGry_Ovlaycz_cols_s_empty_n;
    sc_signal< sc_logic > ImgRgb_Datsrc_data_s_full_n;
    sc_signal< sc_lv<8> > ImgRgb_Datsrc_data_s_dout;
    sc_signal< sc_logic > ImgRgb_Datsrc_data_s_empty_n;
    sc_signal< sc_logic > ImgRgb_Datsrc_data_s_1_full_n;
    sc_signal< sc_lv<8> > ImgRgb_Datsrc_data_s_1_dout;
    sc_signal< sc_logic > ImgRgb_Datsrc_data_s_1_empty_n;
    sc_signal< sc_logic > ImgRgb_Datsrc_data_s_2_full_n;
    sc_signal< sc_lv<8> > ImgRgb_Datsrc_data_s_2_dout;
    sc_signal< sc_logic > ImgRgb_Datsrc_data_s_2_empty_n;
    sc_signal< sc_logic > ImgRgb_Datsrc_rows_V_full_n;
    sc_signal< sc_lv<32> > ImgRgb_Datsrc_rows_V_dout;
    sc_signal< sc_logic > ImgRgb_Datsrc_rows_V_empty_n;
    sc_signal< sc_logic > ImgRgb_Datsrc_cols_V_full_n;
    sc_signal< sc_lv<32> > ImgRgb_Datsrc_cols_V_dout;
    sc_signal< sc_logic > ImgRgb_Datsrc_cols_V_empty_n;
    sc_signal< sc_logic > ImgGry_Datsrc_data_s_full_n;
    sc_signal< sc_lv<8> > ImgGry_Datsrc_data_s_dout;
    sc_signal< sc_logic > ImgGry_Datsrc_data_s_empty_n;
    sc_signal< sc_logic > ImgGry_Datsrc_a_data_full_n;
    sc_signal< sc_lv<8> > ImgGry_Datsrc_a_data_dout;
    sc_signal< sc_logic > ImgGry_Datsrc_a_data_empty_n;
    sc_signal< sc_logic > ImgGry_Datcop_data_s_full_n;
    sc_signal< sc_lv<8> > ImgGry_Datcop_data_s_dout;
    sc_signal< sc_logic > ImgGry_Datcop_data_s_empty_n;
    sc_signal< sc_logic > ImgGry_Datcop_a_data_full_n;
    sc_signal< sc_lv<8> > ImgGry_Datcop_a_data_dout;
    sc_signal< sc_logic > ImgGry_Datcop_a_data_empty_n;
    sc_signal< sc_logic > ImgGry_Datcop_b_data_full_n;
    sc_signal< sc_lv<8> > ImgGry_Datcop_b_data_dout;
    sc_signal< sc_logic > ImgGry_Datcop_b_data_empty_n;
    sc_signal< sc_logic > ImgGry_Sobcop_cz_dat_full_n;
    sc_signal< sc_lv<8> > ImgGry_Sobcop_cz_dat_dout;
    sc_signal< sc_logic > ImgGry_Sobcop_cz_dat_empty_n;
    sc_signal< sc_logic > ImgGry_Sobcop_sp_dat_full_n;
    sc_signal< sc_lv<8> > ImgGry_Sobcop_sp_dat_dout;
    sc_signal< sc_logic > ImgGry_Sobcop_sp_dat_empty_n;
    sc_signal< sc_logic > ImgGry_Threh_sp_data_full_n;
    sc_signal< sc_lv<8> > ImgGry_Threh_sp_data_dout;
    sc_signal< sc_logic > ImgGry_Threh_sp_data_empty_n;
    sc_signal< sc_logic > ImgGry_Threh_cz_data_full_n;
    sc_signal< sc_lv<8> > ImgGry_Threh_cz_data_dout;
    sc_signal< sc_logic > ImgGry_Threh_cz_data_empty_n;
    sc_signal< sc_logic > ImgGry_Copfilt_data_s_full_n;
    sc_signal< sc_lv<8> > ImgGry_Copfilt_data_s_dout;
    sc_signal< sc_logic > ImgGry_Copfilt_data_s_empty_n;
    sc_signal< sc_logic > ImgGry_Ovlaycz_data_s_full_n;
    sc_signal< sc_lv<8> > ImgGry_Ovlaycz_data_s_dout;
    sc_signal< sc_logic > ImgGry_Ovlaycz_data_s_empty_n;
    sc_signal< sc_logic > ImgGry_Ovlaycz_a_dat_full_n;
    sc_signal< sc_lv<8> > ImgGry_Ovlaycz_a_dat_dout;
    sc_signal< sc_logic > ImgGry_Ovlaycz_a_dat_empty_n;
    sc_signal< sc_logic > ImgGry_Ovlaycz_b_dat_full_n;
    sc_signal< sc_lv<8> > ImgGry_Ovlaycz_b_dat_dout;
    sc_signal< sc_logic > ImgGry_Ovlaycz_b_dat_empty_n;
    sc_signal< sc_logic > ImgGry_DatCopXs_data_full_n;
    sc_signal< sc_lv<8> > ImgGry_DatCopXs_data_dout;
    sc_signal< sc_logic > ImgGry_DatCopXs_data_empty_n;
    sc_signal< sc_logic > ImgGry_OvlyFiltcz_da_full_n;
    sc_signal< sc_lv<8> > ImgGry_OvlyFiltcz_da_dout;
    sc_signal< sc_logic > ImgGry_OvlyFiltcz_da_empty_n;
    sc_signal< sc_logic > ImgGry_OvlySumcz_dat_full_n;
    sc_signal< sc_lv<8> > ImgGry_OvlySumcz_dat_dout;
    sc_signal< sc_logic > ImgGry_OvlySumcz_dat_empty_n;
    sc_signal< sc_lv<1> > start_for_TOP_fuct_entry226_U0_din;
    sc_signal< sc_logic > start_for_TOP_fuct_entry226_U0_full_n;
    sc_signal< sc_lv<1> > start_for_TOP_fuct_entry226_U0_dout;
    sc_signal< sc_logic > start_for_TOP_fuct_entry226_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Block_TOP_fuct_memin_U0_din;
    sc_signal< sc_logic > start_for_Block_TOP_fuct_memin_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Block_TOP_fuct_memin_U0_dout;
    sc_signal< sc_logic > start_for_Block_TOP_fuct_memin_U0_empty_n;
    sc_signal< sc_logic > Loop_memset_SobOvlyI_U0_start_full_n;
    sc_signal< sc_logic > Loop_memset_SobOvlyI_U0_start_write;
    sc_signal< sc_lv<1> > start_for_CopImage220_U0_din;
    sc_signal< sc_logic > start_for_CopImage220_U0_full_n;
    sc_signal< sc_lv<1> > start_for_CopImage220_U0_dout;
    sc_signal< sc_logic > start_for_CopImage220_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Duplicate221_U0_din;
    sc_signal< sc_logic > start_for_Duplicate221_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate221_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate221_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Threshold222_U0_din;
    sc_signal< sc_logic > start_for_Threshold222_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Threshold222_U0_dout;
    sc_signal< sc_logic > start_for_Threshold222_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Threshold_U0_din;
    sc_signal< sc_logic > start_for_Threshold_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Threshold_U0_dout;
    sc_signal< sc_logic > start_for_Threshold_U0_empty_n;
    sc_signal< sc_logic > Loop_memset_XsOvImSt_U0_start_full_n;
    sc_signal< sc_logic > Loop_memset_XsOvImSt_U0_start_write;
    sc_signal< sc_lv<1> > start_for_CvtColor_U0_din;
    sc_signal< sc_logic > start_for_CvtColor_U0_full_n;
    sc_signal< sc_lv<1> > start_for_CvtColor_U0_dout;
    sc_signal< sc_logic > start_for_CvtColor_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Duplicate219_U0_din;
    sc_signal< sc_logic > start_for_Duplicate219_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate219_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate219_U0_empty_n;
    sc_signal< sc_logic > Duplicate219_U0_start_full_n;
    sc_signal< sc_logic > Duplicate219_U0_start_write;
    sc_signal< sc_logic > CopImage220_U0_start_full_n;
    sc_signal< sc_logic > CopImage220_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Sobel_U0_din;
    sc_signal< sc_logic > start_for_Sobel_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Sobel_U0_dout;
    sc_signal< sc_logic > start_for_Sobel_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_Sobel_1_U0_din;
    sc_signal< sc_logic > start_for_Sobel_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Sobel_1_U0_dout;
    sc_signal< sc_logic > start_for_Sobel_1_U0_empty_n;
    sc_signal< sc_logic > Sobel_U0_start_full_n;
    sc_signal< sc_logic > Sobel_U0_start_write;
    sc_signal< sc_logic > Sobel_1_U0_start_full_n;
    sc_signal< sc_logic > Sobel_1_U0_start_write;
    sc_signal< sc_lv<1> > start_for_filtrel_kernel_U0_din;
    sc_signal< sc_logic > start_for_filtrel_kernel_U0_full_n;
    sc_signal< sc_lv<1> > start_for_filtrel_kernel_U0_dout;
    sc_signal< sc_logic > start_for_filtrel_kernel_U0_empty_n;
    sc_signal< sc_logic > Threshold_U0_start_full_n;
    sc_signal< sc_logic > Threshold_U0_start_write;
    sc_signal< sc_logic > filtrel_kernel_U0_start_full_n;
    sc_signal< sc_logic > filtrel_kernel_U0_start_write;
    sc_signal< sc_lv<1> > start_for_Duplicate_U0_din;
    sc_signal< sc_logic > start_for_Duplicate_U0_full_n;
    sc_signal< sc_lv<1> > start_for_Duplicate_U0_dout;
    sc_signal< sc_logic > start_for_Duplicate_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_CopImage224_U0_din;
    sc_signal< sc_logic > start_for_CopImage224_U0_full_n;
    sc_signal< sc_lv<1> > start_for_CopImage224_U0_dout;
    sc_signal< sc_logic > start_for_CopImage224_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_filtrel_kernelXS_U0_din;
    sc_signal< sc_logic > start_for_filtrel_kernelXS_U0_full_n;
    sc_signal< sc_lv<1> > start_for_filtrel_kernelXS_U0_dout;
    sc_signal< sc_logic > start_for_filtrel_kernelXS_U0_empty_n;
    sc_signal< sc_logic > filtrel_kernelXS_U0_start_full_n;
    sc_signal< sc_logic > filtrel_kernelXS_U0_start_write;
    sc_signal< sc_lv<1> > start_for_SeekPoint_U0_din;
    sc_signal< sc_logic > start_for_SeekPoint_U0_full_n;
    sc_signal< sc_lv<1> > start_for_SeekPoint_U0_dout;
    sc_signal< sc_logic > start_for_SeekPoint_U0_empty_n;
    sc_signal< sc_logic > SeekPoint_U0_start_full_n;
    sc_signal< sc_logic > SeekPoint_U0_start_write;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_S_AXI_WSTRB_WIDTH;
    static const int C_S_AXI_ADDR_WIDTH;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_const_lv1_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_AXIvideo2Mat_U0_ap_continue();
    void thread_AXIvideo2Mat_U0_ap_start();
    void thread_Block_TOP_fuct_memin_U0_ap_continue();
    void thread_Block_TOP_fuct_memin_U0_ap_start();
    void thread_Block_TOP_fuct_memin_U0_start_full_n();
    void thread_CopImage220_U0_ap_continue();
    void thread_CopImage220_U0_ap_start();
    void thread_CopImage220_U0_start_full_n();
    void thread_CopImage220_U0_start_write();
    void thread_CopImage224_U0_ap_continue();
    void thread_CopImage224_U0_ap_start();
    void thread_CvtColor_U0_ap_continue();
    void thread_CvtColor_U0_ap_start();
    void thread_Duplicate219_U0_ap_continue();
    void thread_Duplicate219_U0_ap_start();
    void thread_Duplicate219_U0_start_full_n();
    void thread_Duplicate219_U0_start_write();
    void thread_Duplicate221_U0_ap_continue();
    void thread_Duplicate221_U0_ap_start();
    void thread_Duplicate221_U0_start_full_n();
    void thread_Duplicate_U0_ap_continue();
    void thread_Duplicate_U0_ap_start();
    void thread_INPUT_STREAM_TREADY();
    void thread_Loop_memset_SobOvlyI_U0_SobOvlyIma_Strt_full_n();
    void thread_Loop_memset_SobOvlyI_U0_ap_continue();
    void thread_Loop_memset_SobOvlyI_U0_ap_start();
    void thread_Loop_memset_SobOvlyI_U0_start_full_n();
    void thread_Loop_memset_SobOvlyI_U0_start_write();
    void thread_Loop_memset_XsOvImSt_U0_XsOvImStrtLoc_full_n();
    void thread_Loop_memset_XsOvImSt_U0_ap_continue();
    void thread_Loop_memset_XsOvImSt_U0_ap_start();
    void thread_Loop_memset_XsOvImSt_U0_start_full_n();
    void thread_Loop_memset_XsOvImSt_U0_start_write();
    void thread_OvlayImage223_U0_ap_continue();
    void thread_OvlayImage223_U0_ap_start();
    void thread_OvlayImage225_U0_ap_continue();
    void thread_OvlayImage225_U0_ap_start();
    void thread_SeekPoint_U0_ap_continue();
    void thread_SeekPoint_U0_ap_start();
    void thread_SeekPoint_U0_start_full_n();
    void thread_SeekPoint_U0_start_write();
    void thread_SobOvlyIma_Strt_t_d1();
    void thread_SobOvlyIma_Strt_t_we1();
    void thread_Sobel_1_U0_ap_continue();
    void thread_Sobel_1_U0_ap_start();
    void thread_Sobel_1_U0_start_full_n();
    void thread_Sobel_1_U0_start_write();
    void thread_Sobel_U0_ap_continue();
    void thread_Sobel_U0_ap_start();
    void thread_Sobel_U0_start_full_n();
    void thread_Sobel_U0_start_write();
    void thread_TOP_fuct_entry226_U0_ap_continue();
    void thread_TOP_fuct_entry226_U0_ap_start();
    void thread_TOP_fuct_entry3_U0_ap_continue();
    void thread_TOP_fuct_entry3_U0_ap_start();
    void thread_Threshold222_U0_ap_continue();
    void thread_Threshold222_U0_ap_start();
    void thread_Threshold_U0_ap_continue();
    void thread_Threshold_U0_ap_start();
    void thread_Threshold_U0_start_full_n();
    void thread_Threshold_U0_start_write();
    void thread_XsOvImStrtLoc_t_d1();
    void thread_XsOvImStrtLoc_t_we1();
    void thread_ap_channel_done_SobOvlyIma_Strt();
    void thread_ap_channel_done_XsOvImStrtLoc();
    void thread_ap_rst_n_inv();
    void thread_filtrel_kernelXS_U0_ap_continue();
    void thread_filtrel_kernelXS_U0_ap_start();
    void thread_filtrel_kernelXS_U0_start_full_n();
    void thread_filtrel_kernelXS_U0_start_write();
    void thread_filtrel_kernel_U0_ap_continue();
    void thread_filtrel_kernel_U0_ap_start();
    void thread_filtrel_kernel_U0_start_full_n();
    void thread_filtrel_kernel_U0_start_write();
    void thread_start_for_Block_TOP_fuct_memin_U0_din();
    void thread_start_for_CopImage220_U0_din();
    void thread_start_for_CopImage224_U0_din();
    void thread_start_for_CvtColor_U0_din();
    void thread_start_for_Duplicate219_U0_din();
    void thread_start_for_Duplicate221_U0_din();
    void thread_start_for_Duplicate_U0_din();
    void thread_start_for_SeekPoint_U0_din();
    void thread_start_for_Sobel_1_U0_din();
    void thread_start_for_Sobel_U0_din();
    void thread_start_for_TOP_fuct_entry226_U0_din();
    void thread_start_for_Threshold222_U0_din();
    void thread_start_for_Threshold_U0_din();
    void thread_start_for_filtrel_kernelXS_U0_din();
    void thread_start_for_filtrel_kernel_U0_din();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
