#PBL preamble and RCW header for T1024RDB
aa55aa55 010e0100
#SerDes Protocol: 0x5A
#Core/DDR: 1200Mhz/1600MT/s with single source clock
#b_10-b_15		010000: MEM_PLL_RAT 01_0000 16:1
#b_26-b_31		001100: CGA_PLL1_RAT 00_1100 12:1 Async
0810000c 00000000 00000000 00000000
#b_128-b_136	001011010: PCIe1(5G/2.5G)/PCIe3(5G/2.5G)/sg.m2(1G)/SATA(3G/1.5G)/FMAN MAC4/FMAN MAC3/1112
#b_160			0: PLL1 100MHZ
#b_161			0: PLL2 100MHZ
#b_188			1: Provides single reference clock to both SerDes PLLs
#b_192-b_195	0101: SPI 24-bit addressing
#b_224-b_226	001: Asynchronous mode - Cluster group A PLL 1/1
#b_230-b_231	01: 8-8-8, 9-9-9, 10-10-10, 11-11-11, or higher latency DRAMs
2d000003 0000001a 5c027000 21000000
#b_370			1: GPIO1[14]
#b_371			1: GPIO2[4:9]
#b_373-b_375	111: GPIO1[23:25]
00000000 00000000 00000000 00033f10
#b_405			1: GPIO2[10:12]
#b_407			1: GPIO2[13:15]
#b_412-b_413	01: GPIO2[25:27]
#b_416-b_417	01: GPIO4[24:25]
#b_422-b_423	01: GPIO4[2:3]
#b_424-b_426	001: GPIO4[10:14]
#b_427-b_429	001: GPIO4[17:21]
#b_430-b_431	10: DVDD IO 3.3V
#b_432-b_433	01: L1VDD IO 2.5V
#b_434-b_435	01: LVDD_VSEL must be set same as of L1VDD_VSEL
00000504 49260a08 00000000 00000006
