
---------- Begin Simulation Statistics ----------
final_tick                                   79247500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  27892                       # Simulator instruction rate (inst/s)
host_mem_usage                                 869344                       # Number of bytes of host memory used
host_op_rate                                    34718                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.02                       # Real time elapsed on the host
host_tick_rate                               78013004                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       28328                       # Number of instructions simulated
sim_ops                                         35267                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000079                       # Number of seconds simulated
sim_ticks                                    79247500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.711001                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    3998                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 5654                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1403                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8132                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 42                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             274                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              232                       # Number of indirect misses.
system.cpu.branchPred.lookups                   11054                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     865                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     12093                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    11823                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               940                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       6653                       # Number of branches committed
system.cpu.commit.bw_lim_events                   816                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           10822                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                28408                       # Number of instructions committed
system.cpu.commit.committedOps                  35347                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        74317                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.475625                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.341030                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        61446     82.68%     82.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4866      6.55%     89.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2747      3.70%     92.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1400      1.88%     94.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1852      2.49%     97.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          533      0.72%     98.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          413      0.56%     98.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          244      0.33%     98.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          816      1.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        74317                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  548                       # Number of function calls committed.
system.cpu.commit.int_insts                     31603                       # Number of committed integer instructions.
system.cpu.commit.loads                          4526                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            24100     68.18%     68.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              42      0.12%     68.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.01%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.07%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              28      0.08%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              28      0.08%     68.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             32      0.09%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4526     12.80%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6558     18.55%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             35347                       # Class of committed instruction
system.cpu.commit.refs                          11084                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       447                       # Number of committed Vector instructions.
system.cpu.committedInsts                       28328                       # Number of Instructions Simulated
system.cpu.committedOps                         35267                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.595030                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.595030                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 12373                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   489                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                 4307                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                  49311                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    53537                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      9032                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    980                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1622                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   353                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       11054                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6339                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         16293                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1088                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          197                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          45689                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            98                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2916                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.069743                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              58180                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4905                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.288266                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              76275                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.724838                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.034088                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    65772     86.23%     86.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      893      1.17%     87.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      988      1.30%     88.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      798      1.05%     89.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     2148      2.82%     92.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      727      0.95%     93.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      639      0.84%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      517      0.68%     95.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     3793      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                76275                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         6806                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        15560                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified        25826                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull         2067                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        325727                       # number of prefetches that crossed the page
system.cpu.idleCycles                           82221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1052                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     7771                       # Number of branches executed
system.cpu.iew.exec_nop                           143                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.268291                       # Inst execution rate
system.cpu.iew.exec_refs                        13457                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       7266                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1375                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  6332                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 62                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               142                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 8107                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               46155                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  6191                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               980                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 42523                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   298                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    980                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   302                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           102                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               60                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1806                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1549                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          915                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            137                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     36401                       # num instructions consuming a value
system.cpu.iew.wb_count                         41058                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.534628                       # average fanout of values written-back
system.cpu.iew.wb_producers                     19461                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.259048                       # insts written-back per cycle
system.cpu.iew.wb_sent                          41715                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    48139                       # number of integer regfile reads
system.cpu.int_regfile_writes                   28220                       # number of integer regfile writes
system.cpu.ipc                               0.178730                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.178730                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                24      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 29366     67.50%     67.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   44      0.10%     67.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     67.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   30      0.07%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   32      0.07%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   34      0.08%     67.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  35      0.08%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 6382     14.67%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7554     17.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  43503                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         453                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010413                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     104     22.96%     22.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     22.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     22.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     22.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     22.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     22.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     22.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     22.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     22.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     22.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.22%     23.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.44%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     23.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    153     33.77%     57.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   193     42.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  43164                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             162319                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        40469                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             55325                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      45950                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     43503                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  62                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           10744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               227                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         7461                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         76275                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.570344                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.354072                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               60351     79.12%     79.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5116      6.71%     85.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3404      4.46%     90.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2233      2.93%     93.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2781      3.65%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1249      1.64%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 671      0.88%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 275      0.36%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 195      0.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           76275                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.274474                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    768                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1642                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          589                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1443                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 4                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               22                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 6332                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8107                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   32918                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     81                       # number of misc regfile writes
system.cpu.numCycles                           158496                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    1690                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 34401                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     41                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    54273                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                      7                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups                 72406                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  47911                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               46187                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      8612                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4190                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    980                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4523                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    11786                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups            53943                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           6197                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                244                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2917                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             63                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1049                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       119254                       # The number of ROB reads
system.cpu.rob.rob_writes                       94304                       # The number of ROB writes
system.cpu.timesIdled                            1955                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      647                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     154                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1327                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         6589                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        13660                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1019                       # Transaction distribution
system.membus.trans_dist::ReadExReq               242                       # Transaction distribution
system.membus.trans_dist::ReadExResp              242                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1019                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            66                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2588                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        80704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   80704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1327                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1327    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1327                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1637000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6687750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     79247500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6762                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6562                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              242                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             242                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6580                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          183                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           66                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           66                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        19721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 20730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       841024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        28352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 869376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             7071                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003111                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055696                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   7049     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     22      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               7071                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           14446526                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            677985                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9868500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            12.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     79247500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1815                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher         3922                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5743                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1815                       # number of overall hits
system.l2.overall_hits::.cpu.data                   6                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher         3922                       # number of overall hits
system.l2.overall_hits::total                    5743                       # number of overall hits
system.l2.demand_misses::.cpu.inst                843                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                419                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1262                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               843                       # number of overall misses
system.l2.overall_misses::.cpu.data               419                       # number of overall misses
system.l2.overall_misses::total                  1262                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65349500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     34629500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         99979000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65349500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     34629500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        99979000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2658                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              425                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher         3922                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7005                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2658                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             425                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher         3922                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7005                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.317156                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.985882                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180157                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.317156                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.985882                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180157                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77520.166074                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82647.971360                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79222.662441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77520.166074                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82647.971360                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79222.662441                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1262                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1262                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56929500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     30439500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     87369000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56929500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     30439500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     87369000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.317156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.985882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.180157                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.317156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.985882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.180157                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67532.028470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72647.971360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69230.586371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67532.028470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72647.971360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69230.586371                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           18                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               18                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           18                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           18                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6540                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6540                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6540                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6540                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             242                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 242                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     19010000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      19010000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           242                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               242                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78553.719008                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78553.719008                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          242                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            242                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     16590000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     16590000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68553.719008                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68553.719008                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1815                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher         3922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          843                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              843                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65349500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65349500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher         3922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6580                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.317156                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.128116                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77520.166074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77520.166074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          843                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          843                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56929500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56929500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.317156                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.128116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67532.028470                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67532.028470                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             177                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15619500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15619500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.967213                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.967213                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88245.762712                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88245.762712                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          177                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          177                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     13849500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13849500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.967213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.967213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78245.762712                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78245.762712                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              66                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            66                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1253500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1253500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18992.424242                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18992.424242                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     79247500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   706.725109                       # Cycle average of tags in use
system.l2.tags.total_refs                       13571                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1263                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.745051                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.809224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       440.017760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       265.898125                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.008115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.021568                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1179                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.038544                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    110367                       # Number of tag accesses
system.l2.tags.data_accesses                   110367                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     79247500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          53888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          26816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              80704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1261                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         679996214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         338382914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1018379129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    679996214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        679996214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        679996214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        338382914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1018379129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000556000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2497                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1261                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1261                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                76                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11797250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                35441000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9355.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28105.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      965                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1261                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.197952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.158136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.756269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          103     35.15%     35.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           79     26.96%     62.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35     11.95%     74.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           23      7.85%     81.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      4.78%     86.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      4.10%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      2.39%     93.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.37%     94.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      5.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          293                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  80704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   80704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1018.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1018.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      79150000                       # Total gap between requests
system.mem_ctrls.avgGap                      62767.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        26816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 679996214.391621112823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 338382914.287516951561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22271500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     13169500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26450.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31430.79                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               535500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               284625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2377620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         29136120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          5895360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           44375625                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.962459                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     15019500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     61628000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1577940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               827310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6625920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         34947840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1001280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           51126690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.152087                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2289500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     74358000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     79247500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         3067                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3067                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3067                       # number of overall hits
system.cpu.icache.overall_hits::total            3067                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3271                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3271                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3271                       # number of overall misses
system.cpu.icache.overall_misses::total          3271                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    109579483                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109579483                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    109579483                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109579483                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6338                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6338                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6338                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6338                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.516093                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.516093                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.516093                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.516093                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 33500.300520                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33500.300520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 33500.300520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33500.300520                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2275                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               199                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.432161                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              3560                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         6563                       # number of writebacks
system.cpu.icache.writebacks::total              6563                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          613                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          613                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          613                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          613                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2658                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2658                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2658                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher         3922                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6580                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90616490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90616490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90616490                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     48103900                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    138720390                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.419375                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.419375                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.419375                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     1.038182                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34091.982694                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34091.982694                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34091.982694                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12265.145334                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21082.126140                       # average overall mshr miss latency
system.cpu.icache.replacements                   6563                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3067                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3067                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3271                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3271                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    109579483                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109579483                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.516093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.516093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 33500.300520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33500.300520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          613                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          613                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90616490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90616490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.419375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.419375                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34091.982694                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34091.982694                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher         3922                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         3922                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     48103900                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     48103900                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12265.145334                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12265.145334                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED     79247500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     79247500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.887706                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                9646                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6579                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.466180                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     8.395975                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher     7.491732                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.524748                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.468233                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.375000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             19255                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            19255                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     79247500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     79247500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     79247500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     79247500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     79247500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9935                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9935                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9950                       # number of overall hits
system.cpu.dcache.overall_hits::total            9950                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2333                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2333                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2337                       # number of overall misses
system.cpu.dcache.overall_misses::total          2337                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    140491414                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    140491414                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    140491414                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    140491414                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12268                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12268                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12287                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12287                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.190170                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.190170                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.190201                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.190201                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60219.208744                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60219.208744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60116.137783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60116.137783                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3639                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               114                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.921053                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           18                       # number of writebacks
system.cpu.dcache.writebacks::total                18                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1847                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1847                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          490                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          490                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     36992456                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     36992456                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     37351456                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     37351456                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.039615                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039615                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.039880                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039880                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76116.164609                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76116.164609                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76227.461224                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76227.461224                       # average overall mshr miss latency
system.cpu.dcache.replacements                     27                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         5326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            5326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          398                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           398                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     28058000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     28058000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         5724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         5724                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.069532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069532                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70497.487437                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70497.487437                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          220                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          178                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15543000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15543000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031097                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031097                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87320.224719                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87320.224719                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4609                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1875                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1875                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    110507949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    110507949                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.289173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.289173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58937.572800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58937.572800                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1627                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1627                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     19583991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19583991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.038248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78967.705645                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78967.705645                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           15                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            15                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.210526                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.210526                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       359000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       359000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.210526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.210526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        89750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        89750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1925465                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1925465                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32091.083333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32091.083333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1865465                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1865465                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31091.083333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31091.083333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           26                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        79500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        78500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     79247500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           300.514264                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10487                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               491                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.358452                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   300.514264                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.293471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.293471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          447                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25159                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25159                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     79247500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     79247500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
