<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p928" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_928{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_928{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_928{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_928{left:69px;bottom:645px;letter-spacing:0.18px;}
#t5_928{left:150px;bottom:645px;letter-spacing:0.23px;word-spacing:-0.04px;}
#t6_928{left:69px;bottom:620px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#t7_928{left:69px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_928{left:69px;bottom:586px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t9_928{left:69px;bottom:570px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_928{left:69px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tb_928{left:69px;bottom:528px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_928{left:69px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_928{left:69px;bottom:479px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_928{left:69px;bottom:463px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tf_928{left:69px;bottom:446px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_928{left:69px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_928{left:69px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_928{left:69px;bottom:388px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#tj_928{left:69px;bottom:371px;letter-spacing:-0.26px;word-spacing:-0.35px;}
#tk_928{left:69px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#tl_928{left:69px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_928{left:69px;bottom:313px;letter-spacing:-0.17px;word-spacing:-1.03px;}
#tn_928{left:69px;bottom:296px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#to_928{left:69px;bottom:238px;letter-spacing:0.14px;}
#tp_928{left:151px;bottom:238px;letter-spacing:0.15px;word-spacing:0.01px;}
#tq_928{left:69px;bottom:214px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#tr_928{left:69px;bottom:197px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#ts_928{left:69px;bottom:180px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#tt_928{left:69px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_928{left:69px;bottom:146px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tv_928{left:69px;bottom:130px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tw_928{left:298px;bottom:704px;letter-spacing:0.11px;word-spacing:-0.07px;}
#tx_928{left:390px;bottom:704px;letter-spacing:0.13px;word-spacing:-0.03px;}
#ty_928{left:273px;bottom:1061px;letter-spacing:0.1px;word-spacing:0.01px;}
#tz_928{left:352px;bottom:946px;letter-spacing:0.15px;}
#t10_928{left:278px;bottom:954px;letter-spacing:-0.17px;word-spacing:-0.04px;}
#t11_928{left:255px;bottom:942px;letter-spacing:-0.17px;word-spacing:-0.59px;}
#t12_928{left:299px;bottom:991px;letter-spacing:0.15px;}
#t13_928{left:236px;bottom:855px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t14_928{left:250px;bottom:843px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t15_928{left:322px;bottom:818px;letter-spacing:0.13px;}
#t16_928{left:588px;bottom:946px;letter-spacing:0.12px;}
#t17_928{left:535px;bottom:991px;letter-spacing:0.12px;}
#t18_928{left:536px;bottom:794px;letter-spacing:-0.16px;}
#t19_928{left:558px;bottom:818px;letter-spacing:0.13px;}
#t1a_928{left:557px;bottom:1044px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t1b_928{left:557px;bottom:1033px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1c_928{left:536px;bottom:782px;letter-spacing:-0.15px;word-spacing:-0.05px;}
#t1d_928{left:536px;bottom:770px;letter-spacing:-0.15px;word-spacing:-0.05px;}
#t1e_928{left:536px;bottom:757px;letter-spacing:-0.19px;word-spacing:0.06px;}
#t1f_928{left:536px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1g_928{left:300px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1h_928{left:300px;bottom:782px;letter-spacing:-0.15px;word-spacing:-0.01px;}
#t1i_928{left:300px;bottom:770px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t1j_928{left:300px;bottom:757px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1k_928{left:300px;bottom:745px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1l_928{left:487px;bottom:1061px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1m_928{left:516px;bottom:954px;letter-spacing:-0.17px;word-spacing:0.05px;}
#t1n_928{left:492px;bottom:942px;letter-spacing:-0.17px;word-spacing:-0.59px;}
#t1o_928{left:536px;bottom:732px;letter-spacing:-0.15px;}
#t1p_928{left:302px;bottom:732px;letter-spacing:-0.15px;word-spacing:-0.05px;}

.s1_928{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_928{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_928{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_928{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_928{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_928{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_928{font-size:12px;font-family:Arial_3ed;color:#000;}
.s8_928{font-size:11px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts928" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg928Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg928" style="-webkit-user-select: none;"><object width="935" height="1210" data="928/928.svg" type="image/svg+xml" id="pdf928" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_928" class="t s1_928">23-30 </span><span id="t2_928" class="t s1_928">Vol. 3B </span>
<span id="t3_928" class="t s2_928">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_928" class="t s3_928">23.29 </span><span id="t5_928" class="t s3_928">CACHE MANAGEMENT </span>
<span id="t6_928" class="t s4_928">The P6 family processors include two levels of internal caches: L1 (level 1) and L2 (level 2). The L1 cache is divided </span>
<span id="t7_928" class="t s4_928">into an instruction cache and a data cache; the L2 cache is a general-purpose cache. See Section 12.1, “Internal </span>
<span id="t8_928" class="t s4_928">Caches, TLBs, and Buffers,” for a description of these caches. (Note that although the Pentium II processor L2 </span>
<span id="t9_928" class="t s4_928">cache is physically located on a separate chip in the cassette, it is considered an internal cache.) </span>
<span id="ta_928" class="t s4_928">The Pentium processor includes separate level 1 instruction and data caches. The data cache supports a writeback </span>
<span id="tb_928" class="t s4_928">(or alternatively write-through, on a line by line basis) policy for memory updates. </span>
<span id="tc_928" class="t s4_928">The Intel486 processor includes a single level 1 cache for both instructions and data. </span>
<span id="td_928" class="t s4_928">The meaning of the CD and NW flags in control register CR0 have been redefined for the P6 family and Pentium </span>
<span id="te_928" class="t s4_928">processors. For these processors, the recommended value (00B) enables writeback for the data cache of the </span>
<span id="tf_928" class="t s4_928">Pentium processor and for the L1 data cache and L2 cache of the P6 family processors. In the Intel486 processor, </span>
<span id="tg_928" class="t s4_928">setting these flags to (00B) enables write-through for the cache. </span>
<span id="th_928" class="t s4_928">External system hardware can force the Pentium processor to disable caching or to use the write-through cache </span>
<span id="ti_928" class="t s4_928">policy should that be required. In the P6 family processors, the MTRRs can be used to override the CD and NW flags </span>
<span id="tj_928" class="t s4_928">(see Table 12-6). </span>
<span id="tk_928" class="t s4_928">The P6 family and Pentium processors support page-level cache management in the same manner as the Intel486 </span>
<span id="tl_928" class="t s4_928">processor by using the PCD and PWT flags in control register CR3, the page-directory entries, and the page-table </span>
<span id="tm_928" class="t s4_928">entries. The Intel486 processor, however, is not affected by the state of the PWT flag since the internal cache of the </span>
<span id="tn_928" class="t s4_928">Intel486 processor is a write-through cache. </span>
<span id="to_928" class="t s5_928">23.29.1 </span><span id="tp_928" class="t s5_928">Self-Modifying Code with Cache Enabled </span>
<span id="tq_928" class="t s4_928">On the Intel486 processor, a write to an instruction in the cache will modify it in both the cache and memory. If the </span>
<span id="tr_928" class="t s4_928">instruction was prefetched before the write, however, the old version of the instruction could be the one executed. </span>
<span id="ts_928" class="t s4_928">To prevent this problem, it is necessary to flush the instruction prefetch unit of the Intel486 processor by coding a </span>
<span id="tt_928" class="t s4_928">jump instruction immediately after any write that modifies an instruction. The P6 family and Pentium processors, </span>
<span id="tu_928" class="t s4_928">however, check whether a write may modify an instruction that has been prefetched for execution. This check is </span>
<span id="tv_928" class="t s4_928">based on the linear address of the instruction. If the linear address of an instruction is found to be present in the </span>
<span id="tw_928" class="t s6_928">Figure 23-1. </span><span id="tx_928" class="t s6_928">I/O Map Base Address Differences </span>
<span id="ty_928" class="t s7_928">Intel486 Processor </span>
<span id="tz_928" class="t s7_928">FFFFH </span>
<span id="t10_928" class="t s8_928">I/O Map </span>
<span id="t11_928" class="t s8_928">Base Addres </span>
<span id="t12_928" class="t s7_928">FFFFH </span>
<span id="t13_928" class="t s8_928">FFFFH + 10H = FH </span>
<span id="t14_928" class="t s8_928">for I/O Validation </span>
<span id="t15_928" class="t s7_928">0H </span>
<span id="t16_928" class="t s7_928">FFFFH </span>
<span id="t17_928" class="t s7_928">FFFFH </span>
<span id="t18_928" class="t s8_928">I/O access at port 10H checks </span>
<span id="t19_928" class="t s7_928">0H </span>
<span id="t1a_928" class="t s8_928">FFFFH + 10H = Outside Segment </span>
<span id="t1b_928" class="t s8_928">for I/O Validation </span>
<span id="t1c_928" class="t s8_928">bitmap at I/O address FFFFH + 10H, </span>
<span id="t1d_928" class="t s8_928">which exceeds segment limit. </span>
<span id="t1e_928" class="t s8_928">Wrap around does not occur, </span>
<span id="t1f_928" class="t s8_928">general-protection exception (#GP) </span>
<span id="t1g_928" class="t s8_928">I/O access at port 10H checks </span>
<span id="t1h_928" class="t s8_928">bitmap at I/O map base address </span>
<span id="t1i_928" class="t s8_928">FFFFH + 10H = offset 10H. </span>
<span id="t1j_928" class="t s8_928">Offset FH from beginning of </span>
<span id="t1k_928" class="t s8_928">TSS segment results because </span>
<span id="t1l_928" class="t s7_928">P6 family and Pentium Processors </span>
<span id="t1m_928" class="t s8_928">I/O Map </span>
<span id="t1n_928" class="t s8_928">Base Addres </span>
<span id="t1o_928" class="t s8_928">occurs. </span><span id="t1p_928" class="t s8_928">wraparound occurs. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
