# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../bkr.srcs/sources_1/new/filter_cell.sv" \
"../../../../bkr.srcs/sources_1/new/main.sv" \
"../../../../bkr.srcs/sources_1/new/read.sv" \
"../../../../bkr.srcs/sources_1/new/write.sv" \
"../../../../bkr.srcs/sim_1/new/tb_12.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
