Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Nov 20 12:17:49 2024
| Host         : DESKTOP-J65OIEO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file reteInterconnessione_16_4_timing_summary_routed.rpt -pb reteInterconnessione_16_4_timing_summary_routed.pb -rpx reteInterconnessione_16_4_timing_summary_routed.rpx -warn_on_violation
| Design       : reteInterconnessione_16_4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[3]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.351ns  (logic 4.476ns (47.863%)  route 4.875ns (52.137%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sel[3] (IN)
                         net (fo=0)                   0.000     0.000    sel[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  sel_IBUF[3]_inst/O
                         net (fo=4, routed)           1.798     2.760    sel_IBUF[3]
    SLICE_X0Y56          LUT6 (Prop_lut6_I2_O)        0.124     2.884 r  y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     2.884    y_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y56          MUXF7 (Prop_muxf7_I1_O)      0.217     3.101 r  y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.319     4.420    y_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.325     4.745 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.758     6.503    y_OBUF[3]
    R17                  OBUF (Prop_obuf_I_O)         2.848     9.351 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.351    y[3]
    R17                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[3]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.327ns  (logic 4.476ns (47.990%)  route 4.851ns (52.010%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sel[3] (IN)
                         net (fo=0)                   0.000     0.000    sel[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  sel_IBUF[3]_inst/O
                         net (fo=4, routed)           1.798     2.760    sel_IBUF[3]
    SLICE_X0Y56          LUT6 (Prop_lut6_I2_O)        0.124     2.884 r  y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     2.884    y_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y56          MUXF7 (Prop_muxf7_I1_O)      0.217     3.101 r  y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.353     4.454    y_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.327     4.781 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.700     6.481    y_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         2.847     9.327 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.327    y[0]
    T14                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[3]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.170ns  (logic 4.228ns (46.106%)  route 4.942ns (53.894%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sel[3] (IN)
                         net (fo=0)                   0.000     0.000    sel[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  sel_IBUF[3]_inst/O
                         net (fo=4, routed)           1.798     2.760    sel_IBUF[3]
    SLICE_X0Y56          LUT6 (Prop_lut6_I2_O)        0.124     2.884 r  y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     2.884    y_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y56          MUXF7 (Prop_muxf7_I1_O)      0.217     3.101 r  y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.319     4.420    y_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.299     4.719 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.825     6.544    y_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         2.627     9.170 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.170    y[2]
    P15                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[3]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.049ns  (logic 4.226ns (46.707%)  route 4.822ns (53.293%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sel[3] (IN)
                         net (fo=0)                   0.000     0.000    sel[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  sel_IBUF[3]_inst/O
                         net (fo=4, routed)           1.798     2.760    sel_IBUF[3]
    SLICE_X0Y56          LUT6 (Prop_lut6_I2_O)        0.124     2.884 r  y_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     2.884    y_OBUF[3]_inst_i_7_n_0
    SLICE_X0Y56          MUXF7 (Prop_muxf7_I1_O)      0.217     3.101 r  y_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.353     4.454    y_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.299     4.753 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.671     6.424    y_OBUF[1]
    R15                  OBUF (Prop_obuf_I_O)         2.625     9.049 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.049    y[1]
    R15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[5]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.401ns (65.446%)  route 0.740ns (34.554%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  sel[5] (IN)
                         net (fo=0)                   0.000     0.000    sel[5]
    T15                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  sel_IBUF[5]_inst/O
                         net (fo=4, routed)           0.348     0.562    sel_IBUF[5]
    SLICE_X0Y71          LUT5 (Prop_lut5_I2_O)        0.045     0.607 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     0.998    y_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.143     2.141 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.141    y[2]
    P15                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[5]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.400ns (64.764%)  route 0.762ns (35.236%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  sel[5] (IN)
                         net (fo=0)                   0.000     0.000    sel[5]
    T15                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  sel_IBUF[5]_inst/O
                         net (fo=4, routed)           0.420     0.633    sel_IBUF[5]
    SLICE_X0Y71          LUT5 (Prop_lut5_I2_O)        0.045     0.678 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.020    y_OBUF[1]
    R15                  OBUF (Prop_obuf_I_O)         1.142     2.162 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.162    y[1]
    R15                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[5]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.486ns (66.541%)  route 0.747ns (33.459%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  sel[5] (IN)
                         net (fo=0)                   0.000     0.000    sel[5]
    T15                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  sel_IBUF[5]_inst/O
                         net (fo=4, routed)           0.348     0.562    sel_IBUF[5]
    SLICE_X0Y71          LUT5 (Prop_lut5_I2_O)        0.049     0.611 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.399     1.009    y_OBUF[3]
    R17                  OBUF (Prop_obuf_I_O)         1.224     2.234 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.234    y[3]
    R17                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[5]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.478ns (65.828%)  route 0.767ns (34.172%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  sel[5] (IN)
                         net (fo=0)                   0.000     0.000    sel[5]
    T15                  IBUF (Prop_ibuf_I_O)         0.213     0.213 r  sel_IBUF[5]_inst/O
                         net (fo=4, routed)           0.420     0.633    sel_IBUF[5]
    SLICE_X0Y71          LUT5 (Prop_lut5_I2_O)        0.042     0.675 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.023    y_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.223     2.246 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.246    y[0]
    T14                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------





