{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 19:18:38 2014 " "Info: Processing started: Fri Jan 24 19:18:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_48Mhz " "Info: Assuming node \"CLK_48Mhz\" is an undefined clock" {  } { { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_48Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Mhz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Mhz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Mhz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_10Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_100Hz\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 15 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst3\|pb_debounced " "Info: Detected ripple clock \"debounce:inst3\|pb_debounced\" as buffer" {  } { { "DEBOUNCE.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/DEBOUNCE.VHD" 7 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst3\|pb_debounced" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:inst1\|CLK_400HZ " "Info: Detected ripple clock \"LCD_Display:inst1\|CLK_400HZ\" as buffer" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 62 -1 0 } } { "d:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:inst1\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_48Mhz register clk_div:inst\|clock_100hz_int register clk_div:inst\|clock_100hz_reg 188.57 MHz 5.303 ns Internal " "Info: Clock \"CLK_48Mhz\" has Internal fmax of 188.57 MHz between source register \"clk_div:inst\|clock_100hz_int\" and destination register \"clk_div:inst\|clock_100hz_reg\" (period= 5.303 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.941 ns + Longest register register " "Info: + Longest register to register delay is 0.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div:inst\|clock_100hz_int 1 REG LCFF_X17_Y23_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y23_N17; Fanout = 2; REG Node = 'clk_div:inst\|clock_100hz_int'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.149 ns) 0.857 ns clk_div:inst\|clock_100hz_reg~feeder 2 COMB LCCOMB_X19_Y23_N18 1 " "Info: 2: + IC(0.708 ns) + CELL(0.149 ns) = 0.857 ns; Loc. = LCCOMB_X19_Y23_N18; Fanout = 1; COMB Node = 'clk_div:inst\|clock_100hz_reg~feeder'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { clk_div:inst|clock_100hz_int clk_div:inst|clock_100hz_reg~feeder } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.941 ns clk_div:inst\|clock_100hz_reg 3 REG LCFF_X19_Y23_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.941 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 1; REG Node = 'clk_div:inst\|clock_100hz_reg'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_div:inst|clock_100hz_reg~feeder clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 24.76 % ) " "Info: Total cell delay = 0.233 ns ( 24.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.708 ns ( 75.24 % ) " "Info: Total interconnect delay = 0.708 ns ( 75.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { clk_div:inst|clock_100hz_int clk_div:inst|clock_100hz_reg~feeder clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.941 ns" { clk_div:inst|clock_100hz_int {} clk_div:inst|clock_100hz_reg~feeder {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.708ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.148 ns - Smallest " "Info: - Smallest clock skew is -4.148 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_48Mhz\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_48Mhz~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLK_48Mhz~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_48Mhz CLK_48Mhz~clkctrl } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns clk_div:inst\|clock_100hz_reg 3 REG LCFF_X19_Y23_N19 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X19_Y23_N19; Fanout = 1; REG Node = 'clk_div:inst\|clock_100hz_reg'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { CLK_48Mhz~clkctrl clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK_48Mhz CLK_48Mhz~clkctrl clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} CLK_48Mhz~clkctrl {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz source 6.822 ns - Longest register " "Info: - Longest clock path from clock \"CLK_48Mhz\" to source register is 6.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.787 ns) 3.130 ns clk_div:inst\|clock_1Khz_reg 2 REG LCFF_X19_Y23_N3 1 " "Info: 2: + IC(1.344 ns) + CELL(0.787 ns) = 3.130 ns; Loc. = LCFF_X19_Y23_N3; Fanout = 1; REG Node = 'clk_div:inst\|clock_1Khz_reg'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { CLK_48Mhz clk_div:inst|clock_1Khz_reg } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.000 ns) 5.277 ns clk_div:inst\|clock_1Khz_reg~clkctrl 3 COMB CLKCTRL_G11 4 " "Info: 3: + IC(2.147 ns) + CELL(0.000 ns) = 5.277 ns; Loc. = CLKCTRL_G11; Fanout = 4; COMB Node = 'clk_div:inst\|clock_1Khz_reg~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg~clkctrl } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 6.822 ns clk_div:inst\|clock_100hz_int 4 REG LCFF_X17_Y23_N17 2 " "Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 6.822 ns; Loc. = LCFF_X17_Y23_N17; Fanout = 2; REG Node = 'clk_div:inst\|clock_100hz_int'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { clk_div:inst|clock_1Khz_reg~clkctrl clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.05 % ) " "Info: Total cell delay = 2.323 ns ( 34.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.499 ns ( 65.95 % ) " "Info: Total interconnect delay = 4.499 ns ( 65.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { CLK_48Mhz clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg~clkctrl clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.822 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} clk_div:inst|clock_1Khz_reg {} clk_div:inst|clock_1Khz_reg~clkctrl {} clk_div:inst|clock_100hz_int {} } { 0.000ns 0.000ns 1.344ns 2.147ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK_48Mhz CLK_48Mhz~clkctrl clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} CLK_48Mhz~clkctrl {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { CLK_48Mhz clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg~clkctrl clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.822 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} clk_div:inst|clock_1Khz_reg {} clk_div:inst|clock_1Khz_reg~clkctrl {} clk_div:inst|clock_100hz_int {} } { 0.000ns 0.000ns 1.344ns 2.147ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { clk_div:inst|clock_100hz_int clk_div:inst|clock_100hz_reg~feeder clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.941 ns" { clk_div:inst|clock_100hz_int {} clk_div:inst|clock_100hz_reg~feeder {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.708ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK_48Mhz CLK_48Mhz~clkctrl clk_div:inst|clock_100hz_reg } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} CLK_48Mhz~clkctrl {} clk_div:inst|clock_100hz_reg {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { CLK_48Mhz clk_div:inst|clock_1Khz_reg clk_div:inst|clock_1Khz_reg~clkctrl clk_div:inst|clock_100hz_int } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.822 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} clk_div:inst|clock_1Khz_reg {} clk_div:inst|clock_1Khz_reg~clkctrl {} clk_div:inst|clock_100hz_int {} } { 0.000ns 0.000ns 1.344ns 2.147ns 1.008ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] KEY3_ACLR CLK_48Mhz 6.214 ns register " "Info: tsu for register \"LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]\" (data pin = \"KEY3_ACLR\", clock pin = \"CLK_48Mhz\") is 6.214 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.931 ns + Longest pin register " "Info: + Longest pin to register delay is 8.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY3_ACLR 1 PIN PIN_W26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 8; PIN Node = 'KEY3_ACLR'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3_ACLR } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 352 -136 32 368 "KEY3_ACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.452 ns) + CELL(0.438 ns) 7.752 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[3\]~312 2 COMB LCCOMB_X2_Y17_N22 20 " "Info: 2: + IC(6.452 ns) + CELL(0.438 ns) = 7.752 ns; Loc. = LCCOMB_X2_Y17_N22; Fanout = 20; COMB Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[3\]~312'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.890 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[3]~312 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.510 ns) 8.931 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X2_Y18_N31 3 " "Info: 3: + IC(0.669 ns) + CELL(0.510 ns) = 8.931 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.179 ns" { LCD_Display:inst1|CLK_COUNT_400HZ[3]~312 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 20.27 % ) " "Info: Total cell delay = 1.810 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.121 ns ( 79.73 % ) " "Info: Total interconnect delay = 7.121 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[3]~312 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CLK_COUNT_400HZ[3]~312 {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.452ns 0.669ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 60 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_48Mhz\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_48Mhz~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLK_48Mhz~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_48Mhz CLK_48Mhz~clkctrl } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X2_Y18_N31 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK_48Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK_48Mhz CLK_48Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} CLK_48Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.931 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[3]~312 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.931 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CLK_COUNT_400HZ[3]~312 {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.452ns 0.669ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK_48Mhz CLK_48Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} CLK_48Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_48Mhz DATA_BUS\[6\] LCD_Display:inst1\|DATA_BUS_VALUE\[6\] 13.976 ns register " "Info: tco from clock \"CLK_48Mhz\" to destination pin \"DATA_BUS\[6\]\" through register \"LCD_Display:inst1\|DATA_BUS_VALUE\[6\]\" is 13.976 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz source 7.552 ns + Longest register " "Info: + Longest clock path from clock \"CLK_48Mhz\" to source register is 7.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X1_Y18_N25 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N25; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.904 ns) + CELL(0.000 ns) 6.021 ns LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G3 39 " "Info: 3: + IC(3.904 ns) + CELL(0.000 ns) = 6.021 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.904 ns" { LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 7.552 ns LCD_Display:inst1\|DATA_BUS_VALUE\[6\] 4 REG LCFF_X35_Y29_N17 2 " "Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 7.552 ns; Loc. = LCFF_X35_Y29_N17; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[6\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 30.76 % ) " "Info: Total cell delay = 2.323 ns ( 30.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.229 ns ( 69.24 % ) " "Info: Total interconnect delay = 5.229 ns ( 69.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.552 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.552 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[6] {} } { 0.000ns 0.000ns 0.331ns 3.904ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.174 ns + Longest register pin " "Info: + Longest register to pin delay is 6.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst1\|DATA_BUS_VALUE\[6\] 1 REG LCFF_X35_Y29_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y29_N17; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[6\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.522 ns) + CELL(2.652 ns) 6.174 ns DATA_BUS\[6\] 2 PIN PIN_H4 0 " "Info: 2: + IC(3.522 ns) + CELL(2.652 ns) = 6.174 ns; Loc. = PIN_H4; Fanout = 0; PIN Node = 'DATA_BUS\[6\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { LCD_Display:inst1|DATA_BUS_VALUE[6] DATA_BUS[6] } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 400 456 633 416 "DATA_BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 42.95 % ) " "Info: Total cell delay = 2.652 ns ( 42.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.522 ns ( 57.05 % ) " "Info: Total interconnect delay = 3.522 ns ( 57.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { LCD_Display:inst1|DATA_BUS_VALUE[6] DATA_BUS[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.174 ns" { LCD_Display:inst1|DATA_BUS_VALUE[6] {} DATA_BUS[6] {} } { 0.000ns 3.522ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.552 ns" { CLK_48Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.552 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[6] {} } { 0.000ns 0.000ns 0.331ns 3.904ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { LCD_Display:inst1|DATA_BUS_VALUE[6] DATA_BUS[6] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.174 ns" { LCD_Display:inst1|DATA_BUS_VALUE[6] {} DATA_BUS[6] {} } { 0.000ns 3.522ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "debounce:inst3\|SHIFT_PB\[3\] SW0_PULSE CLK_48Mhz 5.390 ns register " "Info: th for register \"debounce:inst3\|SHIFT_PB\[3\]\" (data pin = \"SW0_PULSE\", clock pin = \"CLK_48Mhz\") is 5.390 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_48Mhz destination 6.836 ns + Longest register " "Info: + Longest clock path from clock \"CLK_48Mhz\" to destination register is 6.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_48Mhz 1 CLK PIN_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 7; CLK Node = 'CLK_48Mhz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_48Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 280 -136 32 296 "CLK_48Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.787 ns) 3.130 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X19_Y23_N25 2 " "Info: 2: + IC(1.344 ns) + CELL(0.787 ns) = 3.130 ns; Loc. = LCFF_X19_Y23_N25; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { CLK_48Mhz clk_div:inst|clock_100Hz } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.000 ns) 5.276 ns clk_div:inst\|clock_100Hz~clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(2.146 ns) + CELL(0.000 ns) = 5.276 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'clk_div:inst\|clock_100Hz~clkctrl'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 6.836 ns debounce:inst3\|SHIFT_PB\[3\] 4 REG LCFF_X64_Y19_N1 2 " "Info: 4: + IC(1.023 ns) + CELL(0.537 ns) = 6.836 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'debounce:inst3\|SHIFT_PB\[3\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_div:inst|clock_100Hz~clkctrl debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/DEBOUNCE.VHD" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.98 % ) " "Info: Total cell delay = 2.323 ns ( 33.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.513 ns ( 66.02 % ) " "Info: Total interconnect delay = 4.513 ns ( 66.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { CLK_48Mhz clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} clk_div:inst|clock_100Hz {} clk_div:inst|clock_100Hz~clkctrl {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 1.344ns 2.146ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DEBOUNCE.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/DEBOUNCE.VHD" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.712 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW0_PULSE 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'SW0_PULSE'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW0_PULSE } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/tutor3.bdf" { { 32 -144 24 48 "SW0_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.275 ns) 1.628 ns debounce:inst3\|SHIFT_PB\[3\]~8 2 COMB LCCOMB_X64_Y19_N0 1 " "Info: 2: + IC(0.354 ns) + CELL(0.275 ns) = 1.628 ns; Loc. = LCCOMB_X64_Y19_N0; Fanout = 1; COMB Node = 'debounce:inst3\|SHIFT_PB\[3\]~8'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { SW0_PULSE debounce:inst3|SHIFT_PB[3]~8 } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/DEBOUNCE.VHD" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.712 ns debounce:inst3\|SHIFT_PB\[3\] 3 REG LCFF_X64_Y19_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.712 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 2; REG Node = 'debounce:inst3\|SHIFT_PB\[3\]'" {  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { debounce:inst3|SHIFT_PB[3]~8 debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "D:/docencia/Curso2013-2014/DEP_4º_TELECO/mis_practicas/mi_chap4/tutor3/DEBOUNCE.VHD" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.358 ns ( 79.32 % ) " "Info: Total cell delay = 1.358 ns ( 79.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.354 ns ( 20.68 % ) " "Info: Total interconnect delay = 0.354 ns ( 20.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { SW0_PULSE debounce:inst3|SHIFT_PB[3]~8 debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.712 ns" { SW0_PULSE {} SW0_PULSE~combout {} debounce:inst3|SHIFT_PB[3]~8 {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 0.354ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.836 ns" { CLK_48Mhz clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.836 ns" { CLK_48Mhz {} CLK_48Mhz~combout {} clk_div:inst|clock_100Hz {} clk_div:inst|clock_100Hz~clkctrl {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 1.344ns 2.146ns 1.023ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { SW0_PULSE debounce:inst3|SHIFT_PB[3]~8 debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.712 ns" { SW0_PULSE {} SW0_PULSE~combout {} debounce:inst3|SHIFT_PB[3]~8 {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 0.354ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 19:18:40 2014 " "Info: Processing ended: Fri Jan 24 19:18:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
