;redcode
;assert 1
	SPL 0, <402
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL <0, 90
	MOV -1, <-20
	SUB #0, 20
	SUB @400, 690
	ADD 100, 9
	DAT #127, #806
	MOV -1, <-20
	SUB @121, 103
	JMZ <0, 90
	SLT #0, 20
	SPL 0, 20
	SUB 100, 9
	SUB 100, 9
	SUB @121, 106
	MOV 607, <-20
	SUB @121, 106
	SPL 0, 20
	JMP 102, <-107
	ADD 0, -202
	SUB @0, 90
	SUB #0, 20
	SPL <121, 106
	SUB @400, 690
	ADD 30, 9
	SPL 0, -202
	SUB #0, 20
	SUB #0, 20
	MOV -1, <-20
	SUB #0, 20
	SUB @400, 690
	MOV @-127, @100
	MOV -1, <-20
	SPL <0, 94
	MOV @-127, @100
	MOV 607, <-20
	DAT <277, #1
	MOV @-127, @100
	MOV 607, <-20
	SPL 0, <402
	SLT 27, @12
	SPL 0, <402
	MOV -1, <-20
	CMP -277, <-126
	CMP -277, <-126
	CMP -277, <-126
	SLT 27, @12
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
