\hypertarget{group___r_c_c_ex___s_p_i6___clock___source}{}\doxysection{SPI6 Clock Source}
\label{group___r_c_c_ex___s_p_i6___clock___source}\index{SPI6 Clock Source@{SPI6 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_gab9e80287d7c6c553e76e53b11c635833}\label{group___r_c_c_ex___s_p_i6___clock___source_gab9e80287d7c6c553e76e53b11c635833}} 
\#define {\bfseries RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+SRDPCLK4}~(0x00000000U)
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_gae7a778f5d8451b232aab8e5f0c6b760d}\label{group___r_c_c_ex___s_p_i6___clock___source_gae7a778f5d8451b232aab8e5f0c6b760d}} 
\#define {\bfseries RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+D3\+PCLK1}~RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+SRDPCLK4  /$\ast$ D3\+PCLK1 is used in STM32\+H74xxx, STM32\+H75xxx, STM32\+H72xxx and STM32\+H73xxx family lines $\ast$/
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_gaaa20d4dd0e235b8bc8a5821c3de090e4}\label{group___r_c_c_ex___s_p_i6___clock___source_gaaa20d4dd0e235b8bc8a5821c3de090e4}} 
\#define {\bfseries RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+PCLK4}~RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+SRDPCLK4
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_ga94283b1603f36abfb1280636d56bdb1d}\label{group___r_c_c_ex___s_p_i6___clock___source_ga94283b1603f36abfb1280636d56bdb1d}} 
\#define {\bfseries RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+PLL2}~RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+0
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_ga45e773e678525438afb65511204e138b}\label{group___r_c_c_ex___s_p_i6___clock___source_ga45e773e678525438afb65511204e138b}} 
\#define {\bfseries RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+PLL3}~RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+1
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_gad5f6da243f5ea158b13d4b271cba58e3}\label{group___r_c_c_ex___s_p_i6___clock___source_gad5f6da243f5ea158b13d4b271cba58e3}} 
\#define {\bfseries RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+HSI}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+1)
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_ga4ce32f7d2f56ac96d6809f18761f16eb}\label{group___r_c_c_ex___s_p_i6___clock___source_ga4ce32f7d2f56ac96d6809f18761f16eb}} 
\#define {\bfseries RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+CSI}~RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+2
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_ga4b4a6f2025575d875f99c8277f8d918d}\label{group___r_c_c_ex___s_p_i6___clock___source_ga4b4a6f2025575d875f99c8277f8d918d}} 
\#define {\bfseries RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+HSE}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+2)
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i6___clock___source_ga0817fa9a51cc40c402b007dbd28f9716}\label{group___r_c_c_ex___s_p_i6___clock___source_ga0817fa9a51cc40c402b007dbd28f9716}} 
\#define {\bfseries RCC\+\_\+\+SPI6\+CLKSOURCE\+\_\+\+PIN}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+1 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+SPI6\+SEL\+\_\+2)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
