#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000024d10abfe00 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000024d10afcca0_0 .net "PC", 31 0, v0000024d10af6770_0;  1 drivers
v0000024d10afc5c0_0 .var "clk", 0 0;
v0000024d10afcac0_0 .net "clkout", 0 0, L_0000024d10afde00;  1 drivers
v0000024d10afc700_0 .net "cycles_consumed", 31 0, v0000024d10afa0b0_0;  1 drivers
v0000024d10afc660_0 .var "rst", 0 0;
S_0000024d10a62d00 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000024d10abfe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000024d10ad68e0 .param/l "RType" 0 4 2, C4<000000>;
P_0000024d10ad6918 .param/l "add" 0 4 5, C4<100000>;
P_0000024d10ad6950 .param/l "addi" 0 4 8, C4<001000>;
P_0000024d10ad6988 .param/l "addu" 0 4 5, C4<100001>;
P_0000024d10ad69c0 .param/l "and_" 0 4 5, C4<100100>;
P_0000024d10ad69f8 .param/l "andi" 0 4 8, C4<001100>;
P_0000024d10ad6a30 .param/l "beq" 0 4 10, C4<000100>;
P_0000024d10ad6a68 .param/l "bne" 0 4 10, C4<000101>;
P_0000024d10ad6aa0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000024d10ad6ad8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024d10ad6b10 .param/l "j" 0 4 12, C4<000010>;
P_0000024d10ad6b48 .param/l "jal" 0 4 12, C4<000011>;
P_0000024d10ad6b80 .param/l "jr" 0 4 6, C4<001000>;
P_0000024d10ad6bb8 .param/l "lw" 0 4 8, C4<100011>;
P_0000024d10ad6bf0 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024d10ad6c28 .param/l "or_" 0 4 5, C4<100101>;
P_0000024d10ad6c60 .param/l "ori" 0 4 8, C4<001101>;
P_0000024d10ad6c98 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024d10ad6cd0 .param/l "sll" 0 4 6, C4<000000>;
P_0000024d10ad6d08 .param/l "slt" 0 4 5, C4<101010>;
P_0000024d10ad6d40 .param/l "slti" 0 4 8, C4<101010>;
P_0000024d10ad6d78 .param/l "srl" 0 4 6, C4<000010>;
P_0000024d10ad6db0 .param/l "sub" 0 4 5, C4<100010>;
P_0000024d10ad6de8 .param/l "subu" 0 4 5, C4<100011>;
P_0000024d10ad6e20 .param/l "sw" 0 4 8, C4<101011>;
P_0000024d10ad6e58 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024d10ad6e90 .param/l "xori" 0 4 8, C4<001110>;
L_0000024d10aa6cd0 .functor NOT 1, v0000024d10afc660_0, C4<0>, C4<0>, C4<0>;
L_0000024d10afe6c0 .functor NOT 1, v0000024d10afc660_0, C4<0>, C4<0>, C4<0>;
L_0000024d10afeab0 .functor NOT 1, v0000024d10afc660_0, C4<0>, C4<0>, C4<0>;
L_0000024d10afe730 .functor NOT 1, v0000024d10afc660_0, C4<0>, C4<0>, C4<0>;
L_0000024d10afdd20 .functor NOT 1, v0000024d10afc660_0, C4<0>, C4<0>, C4<0>;
L_0000024d10afe570 .functor NOT 1, v0000024d10afc660_0, C4<0>, C4<0>, C4<0>;
L_0000024d10afe420 .functor NOT 1, v0000024d10afc660_0, C4<0>, C4<0>, C4<0>;
L_0000024d10afe650 .functor NOT 1, v0000024d10afc660_0, C4<0>, C4<0>, C4<0>;
L_0000024d10afde00 .functor OR 1, v0000024d10afc5c0_0, v0000024d10ac61f0_0, C4<0>, C4<0>;
L_0000024d10afe340 .functor OR 1, L_0000024d10afbf80, L_0000024d10afc160, C4<0>, C4<0>;
L_0000024d10afe5e0 .functor AND 1, L_0000024d10afc3e0, L_0000024d10afbee0, C4<1>, C4<1>;
L_0000024d10afe7a0 .functor NOT 1, v0000024d10afc660_0, C4<0>, C4<0>, C4<0>;
L_0000024d10afdcb0 .functor OR 1, L_0000024d10bf8180, L_0000024d10bf7c80, C4<0>, C4<0>;
L_0000024d10afde70 .functor OR 1, L_0000024d10afdcb0, L_0000024d10bf6d80, C4<0>, C4<0>;
L_0000024d10afe9d0 .functor OR 1, L_0000024d10bf7fa0, L_0000024d10bf6a60, C4<0>, C4<0>;
L_0000024d10afe490 .functor AND 1, L_0000024d10bf69c0, L_0000024d10afe9d0, C4<1>, C4<1>;
L_0000024d10afdfc0 .functor OR 1, L_0000024d10bf7460, L_0000024d10bf8040, C4<0>, C4<0>;
L_0000024d10afe030 .functor AND 1, L_0000024d10bf73c0, L_0000024d10afdfc0, C4<1>, C4<1>;
L_0000024d10afdee0 .functor NOT 1, L_0000024d10afde00, C4<0>, C4<0>, C4<0>;
v0000024d10af5b90_0 .net "ALUOp", 3 0, v0000024d10ac5cf0_0;  1 drivers
v0000024d10af6130_0 .net "ALUResult", 31 0, v0000024d10af46c0_0;  1 drivers
v0000024d10af7850_0 .net "ALUSrc", 0 0, v0000024d10ac5750_0;  1 drivers
v0000024d10af6630_0 .net "ALUin2", 31 0, L_0000024d10bf6560;  1 drivers
v0000024d10af7990_0 .net "MemReadEn", 0 0, v0000024d10ac5ed0_0;  1 drivers
v0000024d10af6b30_0 .net "MemWriteEn", 0 0, v0000024d10ac47b0_0;  1 drivers
v0000024d10af6810_0 .net "MemtoReg", 0 0, v0000024d10ac5f70_0;  1 drivers
v0000024d10af78f0_0 .net "PC", 31 0, v0000024d10af6770_0;  alias, 1 drivers
v0000024d10af6c70_0 .net "PCPlus1", 31 0, L_0000024d10afbe40;  1 drivers
v0000024d10af5c30_0 .net "PCsrc", 1 0, v0000024d10af4080_0;  1 drivers
v0000024d10af5e10_0 .net "RegDst", 0 0, v0000024d10ac4ad0_0;  1 drivers
v0000024d10af6a90_0 .net "RegWriteEn", 0 0, v0000024d10ac4c10_0;  1 drivers
v0000024d10af6450_0 .net "WriteRegister", 4 0, L_0000024d10bf64c0;  1 drivers
v0000024d10af5f50_0 .net *"_ivl_0", 0 0, L_0000024d10aa6cd0;  1 drivers
L_0000024d10b9e4a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d10af61d0_0 .net/2u *"_ivl_10", 4 0, L_0000024d10b9e4a0;  1 drivers
L_0000024d10b9e890 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af6270_0 .net *"_ivl_101", 15 0, L_0000024d10b9e890;  1 drivers
v0000024d10af6d10_0 .net *"_ivl_102", 31 0, L_0000024d10afd380;  1 drivers
L_0000024d10b9e8d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af6310_0 .net *"_ivl_105", 25 0, L_0000024d10b9e8d8;  1 drivers
L_0000024d10b9e920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af6db0_0 .net/2u *"_ivl_106", 31 0, L_0000024d10b9e920;  1 drivers
v0000024d10af7710_0 .net *"_ivl_108", 0 0, L_0000024d10afc3e0;  1 drivers
L_0000024d10b9e968 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000024d10af66d0_0 .net/2u *"_ivl_110", 5 0, L_0000024d10b9e968;  1 drivers
v0000024d10af6e50_0 .net *"_ivl_112", 0 0, L_0000024d10afbee0;  1 drivers
v0000024d10af68b0_0 .net *"_ivl_115", 0 0, L_0000024d10afe5e0;  1 drivers
v0000024d10af64f0_0 .net *"_ivl_116", 47 0, L_0000024d10afc480;  1 drivers
L_0000024d10b9e9b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af6090_0 .net *"_ivl_119", 15 0, L_0000024d10b9e9b0;  1 drivers
L_0000024d10b9e4e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024d10af6950_0 .net/2u *"_ivl_12", 5 0, L_0000024d10b9e4e8;  1 drivers
v0000024d10af7170_0 .net *"_ivl_120", 47 0, L_0000024d10afd4c0;  1 drivers
L_0000024d10b9e9f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af7a30_0 .net *"_ivl_123", 15 0, L_0000024d10b9e9f8;  1 drivers
v0000024d10af6590_0 .net *"_ivl_125", 0 0, L_0000024d10afbbc0;  1 drivers
v0000024d10af5cd0_0 .net *"_ivl_126", 31 0, L_0000024d10afda60;  1 drivers
v0000024d10af69f0_0 .net *"_ivl_128", 47 0, L_0000024d10afd560;  1 drivers
v0000024d10af73f0_0 .net *"_ivl_130", 47 0, L_0000024d10afd6a0;  1 drivers
v0000024d10af6ef0_0 .net *"_ivl_132", 47 0, L_0000024d10afd740;  1 drivers
v0000024d10af5ff0_0 .net *"_ivl_134", 47 0, L_0000024d10afd7e0;  1 drivers
L_0000024d10b9ea40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d10af6bd0_0 .net/2u *"_ivl_138", 1 0, L_0000024d10b9ea40;  1 drivers
v0000024d10af5d70_0 .net *"_ivl_14", 0 0, L_0000024d10afcc00;  1 drivers
v0000024d10af6f90_0 .net *"_ivl_140", 0 0, L_0000024d10afd880;  1 drivers
L_0000024d10b9ea88 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000024d10af5eb0_0 .net/2u *"_ivl_142", 1 0, L_0000024d10b9ea88;  1 drivers
v0000024d10af7670_0 .net *"_ivl_144", 0 0, L_0000024d10bf6ec0;  1 drivers
L_0000024d10b9ead0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000024d10af7030_0 .net/2u *"_ivl_146", 1 0, L_0000024d10b9ead0;  1 drivers
v0000024d10af77b0_0 .net *"_ivl_148", 0 0, L_0000024d10bf6ce0;  1 drivers
L_0000024d10b9eb18 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000024d10af70d0_0 .net/2u *"_ivl_150", 31 0, L_0000024d10b9eb18;  1 drivers
L_0000024d10b9eb60 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000024d10af7490_0 .net/2u *"_ivl_152", 31 0, L_0000024d10b9eb60;  1 drivers
v0000024d10af7530_0 .net *"_ivl_154", 31 0, L_0000024d10bf8360;  1 drivers
v0000024d10af8140_0 .net *"_ivl_156", 31 0, L_0000024d10bf66a0;  1 drivers
L_0000024d10b9e530 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000024d10af8d20_0 .net/2u *"_ivl_16", 4 0, L_0000024d10b9e530;  1 drivers
v0000024d10af8780_0 .net *"_ivl_160", 0 0, L_0000024d10afe7a0;  1 drivers
L_0000024d10b9ebf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af9180_0 .net/2u *"_ivl_162", 31 0, L_0000024d10b9ebf0;  1 drivers
L_0000024d10b9ecc8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000024d10af8f00_0 .net/2u *"_ivl_166", 5 0, L_0000024d10b9ecc8;  1 drivers
v0000024d10af9a40_0 .net *"_ivl_168", 0 0, L_0000024d10bf8180;  1 drivers
L_0000024d10b9ed10 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000024d10af8820_0 .net/2u *"_ivl_170", 5 0, L_0000024d10b9ed10;  1 drivers
v0000024d10af7e20_0 .net *"_ivl_172", 0 0, L_0000024d10bf7c80;  1 drivers
v0000024d10af8320_0 .net *"_ivl_175", 0 0, L_0000024d10afdcb0;  1 drivers
L_0000024d10b9ed58 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000024d10af7ce0_0 .net/2u *"_ivl_176", 5 0, L_0000024d10b9ed58;  1 drivers
v0000024d10af7ec0_0 .net *"_ivl_178", 0 0, L_0000024d10bf6d80;  1 drivers
v0000024d10af85a0_0 .net *"_ivl_181", 0 0, L_0000024d10afde70;  1 drivers
L_0000024d10b9eda0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af9900_0 .net/2u *"_ivl_182", 15 0, L_0000024d10b9eda0;  1 drivers
v0000024d10af9680_0 .net *"_ivl_184", 31 0, L_0000024d10bf6880;  1 drivers
v0000024d10af8c80_0 .net *"_ivl_187", 0 0, L_0000024d10bf76e0;  1 drivers
v0000024d10af8be0_0 .net *"_ivl_188", 15 0, L_0000024d10bf6920;  1 drivers
v0000024d10af7d80_0 .net *"_ivl_19", 4 0, L_0000024d10afc200;  1 drivers
v0000024d10af8dc0_0 .net *"_ivl_190", 31 0, L_0000024d10bf82c0;  1 drivers
v0000024d10af81e0_0 .net *"_ivl_194", 31 0, L_0000024d10bf7000;  1 drivers
L_0000024d10b9ede8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af90e0_0 .net *"_ivl_197", 25 0, L_0000024d10b9ede8;  1 drivers
L_0000024d10b9ee30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af8280_0 .net/2u *"_ivl_198", 31 0, L_0000024d10b9ee30;  1 drivers
L_0000024d10b9e458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af83c0_0 .net/2u *"_ivl_2", 5 0, L_0000024d10b9e458;  1 drivers
v0000024d10af92c0_0 .net *"_ivl_20", 4 0, L_0000024d10afc7a0;  1 drivers
v0000024d10af7f60_0 .net *"_ivl_200", 0 0, L_0000024d10bf69c0;  1 drivers
L_0000024d10b9ee78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af8000_0 .net/2u *"_ivl_202", 5 0, L_0000024d10b9ee78;  1 drivers
v0000024d10af80a0_0 .net *"_ivl_204", 0 0, L_0000024d10bf7fa0;  1 drivers
L_0000024d10b9eec0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024d10af8460_0 .net/2u *"_ivl_206", 5 0, L_0000024d10b9eec0;  1 drivers
v0000024d10af8500_0 .net *"_ivl_208", 0 0, L_0000024d10bf6a60;  1 drivers
v0000024d10af8640_0 .net *"_ivl_211", 0 0, L_0000024d10afe9d0;  1 drivers
v0000024d10af86e0_0 .net *"_ivl_213", 0 0, L_0000024d10afe490;  1 drivers
L_0000024d10b9ef08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024d10af88c0_0 .net/2u *"_ivl_214", 5 0, L_0000024d10b9ef08;  1 drivers
v0000024d10af9220_0 .net *"_ivl_216", 0 0, L_0000024d10bf7dc0;  1 drivers
L_0000024d10b9ef50 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024d10af8960_0 .net/2u *"_ivl_218", 31 0, L_0000024d10b9ef50;  1 drivers
v0000024d10af8a00_0 .net *"_ivl_220", 31 0, L_0000024d10bf7780;  1 drivers
v0000024d10af8aa0_0 .net *"_ivl_224", 31 0, L_0000024d10bf6e20;  1 drivers
L_0000024d10b9ef98 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af8b40_0 .net *"_ivl_227", 25 0, L_0000024d10b9ef98;  1 drivers
L_0000024d10b9efe0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af8e60_0 .net/2u *"_ivl_228", 31 0, L_0000024d10b9efe0;  1 drivers
v0000024d10af9720_0 .net *"_ivl_230", 0 0, L_0000024d10bf73c0;  1 drivers
L_0000024d10b9f028 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af8fa0_0 .net/2u *"_ivl_232", 5 0, L_0000024d10b9f028;  1 drivers
v0000024d10af99a0_0 .net *"_ivl_234", 0 0, L_0000024d10bf7460;  1 drivers
L_0000024d10b9f070 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024d10af7ba0_0 .net/2u *"_ivl_236", 5 0, L_0000024d10b9f070;  1 drivers
v0000024d10af9040_0 .net *"_ivl_238", 0 0, L_0000024d10bf8040;  1 drivers
v0000024d10af9360_0 .net *"_ivl_24", 0 0, L_0000024d10afeab0;  1 drivers
v0000024d10af97c0_0 .net *"_ivl_241", 0 0, L_0000024d10afdfc0;  1 drivers
v0000024d10af9400_0 .net *"_ivl_243", 0 0, L_0000024d10afe030;  1 drivers
L_0000024d10b9f0b8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024d10af94a0_0 .net/2u *"_ivl_244", 5 0, L_0000024d10b9f0b8;  1 drivers
v0000024d10af9540_0 .net *"_ivl_246", 0 0, L_0000024d10bf7d20;  1 drivers
v0000024d10af95e0_0 .net *"_ivl_248", 31 0, L_0000024d10bf7280;  1 drivers
L_0000024d10b9e578 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d10af9860_0 .net/2u *"_ivl_26", 4 0, L_0000024d10b9e578;  1 drivers
v0000024d10af7c40_0 .net *"_ivl_29", 4 0, L_0000024d10afc980;  1 drivers
v0000024d10afb730_0 .net *"_ivl_32", 0 0, L_0000024d10afe730;  1 drivers
L_0000024d10b9e5c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000024d10afb190_0 .net/2u *"_ivl_34", 4 0, L_0000024d10b9e5c0;  1 drivers
v0000024d10afabf0_0 .net *"_ivl_37", 4 0, L_0000024d10afbd00;  1 drivers
v0000024d10afa790_0 .net *"_ivl_40", 0 0, L_0000024d10afdd20;  1 drivers
L_0000024d10b9e608 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10afb370_0 .net/2u *"_ivl_42", 15 0, L_0000024d10b9e608;  1 drivers
v0000024d10afa150_0 .net *"_ivl_45", 15 0, L_0000024d10afd600;  1 drivers
v0000024d10afa650_0 .net *"_ivl_48", 0 0, L_0000024d10afe570;  1 drivers
v0000024d10af9d90_0 .net *"_ivl_5", 5 0, L_0000024d10afc520;  1 drivers
L_0000024d10b9e650 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10afb5f0_0 .net/2u *"_ivl_50", 36 0, L_0000024d10b9e650;  1 drivers
L_0000024d10b9e698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10afa1f0_0 .net/2u *"_ivl_52", 31 0, L_0000024d10b9e698;  1 drivers
v0000024d10afad30_0 .net *"_ivl_55", 4 0, L_0000024d10afd920;  1 drivers
v0000024d10afa830_0 .net *"_ivl_56", 36 0, L_0000024d10afc840;  1 drivers
v0000024d10afb230_0 .net *"_ivl_58", 36 0, L_0000024d10afcde0;  1 drivers
v0000024d10afaf10_0 .net *"_ivl_62", 0 0, L_0000024d10afe420;  1 drivers
L_0000024d10b9e6e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000024d10afba50_0 .net/2u *"_ivl_64", 5 0, L_0000024d10b9e6e0;  1 drivers
v0000024d10afaab0_0 .net *"_ivl_67", 5 0, L_0000024d10afcb60;  1 drivers
v0000024d10af9e30_0 .net *"_ivl_70", 0 0, L_0000024d10afe650;  1 drivers
L_0000024d10b9e728 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af9cf0_0 .net/2u *"_ivl_72", 57 0, L_0000024d10b9e728;  1 drivers
L_0000024d10b9e770 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af9ed0_0 .net/2u *"_ivl_74", 31 0, L_0000024d10b9e770;  1 drivers
v0000024d10afb0f0_0 .net *"_ivl_77", 25 0, L_0000024d10afd2e0;  1 drivers
v0000024d10afb2d0_0 .net *"_ivl_78", 57 0, L_0000024d10afce80;  1 drivers
v0000024d10afac90_0 .net *"_ivl_8", 0 0, L_0000024d10afe6c0;  1 drivers
v0000024d10afadd0_0 .net *"_ivl_80", 57 0, L_0000024d10afcd40;  1 drivers
L_0000024d10b9e7b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000024d10af9f70_0 .net/2u *"_ivl_84", 31 0, L_0000024d10b9e7b8;  1 drivers
L_0000024d10b9e800 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000024d10afae70_0 .net/2u *"_ivl_88", 5 0, L_0000024d10b9e800;  1 drivers
v0000024d10afa290_0 .net *"_ivl_90", 0 0, L_0000024d10afbf80;  1 drivers
L_0000024d10b9e848 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000024d10afb550_0 .net/2u *"_ivl_92", 5 0, L_0000024d10b9e848;  1 drivers
v0000024d10afa5b0_0 .net *"_ivl_94", 0 0, L_0000024d10afc160;  1 drivers
v0000024d10afb7d0_0 .net *"_ivl_97", 0 0, L_0000024d10afe340;  1 drivers
v0000024d10afa3d0_0 .net *"_ivl_98", 47 0, L_0000024d10afd100;  1 drivers
v0000024d10afb410_0 .net "adderResult", 31 0, L_0000024d10afbc60;  1 drivers
v0000024d10afa010_0 .net "address", 31 0, L_0000024d10afcf20;  1 drivers
v0000024d10afb870_0 .net "clk", 0 0, L_0000024d10afde00;  alias, 1 drivers
v0000024d10afa0b0_0 .var "cycles_consumed", 31 0;
o0000024d10b61048 .functor BUFZ 1, C4<z>; HiZ drive
v0000024d10afafb0_0 .net "excep_flag", 0 0, o0000024d10b61048;  0 drivers
v0000024d10afa330_0 .net "extImm", 31 0, L_0000024d10bf6f60;  1 drivers
v0000024d10afb690_0 .net "funct", 5 0, L_0000024d10afd9c0;  1 drivers
v0000024d10afa470_0 .net "hlt", 0 0, v0000024d10ac61f0_0;  1 drivers
v0000024d10afb4b0_0 .net "imm", 15 0, L_0000024d10afc020;  1 drivers
v0000024d10afa6f0_0 .net "immediate", 31 0, L_0000024d10bf7820;  1 drivers
v0000024d10afa510_0 .net "input_clk", 0 0, v0000024d10afc5c0_0;  1 drivers
v0000024d10afb050_0 .net "instruction", 31 0, L_0000024d10bf71e0;  1 drivers
v0000024d10afb910_0 .net "memoryReadData", 31 0, v0000024d10af5a20_0;  1 drivers
v0000024d10afa8d0_0 .net "nextPC", 31 0, L_0000024d10bf67e0;  1 drivers
v0000024d10afb9b0_0 .net "opcode", 5 0, L_0000024d10afbda0;  1 drivers
v0000024d10af9bb0_0 .net "rd", 4 0, L_0000024d10afc2a0;  1 drivers
v0000024d10afa970_0 .net "readData1", 31 0, L_0000024d10afdc40;  1 drivers
v0000024d10af9c50_0 .net "readData1_w", 31 0, L_0000024d10bf7e60;  1 drivers
v0000024d10afaa10_0 .net "readData2", 31 0, L_0000024d10afe960;  1 drivers
v0000024d10afab50_0 .net "rs", 4 0, L_0000024d10afc8e0;  1 drivers
v0000024d10afcfc0_0 .net "rst", 0 0, v0000024d10afc660_0;  1 drivers
v0000024d10afd240_0 .net "rt", 4 0, L_0000024d10afc340;  1 drivers
v0000024d10afd420_0 .net "shamt", 31 0, L_0000024d10afca20;  1 drivers
v0000024d10afd1a0_0 .net "wire_instruction", 31 0, L_0000024d10afe2d0;  1 drivers
v0000024d10afc0c0_0 .net "writeData", 31 0, L_0000024d10bf6ba0;  1 drivers
v0000024d10afd060_0 .net "zero", 0 0, L_0000024d10bf7960;  1 drivers
L_0000024d10afc520 .part L_0000024d10bf71e0, 26, 6;
L_0000024d10afbda0 .functor MUXZ 6, L_0000024d10afc520, L_0000024d10b9e458, L_0000024d10aa6cd0, C4<>;
L_0000024d10afcc00 .cmp/eq 6, L_0000024d10afbda0, L_0000024d10b9e4e8;
L_0000024d10afc200 .part L_0000024d10bf71e0, 11, 5;
L_0000024d10afc7a0 .functor MUXZ 5, L_0000024d10afc200, L_0000024d10b9e530, L_0000024d10afcc00, C4<>;
L_0000024d10afc2a0 .functor MUXZ 5, L_0000024d10afc7a0, L_0000024d10b9e4a0, L_0000024d10afe6c0, C4<>;
L_0000024d10afc980 .part L_0000024d10bf71e0, 21, 5;
L_0000024d10afc8e0 .functor MUXZ 5, L_0000024d10afc980, L_0000024d10b9e578, L_0000024d10afeab0, C4<>;
L_0000024d10afbd00 .part L_0000024d10bf71e0, 16, 5;
L_0000024d10afc340 .functor MUXZ 5, L_0000024d10afbd00, L_0000024d10b9e5c0, L_0000024d10afe730, C4<>;
L_0000024d10afd600 .part L_0000024d10bf71e0, 0, 16;
L_0000024d10afc020 .functor MUXZ 16, L_0000024d10afd600, L_0000024d10b9e608, L_0000024d10afdd20, C4<>;
L_0000024d10afd920 .part L_0000024d10bf71e0, 6, 5;
L_0000024d10afc840 .concat [ 5 32 0 0], L_0000024d10afd920, L_0000024d10b9e698;
L_0000024d10afcde0 .functor MUXZ 37, L_0000024d10afc840, L_0000024d10b9e650, L_0000024d10afe570, C4<>;
L_0000024d10afca20 .part L_0000024d10afcde0, 0, 32;
L_0000024d10afcb60 .part L_0000024d10bf71e0, 0, 6;
L_0000024d10afd9c0 .functor MUXZ 6, L_0000024d10afcb60, L_0000024d10b9e6e0, L_0000024d10afe420, C4<>;
L_0000024d10afd2e0 .part L_0000024d10bf71e0, 0, 26;
L_0000024d10afce80 .concat [ 26 32 0 0], L_0000024d10afd2e0, L_0000024d10b9e770;
L_0000024d10afcd40 .functor MUXZ 58, L_0000024d10afce80, L_0000024d10b9e728, L_0000024d10afe650, C4<>;
L_0000024d10afcf20 .part L_0000024d10afcd40, 0, 32;
L_0000024d10afbe40 .arith/sum 32, v0000024d10af6770_0, L_0000024d10b9e7b8;
L_0000024d10afbf80 .cmp/eq 6, L_0000024d10afbda0, L_0000024d10b9e800;
L_0000024d10afc160 .cmp/eq 6, L_0000024d10afbda0, L_0000024d10b9e848;
L_0000024d10afd100 .concat [ 32 16 0 0], L_0000024d10afcf20, L_0000024d10b9e890;
L_0000024d10afd380 .concat [ 6 26 0 0], L_0000024d10afbda0, L_0000024d10b9e8d8;
L_0000024d10afc3e0 .cmp/eq 32, L_0000024d10afd380, L_0000024d10b9e920;
L_0000024d10afbee0 .cmp/eq 6, L_0000024d10afd9c0, L_0000024d10b9e968;
L_0000024d10afc480 .concat [ 32 16 0 0], L_0000024d10afdc40, L_0000024d10b9e9b0;
L_0000024d10afd4c0 .concat [ 32 16 0 0], v0000024d10af6770_0, L_0000024d10b9e9f8;
L_0000024d10afbbc0 .part L_0000024d10afc020, 15, 1;
LS_0000024d10afda60_0_0 .concat [ 1 1 1 1], L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0;
LS_0000024d10afda60_0_4 .concat [ 1 1 1 1], L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0;
LS_0000024d10afda60_0_8 .concat [ 1 1 1 1], L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0;
LS_0000024d10afda60_0_12 .concat [ 1 1 1 1], L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0;
LS_0000024d10afda60_0_16 .concat [ 1 1 1 1], L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0;
LS_0000024d10afda60_0_20 .concat [ 1 1 1 1], L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0;
LS_0000024d10afda60_0_24 .concat [ 1 1 1 1], L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0;
LS_0000024d10afda60_0_28 .concat [ 1 1 1 1], L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0, L_0000024d10afbbc0;
LS_0000024d10afda60_1_0 .concat [ 4 4 4 4], LS_0000024d10afda60_0_0, LS_0000024d10afda60_0_4, LS_0000024d10afda60_0_8, LS_0000024d10afda60_0_12;
LS_0000024d10afda60_1_4 .concat [ 4 4 4 4], LS_0000024d10afda60_0_16, LS_0000024d10afda60_0_20, LS_0000024d10afda60_0_24, LS_0000024d10afda60_0_28;
L_0000024d10afda60 .concat [ 16 16 0 0], LS_0000024d10afda60_1_0, LS_0000024d10afda60_1_4;
L_0000024d10afd560 .concat [ 16 32 0 0], L_0000024d10afc020, L_0000024d10afda60;
L_0000024d10afd6a0 .arith/sum 48, L_0000024d10afd4c0, L_0000024d10afd560;
L_0000024d10afd740 .functor MUXZ 48, L_0000024d10afd6a0, L_0000024d10afc480, L_0000024d10afe5e0, C4<>;
L_0000024d10afd7e0 .functor MUXZ 48, L_0000024d10afd740, L_0000024d10afd100, L_0000024d10afe340, C4<>;
L_0000024d10afbc60 .part L_0000024d10afd7e0, 0, 32;
L_0000024d10afd880 .cmp/eq 2, v0000024d10af4080_0, L_0000024d10b9ea40;
L_0000024d10bf6ec0 .cmp/eq 2, v0000024d10af4080_0, L_0000024d10b9ea88;
L_0000024d10bf6ce0 .cmp/eq 2, v0000024d10af4080_0, L_0000024d10b9ead0;
L_0000024d10bf8360 .functor MUXZ 32, L_0000024d10b9eb60, L_0000024d10b9eb18, L_0000024d10bf6ce0, C4<>;
L_0000024d10bf66a0 .functor MUXZ 32, L_0000024d10bf8360, L_0000024d10afbc60, L_0000024d10bf6ec0, C4<>;
L_0000024d10bf67e0 .functor MUXZ 32, L_0000024d10bf66a0, L_0000024d10afbe40, L_0000024d10afd880, C4<>;
L_0000024d10bf71e0 .functor MUXZ 32, L_0000024d10afe2d0, L_0000024d10b9ebf0, L_0000024d10afe7a0, C4<>;
L_0000024d10bf8180 .cmp/eq 6, L_0000024d10afbda0, L_0000024d10b9ecc8;
L_0000024d10bf7c80 .cmp/eq 6, L_0000024d10afbda0, L_0000024d10b9ed10;
L_0000024d10bf6d80 .cmp/eq 6, L_0000024d10afbda0, L_0000024d10b9ed58;
L_0000024d10bf6880 .concat [ 16 16 0 0], L_0000024d10afc020, L_0000024d10b9eda0;
L_0000024d10bf76e0 .part L_0000024d10afc020, 15, 1;
LS_0000024d10bf6920_0_0 .concat [ 1 1 1 1], L_0000024d10bf76e0, L_0000024d10bf76e0, L_0000024d10bf76e0, L_0000024d10bf76e0;
LS_0000024d10bf6920_0_4 .concat [ 1 1 1 1], L_0000024d10bf76e0, L_0000024d10bf76e0, L_0000024d10bf76e0, L_0000024d10bf76e0;
LS_0000024d10bf6920_0_8 .concat [ 1 1 1 1], L_0000024d10bf76e0, L_0000024d10bf76e0, L_0000024d10bf76e0, L_0000024d10bf76e0;
LS_0000024d10bf6920_0_12 .concat [ 1 1 1 1], L_0000024d10bf76e0, L_0000024d10bf76e0, L_0000024d10bf76e0, L_0000024d10bf76e0;
L_0000024d10bf6920 .concat [ 4 4 4 4], LS_0000024d10bf6920_0_0, LS_0000024d10bf6920_0_4, LS_0000024d10bf6920_0_8, LS_0000024d10bf6920_0_12;
L_0000024d10bf82c0 .concat [ 16 16 0 0], L_0000024d10afc020, L_0000024d10bf6920;
L_0000024d10bf6f60 .functor MUXZ 32, L_0000024d10bf82c0, L_0000024d10bf6880, L_0000024d10afde70, C4<>;
L_0000024d10bf7000 .concat [ 6 26 0 0], L_0000024d10afbda0, L_0000024d10b9ede8;
L_0000024d10bf69c0 .cmp/eq 32, L_0000024d10bf7000, L_0000024d10b9ee30;
L_0000024d10bf7fa0 .cmp/eq 6, L_0000024d10afd9c0, L_0000024d10b9ee78;
L_0000024d10bf6a60 .cmp/eq 6, L_0000024d10afd9c0, L_0000024d10b9eec0;
L_0000024d10bf7dc0 .cmp/eq 6, L_0000024d10afbda0, L_0000024d10b9ef08;
L_0000024d10bf7780 .functor MUXZ 32, L_0000024d10bf6f60, L_0000024d10b9ef50, L_0000024d10bf7dc0, C4<>;
L_0000024d10bf7820 .functor MUXZ 32, L_0000024d10bf7780, L_0000024d10afca20, L_0000024d10afe490, C4<>;
L_0000024d10bf6e20 .concat [ 6 26 0 0], L_0000024d10afbda0, L_0000024d10b9ef98;
L_0000024d10bf73c0 .cmp/eq 32, L_0000024d10bf6e20, L_0000024d10b9efe0;
L_0000024d10bf7460 .cmp/eq 6, L_0000024d10afd9c0, L_0000024d10b9f028;
L_0000024d10bf8040 .cmp/eq 6, L_0000024d10afd9c0, L_0000024d10b9f070;
L_0000024d10bf7d20 .cmp/eq 6, L_0000024d10afbda0, L_0000024d10b9f0b8;
L_0000024d10bf7280 .functor MUXZ 32, L_0000024d10afdc40, v0000024d10af6770_0, L_0000024d10bf7d20, C4<>;
L_0000024d10bf7e60 .functor MUXZ 32, L_0000024d10bf7280, L_0000024d10afe960, L_0000024d10afe030, C4<>;
S_0000024d10a62e90 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000024d10a62d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024d10ab7340 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024d10afe0a0 .functor NOT 1, v0000024d10ac5750_0, C4<0>, C4<0>, C4<0>;
v0000024d10ac63d0_0 .net *"_ivl_0", 0 0, L_0000024d10afe0a0;  1 drivers
v0000024d10ac5bb0_0 .net "in1", 31 0, L_0000024d10afe960;  alias, 1 drivers
v0000024d10ac4a30_0 .net "in2", 31 0, L_0000024d10bf7820;  alias, 1 drivers
v0000024d10ac4710_0 .net "out", 31 0, L_0000024d10bf6560;  alias, 1 drivers
v0000024d10ac4cb0_0 .net "s", 0 0, v0000024d10ac5750_0;  alias, 1 drivers
L_0000024d10bf6560 .functor MUXZ 32, L_0000024d10bf7820, L_0000024d10afe960, L_0000024d10afe0a0, C4<>;
S_0000024d10a129c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000024d10a62d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000024d10b90090 .param/l "RType" 0 4 2, C4<000000>;
P_0000024d10b900c8 .param/l "add" 0 4 5, C4<100000>;
P_0000024d10b90100 .param/l "addi" 0 4 8, C4<001000>;
P_0000024d10b90138 .param/l "addu" 0 4 5, C4<100001>;
P_0000024d10b90170 .param/l "and_" 0 4 5, C4<100100>;
P_0000024d10b901a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000024d10b901e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024d10b90218 .param/l "bne" 0 4 10, C4<000101>;
P_0000024d10b90250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024d10b90288 .param/l "j" 0 4 12, C4<000010>;
P_0000024d10b902c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000024d10b902f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000024d10b90330 .param/l "lw" 0 4 8, C4<100011>;
P_0000024d10b90368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024d10b903a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000024d10b903d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000024d10b90410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024d10b90448 .param/l "sll" 0 4 6, C4<000000>;
P_0000024d10b90480 .param/l "slt" 0 4 5, C4<101010>;
P_0000024d10b904b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000024d10b904f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000024d10b90528 .param/l "sub" 0 4 5, C4<100010>;
P_0000024d10b90560 .param/l "subu" 0 4 5, C4<100011>;
P_0000024d10b90598 .param/l "sw" 0 4 8, C4<101011>;
P_0000024d10b905d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024d10b90608 .param/l "xori" 0 4 8, C4<001110>;
v0000024d10ac5cf0_0 .var "ALUOp", 3 0;
v0000024d10ac5750_0 .var "ALUSrc", 0 0;
v0000024d10ac5ed0_0 .var "MemReadEn", 0 0;
v0000024d10ac47b0_0 .var "MemWriteEn", 0 0;
v0000024d10ac5f70_0 .var "MemtoReg", 0 0;
v0000024d10ac4ad0_0 .var "RegDst", 0 0;
v0000024d10ac4c10_0 .var "RegWriteEn", 0 0;
v0000024d10ac4e90_0 .net "funct", 5 0, L_0000024d10afd9c0;  alias, 1 drivers
v0000024d10ac61f0_0 .var "hlt", 0 0;
v0000024d10ac4fd0_0 .net "opcode", 5 0, L_0000024d10afbda0;  alias, 1 drivers
v0000024d10ac5110_0 .net "rst", 0 0, v0000024d10afc660_0;  alias, 1 drivers
E_0000024d10ab7680 .event anyedge, v0000024d10ac5110_0, v0000024d10ac4fd0_0, v0000024d10ac4e90_0;
S_0000024d10a12b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000024d10a62d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000024d10ab7700 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000024d10afe2d0 .functor BUFZ 32, L_0000024d10bf7aa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024d10ac6290_0 .net "Data_Out", 31 0, L_0000024d10afe2d0;  alias, 1 drivers
v0000024d10ac51b0 .array "InstMem", 0 1023, 31 0;
v0000024d10ac52f0_0 .net *"_ivl_0", 31 0, L_0000024d10bf7aa0;  1 drivers
v0000024d10ac5390_0 .net *"_ivl_3", 9 0, L_0000024d10bf75a0;  1 drivers
v0000024d10aa5cb0_0 .net *"_ivl_4", 11 0, L_0000024d10bf7500;  1 drivers
L_0000024d10b9eba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d10aa49f0_0 .net *"_ivl_7", 1 0, L_0000024d10b9eba8;  1 drivers
v0000024d10af5020_0 .net "addr", 31 0, v0000024d10af6770_0;  alias, 1 drivers
v0000024d10af4260_0 .var/i "i", 31 0;
L_0000024d10bf7aa0 .array/port v0000024d10ac51b0, L_0000024d10bf7500;
L_0000024d10bf75a0 .part v0000024d10af6770_0, 0, 10;
L_0000024d10bf7500 .concat [ 10 2 0 0], L_0000024d10bf75a0, L_0000024d10b9eba8;
S_0000024d10a613b0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000024d10a62d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000024d10afdc40 .functor BUFZ 32, L_0000024d10bf6600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000024d10afe960 .functor BUFZ 32, L_0000024d10bf7640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024d10af4c60_0 .net *"_ivl_0", 31 0, L_0000024d10bf6600;  1 drivers
v0000024d10af55c0_0 .net *"_ivl_10", 6 0, L_0000024d10bf6c40;  1 drivers
L_0000024d10b9ec80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d10af48a0_0 .net *"_ivl_13", 1 0, L_0000024d10b9ec80;  1 drivers
v0000024d10af5520_0 .net *"_ivl_2", 6 0, L_0000024d10bf6740;  1 drivers
L_0000024d10b9ec38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024d10af4f80_0 .net *"_ivl_5", 1 0, L_0000024d10b9ec38;  1 drivers
v0000024d10af44e0_0 .net *"_ivl_8", 31 0, L_0000024d10bf7640;  1 drivers
v0000024d10af50c0_0 .net "clk", 0 0, L_0000024d10afde00;  alias, 1 drivers
v0000024d10af5160_0 .var/i "i", 31 0;
v0000024d10af4940_0 .net "readData1", 31 0, L_0000024d10afdc40;  alias, 1 drivers
v0000024d10af58e0_0 .net "readData2", 31 0, L_0000024d10afe960;  alias, 1 drivers
v0000024d10af4580_0 .net "readRegister1", 4 0, L_0000024d10afc8e0;  alias, 1 drivers
v0000024d10af5200_0 .net "readRegister2", 4 0, L_0000024d10afc340;  alias, 1 drivers
v0000024d10af4d00 .array "registers", 31 0, 31 0;
v0000024d10af3cc0_0 .net "rst", 0 0, v0000024d10afc660_0;  alias, 1 drivers
v0000024d10af5480_0 .net "we", 0 0, v0000024d10ac4c10_0;  alias, 1 drivers
v0000024d10af41c0_0 .net "writeData", 31 0, L_0000024d10bf6ba0;  alias, 1 drivers
v0000024d10af3b80_0 .net "writeRegister", 4 0, L_0000024d10bf64c0;  alias, 1 drivers
E_0000024d10ab6e80/0 .event negedge, v0000024d10ac5110_0;
E_0000024d10ab6e80/1 .event posedge, v0000024d10af50c0_0;
E_0000024d10ab6e80 .event/or E_0000024d10ab6e80/0, E_0000024d10ab6e80/1;
L_0000024d10bf6600 .array/port v0000024d10af4d00, L_0000024d10bf6740;
L_0000024d10bf6740 .concat [ 5 2 0 0], L_0000024d10afc8e0, L_0000024d10b9ec38;
L_0000024d10bf7640 .array/port v0000024d10af4d00, L_0000024d10bf6c40;
L_0000024d10bf6c40 .concat [ 5 2 0 0], L_0000024d10afc340, L_0000024d10b9ec80;
S_0000024d10a61540 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000024d10a613b0;
 .timescale 0 0;
v0000024d10af4bc0_0 .var/i "i", 31 0;
S_0000024d10a4b160 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000024d10a62d00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000024d10ab7740 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000024d10afe810 .functor NOT 1, v0000024d10ac4ad0_0, C4<0>, C4<0>, C4<0>;
v0000024d10af52a0_0 .net *"_ivl_0", 0 0, L_0000024d10afe810;  1 drivers
v0000024d10af5340_0 .net "in1", 4 0, L_0000024d10afc340;  alias, 1 drivers
v0000024d10af4800_0 .net "in2", 4 0, L_0000024d10afc2a0;  alias, 1 drivers
v0000024d10af5660_0 .net "out", 4 0, L_0000024d10bf64c0;  alias, 1 drivers
v0000024d10af4620_0 .net "s", 0 0, v0000024d10ac4ad0_0;  alias, 1 drivers
L_0000024d10bf64c0 .functor MUXZ 5, L_0000024d10afc2a0, L_0000024d10afc340, L_0000024d10afe810, C4<>;
S_0000024d10a4b2f0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000024d10a62d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024d10ab6fc0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000024d10afe3b0 .functor NOT 1, v0000024d10ac5f70_0, C4<0>, C4<0>, C4<0>;
v0000024d10af5700_0 .net *"_ivl_0", 0 0, L_0000024d10afe3b0;  1 drivers
v0000024d10af49e0_0 .net "in1", 31 0, v0000024d10af46c0_0;  alias, 1 drivers
v0000024d10af4ee0_0 .net "in2", 31 0, v0000024d10af5a20_0;  alias, 1 drivers
v0000024d10af4da0_0 .net "out", 31 0, L_0000024d10bf6ba0;  alias, 1 drivers
v0000024d10af3e00_0 .net "s", 0 0, v0000024d10ac5f70_0;  alias, 1 drivers
L_0000024d10bf6ba0 .functor MUXZ 32, v0000024d10af5a20_0, v0000024d10af46c0_0, L_0000024d10afe3b0, C4<>;
S_0000024d10a8fa00 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000024d10a62d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000024d10a8fb90 .param/l "ADD" 0 9 12, C4<0000>;
P_0000024d10a8fbc8 .param/l "AND" 0 9 12, C4<0010>;
P_0000024d10a8fc00 .param/l "NOR" 0 9 12, C4<0101>;
P_0000024d10a8fc38 .param/l "OR" 0 9 12, C4<0011>;
P_0000024d10a8fc70 .param/l "SGT" 0 9 12, C4<0111>;
P_0000024d10a8fca8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000024d10a8fce0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000024d10a8fd18 .param/l "SRL" 0 9 12, C4<1001>;
P_0000024d10a8fd50 .param/l "SUB" 0 9 12, C4<0001>;
P_0000024d10a8fd88 .param/l "XOR" 0 9 12, C4<0100>;
P_0000024d10a8fdc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000024d10a8fdf8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000024d10b9f100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024d10af3d60_0 .net/2u *"_ivl_0", 31 0, L_0000024d10b9f100;  1 drivers
v0000024d10af3ea0_0 .net "opSel", 3 0, v0000024d10ac5cf0_0;  alias, 1 drivers
v0000024d10af3f40_0 .net "operand1", 31 0, L_0000024d10bf7e60;  alias, 1 drivers
v0000024d10af53e0_0 .net "operand2", 31 0, L_0000024d10bf6560;  alias, 1 drivers
v0000024d10af46c0_0 .var "result", 31 0;
v0000024d10af4e40_0 .net "zero", 0 0, L_0000024d10bf7960;  alias, 1 drivers
E_0000024d10ab7a80 .event anyedge, v0000024d10ac5cf0_0, v0000024d10af3f40_0, v0000024d10ac4710_0;
L_0000024d10bf7960 .cmp/eq 32, v0000024d10af46c0_0, L_0000024d10b9f100;
S_0000024d10a7a810 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000024d10a62d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000024d10b90650 .param/l "RType" 0 4 2, C4<000000>;
P_0000024d10b90688 .param/l "add" 0 4 5, C4<100000>;
P_0000024d10b906c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000024d10b906f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000024d10b90730 .param/l "and_" 0 4 5, C4<100100>;
P_0000024d10b90768 .param/l "andi" 0 4 8, C4<001100>;
P_0000024d10b907a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024d10b907d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000024d10b90810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024d10b90848 .param/l "j" 0 4 12, C4<000010>;
P_0000024d10b90880 .param/l "jal" 0 4 12, C4<000011>;
P_0000024d10b908b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000024d10b908f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000024d10b90928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024d10b90960 .param/l "or_" 0 4 5, C4<100101>;
P_0000024d10b90998 .param/l "ori" 0 4 8, C4<001101>;
P_0000024d10b909d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024d10b90a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000024d10b90a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000024d10b90a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000024d10b90ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000024d10b90ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000024d10b90b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000024d10b90b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000024d10b90b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024d10b90bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000024d10af4080_0 .var "PCsrc", 1 0;
v0000024d10af4300_0 .net "excep_flag", 0 0, o0000024d10b61048;  alias, 0 drivers
v0000024d10af4a80_0 .net "funct", 5 0, L_0000024d10afd9c0;  alias, 1 drivers
v0000024d10af57a0_0 .net "opcode", 5 0, L_0000024d10afbda0;  alias, 1 drivers
v0000024d10af5840_0 .net "operand1", 31 0, L_0000024d10afdc40;  alias, 1 drivers
v0000024d10af3fe0_0 .net "operand2", 31 0, L_0000024d10bf6560;  alias, 1 drivers
v0000024d10af4760_0 .net "rst", 0 0, v0000024d10afc660_0;  alias, 1 drivers
E_0000024d10ab7ac0/0 .event anyedge, v0000024d10ac5110_0, v0000024d10af4300_0, v0000024d10ac4fd0_0, v0000024d10af4940_0;
E_0000024d10ab7ac0/1 .event anyedge, v0000024d10ac4710_0, v0000024d10ac4e90_0;
E_0000024d10ab7ac0 .event/or E_0000024d10ab7ac0/0, E_0000024d10ab7ac0/1;
S_0000024d10a7a9a0 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000024d10a62d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000024d10af5980 .array "DataMem", 0 1023, 31 0;
v0000024d10af43a0_0 .net "address", 31 0, v0000024d10af46c0_0;  alias, 1 drivers
v0000024d10af4120_0 .net "clock", 0 0, L_0000024d10afdee0;  1 drivers
v0000024d10af4b20_0 .net "data", 31 0, L_0000024d10afe960;  alias, 1 drivers
v0000024d10af3c20_0 .var/i "i", 31 0;
v0000024d10af5a20_0 .var "q", 31 0;
v0000024d10af72b0_0 .net "rden", 0 0, v0000024d10ac5ed0_0;  alias, 1 drivers
v0000024d10af7210_0 .net "wren", 0 0, v0000024d10ac47b0_0;  alias, 1 drivers
E_0000024d10ab72c0 .event posedge, v0000024d10af4120_0;
S_0000024d10a46ab0 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000024d10a62d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000024d10ab7240 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000024d10af7350_0 .net "PCin", 31 0, L_0000024d10bf67e0;  alias, 1 drivers
v0000024d10af6770_0 .var "PCout", 31 0;
v0000024d10af75d0_0 .net "clk", 0 0, L_0000024d10afde00;  alias, 1 drivers
v0000024d10af63b0_0 .net "rst", 0 0, v0000024d10afc660_0;  alias, 1 drivers
    .scope S_0000024d10a7a810;
T_0 ;
    %wait E_0000024d10ab7ac0;
    %load/vec4 v0000024d10af4760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024d10af4080_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024d10af4300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000024d10af4080_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000024d10af57a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000024d10af5840_0;
    %load/vec4 v0000024d10af3fe0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000024d10af57a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000024d10af5840_0;
    %load/vec4 v0000024d10af3fe0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000024d10af57a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000024d10af57a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000024d10af57a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000024d10af4a80_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024d10af4080_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000024d10af4080_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024d10a46ab0;
T_1 ;
    %wait E_0000024d10ab6e80;
    %load/vec4 v0000024d10af63b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024d10af6770_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024d10af7350_0;
    %assign/vec4 v0000024d10af6770_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024d10a12b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d10af4260_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000024d10af4260_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024d10af4260_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %load/vec4 v0000024d10af4260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d10af4260_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10ac51b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000024d10a129c0;
T_3 ;
    %wait E_0000024d10ab7680;
    %load/vec4 v0000024d10ac5110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000024d10ac61f0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024d10ac5750_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024d10ac4c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024d10ac47b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024d10ac5f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000024d10ac5ed0_0, 0;
    %assign/vec4 v0000024d10ac4ad0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000024d10ac61f0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000024d10ac5cf0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000024d10ac5750_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024d10ac4c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024d10ac47b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024d10ac5f70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000024d10ac5ed0_0, 0, 1;
    %store/vec4 v0000024d10ac4ad0_0, 0, 1;
    %load/vec4 v0000024d10ac4fd0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac61f0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac4ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac4c10_0, 0;
    %load/vec4 v0000024d10ac4e90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac5750_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac5750_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac4c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac4ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac5750_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac4c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024d10ac4ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac5750_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac4c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac5750_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac4c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac5750_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac4c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac5750_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac4c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac5750_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac5ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac4c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac5750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac5f70_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac47b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024d10ac5750_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000024d10ac5cf0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024d10a613b0;
T_4 ;
    %wait E_0000024d10ab6e80;
    %fork t_1, S_0000024d10a61540;
    %jmp t_0;
    .scope S_0000024d10a61540;
t_1 ;
    %load/vec4 v0000024d10af3cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d10af4bc0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000024d10af4bc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000024d10af4bc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10af4d00, 0, 4;
    %load/vec4 v0000024d10af4bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d10af4bc0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024d10af5480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000024d10af41c0_0;
    %load/vec4 v0000024d10af3b80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10af4d00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10af4d00, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000024d10a613b0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024d10a613b0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d10af5160_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000024d10af5160_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000024d10af5160_0;
    %ix/getv/s 4, v0000024d10af5160_0;
    %load/vec4a v0000024d10af4d00, 4;
    %ix/getv/s 4, v0000024d10af5160_0;
    %load/vec4a v0000024d10af4d00, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000024d10af5160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d10af5160_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000024d10a8fa00;
T_6 ;
    %wait E_0000024d10ab7a80;
    %load/vec4 v0000024d10af3ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000024d10af46c0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000024d10af3f40_0;
    %load/vec4 v0000024d10af53e0_0;
    %add;
    %assign/vec4 v0000024d10af46c0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000024d10af3f40_0;
    %load/vec4 v0000024d10af53e0_0;
    %sub;
    %assign/vec4 v0000024d10af46c0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000024d10af3f40_0;
    %load/vec4 v0000024d10af53e0_0;
    %and;
    %assign/vec4 v0000024d10af46c0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000024d10af3f40_0;
    %load/vec4 v0000024d10af53e0_0;
    %or;
    %assign/vec4 v0000024d10af46c0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000024d10af3f40_0;
    %load/vec4 v0000024d10af53e0_0;
    %xor;
    %assign/vec4 v0000024d10af46c0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000024d10af3f40_0;
    %load/vec4 v0000024d10af53e0_0;
    %or;
    %inv;
    %assign/vec4 v0000024d10af46c0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000024d10af3f40_0;
    %load/vec4 v0000024d10af53e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000024d10af46c0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000024d10af53e0_0;
    %load/vec4 v0000024d10af3f40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000024d10af46c0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000024d10af3f40_0;
    %ix/getv 4, v0000024d10af53e0_0;
    %shiftl 4;
    %assign/vec4 v0000024d10af46c0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000024d10af3f40_0;
    %ix/getv 4, v0000024d10af53e0_0;
    %shiftr 4;
    %assign/vec4 v0000024d10af46c0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024d10a7a9a0;
T_7 ;
    %wait E_0000024d10ab72c0;
    %load/vec4 v0000024d10af72b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000024d10af43a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000024d10af5980, 4;
    %assign/vec4 v0000024d10af5a20_0, 0;
T_7.0 ;
    %load/vec4 v0000024d10af7210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000024d10af4b20_0;
    %ix/getv 3, v0000024d10af43a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024d10af5980, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024d10a7a9a0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000024d10a7a9a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024d10af3c20_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000024d10af3c20_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000024d10af3c20_0;
    %load/vec4a v0000024d10af5980, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000024d10af3c20_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000024d10af3c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000024d10af3c20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000024d10a62d00;
T_10 ;
    %wait E_0000024d10ab6e80;
    %load/vec4 v0000024d10afcfc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024d10afa0b0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000024d10afa0b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000024d10afa0b0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000024d10abfe00;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d10afc5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d10afc660_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000024d10abfe00;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000024d10afc5c0_0;
    %inv;
    %assign/vec4 v0000024d10afc5c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024d10abfe00;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024d10afc660_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024d10afc660_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000024d10afc700_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
