// Seed: 1848231350
module module_0 (
    output tri1 id_0,
    output tri id_1,
    input wand id_2,
    input wor id_3,
    output tri id_4,
    output supply1 id_5,
    output supply0 id_6
);
  wire [-1 : 1] id_8;
  union packed {
    logic id_9;
    logic id_10;
  } id_11;
  ;
  wire id_12;
  wire id_13;
  assign id_11 = id_12;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_18 = 32'd21,
    parameter id_19 = 32'd19,
    parameter id_2  = 32'd84
) (
    output tri0 id_0,
    output supply1 id_1,
    input supply0 _id_2,
    output logic id_3,
    input tri0 id_4,
    output tri0 id_5,
    output tri id_6,
    output tri id_7,
    output uwire id_8,
    output uwire id_9,
    output wire id_10,
    input supply1 id_11[-1 'b0 : 1 'b0],
    input supply1 id_12,
    output supply0 id_13,
    input tri1 id_14
);
  assign id_9 = -1;
  logic id_16;
  wire [-1 : id_2] id_17;
  wire _id_18;
  parameter id_19 = 1;
  if (1) logic id_20;
  wire [id_19 : id_18] id_21;
  int id_22;
  ;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_11,
      id_4,
      id_6,
      id_6,
      id_6
  );
  logic [7:0][1 'b0] id_23;
  ;
  wire id_24;
  initial id_3 <= id_4;
  logic id_25;
endmodule
