/*
 * Copyright (c) 2026, Realtek Semiconductor Corporation
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/*============================================================================*
 *                        Header Files
 *============================================================================*/
#include "rtl_tim.h"
#include "rtl_rcc.h"
#include "app_section.h"

/*============================================================================*
 *                           Public Functions
 *============================================================================*/
uint32_t TIM_GetTimerID(TIM_TypeDef *TIMx)
{
    uint32_t tempreg = (uint32_t)TIMx;
    uint32_t timerid = (tempreg - TIMER_REG_BASE) / 20;

    return timerid;
}

bool TIM_ClkGet(TIM_TypeDef *TIMx, TIMClockSrc_TypeDef *ClockSrc, TIMClockDiv_TypeDef *ClockDiv)
{
    uint32_t tempreg = (uint32_t)TIMx;
    uint32_t timerid = (tempreg - TIMER_REG_BASE) / 20;
    uint32_t tim_id_odd = timerid % 2;
    uint32_t tim_id_temp = timerid / 2;

    if (timerid < 2)
    {
        *ClockSrc = TIM_CLOCK_SRC_40M;
        *ClockDiv = ((TIMER_CLK_SOURCE_REG_328 >> ((timerid * 16) + 3)) & BIT0) == 0 ? 0 :
                    ((TIMER_CLK_SOURCE_REG_328 >> (timerid * 16)) & 0x7);
    }
    else if ((timerid >= 2) && (timerid < 8))
    {
        uint32_t temp_addr_value = *((uint32_t *)(&(TIMER_CLK_SOURCE_REG_328)) + tim_id_temp);

        if (((temp_addr_value >> (4 + 16 * tim_id_odd)) & BIT0) == 1)
        {
            *ClockSrc = TIM_CLOCK_SRC_PLL1;
        }
        else if (((temp_addr_value >> (12 + 16 * tim_id_odd)) & BIT0) == 1)
        {
            *ClockSrc = TIM_CLOCK_SRC_PLL2;
        }
        else
        {
            *ClockSrc = (temp_addr_value >> (13 + 16 * tim_id_odd) & BIT0);
        }
        *ClockDiv = (((temp_addr_value >> ((16 * tim_id_odd) + 3)) & BIT0) == 0) ? 0 :
                    ((temp_addr_value >> (16 * tim_id_odd)) & 0x7);
    }
    else
    {
        return false;
    }

    return true;
}

void TIM_ClkConfig(TIM_TypeDef *TIMx, TIMClockSrc_TypeDef ClockSrc, TIMClockDiv_TypeDef ClockDiv)
{
    /* Select clock source which can be system clock or 40 MHz  or pll*/
    uint32_t tempreg = (uint32_t)TIMx;
    uint32_t timerid = (tempreg - TIMER_REG_BASE) / 20;
    uint32_t tim_id_odd = timerid % 2;
    uint32_t tim_id_temp = timerid / 2;
    uint8_t ClockDivEn = ClockDiv == 0 ? DISABLE : ENABLE;

    /*div the clock source,actually it need enable TIM_SOURCE_CLOCK_DIV_EN*/
    if (timerid < 2)
    {
        /*set TIM clock src*/
        if (ClockDivEn != DISABLE)
        {
            TIMER_CLK_SOURCE_REG_328 |= (0x1 << (3 + (timerid * 16)));
            TIMER_CLK_SOURCE_REG_328 &= ~(0x7 << (timerid * 16));
            TIMER_CLK_SOURCE_REG_328 |= ((ClockDiv) << (timerid * 16));
        }
        else
        {
            TIMER_CLK_SOURCE_REG_328 &= ~(0x1 << (3 + (timerid * 16)));
        }
    }
    else if ((timerid >= 2) && (timerid < 8))
    {
        /*set TIM clock src*/
        if (ClockSrc == TIM_CLOCK_SRC_PLL1)
        {
            *((uint32_t *)(&(TIMER_CLK_SOURCE_REG_328)) + tim_id_temp) |= ((BIT0) << (4 + 16 * tim_id_odd));
        }
        else if (ClockSrc == TIM_CLOCK_SRC_PLL2)
        {
            *((uint32_t *)(&(TIMER_CLK_SOURCE_REG_328)) + tim_id_temp) &= ~(BIT0 << (4 + (tim_id_odd * 16)));
            *((uint32_t *)(&(TIMER_CLK_SOURCE_REG_328)) + tim_id_temp) |= ((BIT0) << (12 + 16 * tim_id_odd));
        }
        else
        {
            *((uint32_t *)(&(TIMER_CLK_SOURCE_REG_328)) + tim_id_temp) &= ~(BIT0 << (4 + (tim_id_odd * 16)));
            *((uint32_t *)(&(TIMER_CLK_SOURCE_REG_328)) + tim_id_temp) &= ~(BIT0 << (12 + (tim_id_odd * 16)));
            *((uint32_t *)(&(TIMER_CLK_SOURCE_REG_328)) + tim_id_temp) &= ~(BIT0 << (13 + (tim_id_odd * 16)));
            *((uint32_t *)(&(TIMER_CLK_SOURCE_REG_328)) + tim_id_temp) |= (ClockSrc << (13 + 16 * tim_id_odd));
        }

        /*Clear TIM Clock DIV */
        *((uint32_t *)(&(TIMER_CLK_SOURCE_REG_328)) + tim_id_temp) &= ~(0xF << 16 * tim_id_odd);
        if ((ClockDivEn != DISABLE))
        {
            *((uint32_t *)(&(TIMER_CLK_SOURCE_REG_328)) + tim_id_temp) |= BIT3 << 16 * tim_id_odd;
            *((uint32_t *)(&(TIMER_CLK_SOURCE_REG_328)) + tim_id_temp) |= (ClockDiv << 16 * tim_id_odd);
        }
        else
        {
            *((uint32_t *)(&(TIMER_CLK_SOURCE_REG_328)) + tim_id_temp) &= ~(BIT3 << 16 * tim_id_odd);
        }

    }
}

void TIM_SetHighLoadCount(TIM_TypeDef *TIMx, uint32_t TIM_PWM_High_Count)
{
    uint32_t timerid = TIM_GetTimerID(TIMx);

    *(&TIMER0_LOAD_COUNT2 + timerid) = TIM_PWM_High_Count;
}

void TIM_PWMDeadzoneConfig(TIM_TypeDef *TIMx,
                           uint8_t PWM_Deazone_ClockSrc, uint8_t PWM_Deadzone_DIV,
                           uint8_t PWMDeadZone_En, uint32_t PWM_Deazone_Size,
                           uint8_t PWM_Stop_State_P, uint8_t PWM_Stop_State_N)
{
    uint32_t timerid = TIM_GetTimerID(TIMx);

    /* Set Pwm Deadzone Mode */
    if (PWMDeadZone_En == ENABLE)
    {
        if (timerid  == 2)
        {
            PWM_Deazone_ClockSrc &= 0x1;
            TIMER_PWM_CLK_CR &= ~(0X7 << 9);
            TIMER_PWM_CLK_CR |= BIT10 | BIT11 | (PWM_Deazone_ClockSrc << 9);
            /* set pwm deadzone time */
            TIMER_PWM_CR &= ~0xFF;
            TIMER_PWM_CR |= ((PWM_Deazone_Size) \
                             | (PWM_Stop_State_N << 9) \
                             | (PWM_Stop_State_P << 10) \
                             | BIT12);
        }
        else if (timerid == 3)
        {
            TIMER_PWM_CLK_CR &= ~(0X7 << 25);
            TIMER_PWM_CLK_CR |= ((BIT10 | BIT11 | (PWM_Deazone_ClockSrc << 9)) << 16);
            /* set pwm deadzone time */
            TIMER_PWM_CR &= ~(0xFF << 16);
            TIMER_PWM_CR |= (((PWM_Deazone_Size) \
                              | (PWM_Stop_State_N << 9) \
                              | (PWM_Stop_State_P << 10) \
                              | BIT12) << 16);
        }
    }
    else
    {
        if (timerid == 2)
        {
            /*disable pwm0 deadzone mode*/
            TIMER_PWM_CR &= ~(BIT12);
            TIMER_PWM_CLK_CR &= ~(0X3 << 10);
        }
        else if (timerid == 3)
        {
            /*disable pwm1 deadzone mode*/
            TIMER_PWM_CR &= ~(BIT28);
            TIMER_PWM_CLK_CR &= ~(0X3 << 26);
        }
    }
}

void TIM_PWMComplOutputEMCmd(PWM_TypeDef *PWMx, FunctionalState NewState)
{
    /* Check the parameters. */
    assert_param(IS_PWM_ALL_PERIPH(PWMx));

    if (NewState != DISABLE)
    {
        if (PWMx  == PWM2)
        {
            /* PWM2 complementary output emergency stop. */
            *((uint32_t *)TIMER_PWM_REG_BASE) |= BIT8;
        }
        else if (PWMx  == PWM3)
        {
            /* PWM3 complementary output emergency stop. */
            *((uint32_t *)TIMER_PWM_REG_BASE) |= BIT24;
        }
    }
    else
    {
        if (PWMx  == PWM2)
        {
            /* Resume PWM2 complementary output. */
            *((uint32_t *)TIMER_PWM_REG_BASE) &= (~BIT8);
        }
        else if (PWMx  == PWM3)
        {
            /* Resume PWM3 complementary output. */
            *((uint32_t *)TIMER_PWM_REG_BASE) &= (~BIT24);
        }
    }
}

void TIM_PWMDZBypassCmd(PWM_TypeDef *PWMx, FunctionalState NewState)
{
    /* Check the parameters. */
    assert_param(IS_PWM_ALL_PERIPH(PWMx));

    if (NewState != DISABLE)
    {
        if (PWMx  == PWM2)
        {
            /* Enable bypass dead zone function. */
            *((uint32_t *)TIMER_PWM_REG_BASE) |= BIT13;
        }
        else if (PWMx  == PWM3)
        {
            /* Enable bypass dead zone function. */
            *((uint32_t *)TIMER_PWM_REG_BASE) |= BIT29;
        }
    }
    else
    {
        if (PWMx  == PWM2)
        {
            /* Disable bypass dead zone function. */
            *((uint32_t *)TIMER_PWM_REG_BASE) &= (~BIT13);
        }
        else if (PWMx  == PWM3)
        {
            /* Disable bypass dead zone function. */
            *((uint32_t *)TIMER_PWM_REG_BASE) &= (~BIT29);
        }
    }
}

void TIM_PWMChangeDZClockSrc(PWM_TypeDef *PWMx, PWMDZClockSrc_TypeDef PWM_Deazone_ClockSrc)
{
    /* Check the parameters. */
    assert_param(IS_PWM_ALL_PERIPH(PWMx));

    if (PWM_Deazone_ClockSrc == PWM_CK_32K_TIMER)
    {
        if (PWMx  == PWM2)
        {
            /* Use 5M clock source. */
            TIMER_PWM_CLK_CR |= BIT9;
        }
        else if (PWMx  == PWM3)
        {
            /* Use 5M clock source. */
            TIMER_PWM_CLK_CR |= BIT25;
        }
    }
    else
    {
        if (PWMx  == PWM2)
        {
            /* Use 5M clock source. */
            TIMER_PWM_CLK_CR &= (~BIT9);
        }
        else if (PWMx  == PWM3)
        {
            /* Use 5M clock source. */
            TIMER_PWM_CLK_CR &= (~BIT25);
        }
    }
}

RAM_FUNCTION
void TIMSHARE_DLPSEnter(void *StoreBuf)
{
    TIMShareStoreReg_TypeDef *store_buf = (TIMShareStoreReg_TypeDef *)StoreBuf;

    /* Enable timer IP clock and function */
    RCC_PeriphClockCmd(APBPeriph_TIMER, APBPeriph_TIMER_CLOCK, ENABLE);

    store_buf->timshare_reg[TIMSHARE_DLPS_CLK0] = PERIBLKCTRL_PERI_CLK->u_328.REG_TIMER_0_CLOCK_CTRL;
    store_buf->timshare_reg[TIMSHARE_DLPS_CLK1] = PERIBLKCTRL_PERI_CLK->u_32C.REG_TIMER_1_CLOCK_CTRL;
    store_buf->timshare_reg[TIMSHARE_DLPS_CLK2] = PERIBLKCTRL_PERI_CLK->u_330.REG_TIMER_2_CLOCK_CTRL;
    store_buf->timshare_reg[TIMSHARE_DLPS_CLK3] = PERIBLKCTRL_PERI_CLK->u_334.REG_TIMER_3_CLOCK_CTRL;
    store_buf->timshare_reg[TIMSHARE_DLPS_PWM_WRAP_1] =
        PERIBLKCTRL_PERI_CLK->u_33C.REG_TIMER_PWM_WRAP_1_CFG;
}

RAM_FUNCTION
void TIM_DLPSEnter(void *PeriReg, void *StoreBuf)
{
    TIM_TypeDef *TIMx = (TIM_TypeDef *)PeriReg;
    uint32_t timerid = TIM_GetTimerID(TIMx);
    TIMStoreReg_TypeDef *store_buf = (TIMStoreReg_TypeDef *)StoreBuf;

    store_buf->tim_reg[TIM_DLPS_LOADCOUNT]  = TIMx->TIMER_LOADCOUNT;
    store_buf->tim_reg[TIM_DLPS_CONTROLREG] = TIMx->TIMER_CONTROLREG;
    store_buf->tim_reg[TIM_DLPS_LOADCOUNT2] = *(volatile uint32_t *)((uint32_t)(
                                                                         &TIMER0_LOAD_COUNT2) + timerid * 0x04);
}

RAM_FUNCTION
void TIMSHARE_DLPSExit(void *StoreBuf)
{
    TIMShareStoreReg_TypeDef *store_buf = (TIMShareStoreReg_TypeDef *)StoreBuf;

    /* Enable timer IP clock and function */
    RCC_PeriphClockCmd(APBPeriph_TIMER, APBPeriph_TIMER_CLOCK, ENABLE);

    PERIBLKCTRL_PERI_CLK->u_328.REG_TIMER_0_CLOCK_CTRL = store_buf->timshare_reg[TIMSHARE_DLPS_CLK0];
    PERIBLKCTRL_PERI_CLK->u_32C.REG_TIMER_1_CLOCK_CTRL = store_buf->timshare_reg[TIMSHARE_DLPS_CLK1];
    PERIBLKCTRL_PERI_CLK->u_330.REG_TIMER_2_CLOCK_CTRL = store_buf->timshare_reg[TIMSHARE_DLPS_CLK2];
    PERIBLKCTRL_PERI_CLK->u_334.REG_TIMER_3_CLOCK_CTRL = store_buf->timshare_reg[TIMSHARE_DLPS_CLK3];
    PERIBLKCTRL_PERI_CLK->u_33C.REG_TIMER_PWM_WRAP_1_CFG =
        store_buf->timshare_reg[TIMSHARE_DLPS_PWM_WRAP_1];
}

RAM_FUNCTION
void TIM_DLPSExit(void *PeriReg, void *StoreBuf)
{
    TIM_TypeDef *TIMx = (TIM_TypeDef *)PeriReg;
    uint32_t timerid = TIM_GetTimerID(TIMx);
    TIMStoreReg_TypeDef *store_buf = (TIMStoreReg_TypeDef *)StoreBuf;

    TIMx->TIMER_LOADCOUNT  = store_buf->tim_reg[TIM_DLPS_LOADCOUNT];
    TIMx->TIMER_CONTROLREG = store_buf->tim_reg[TIM_DLPS_CONTROLREG];
    *(volatile uint32_t *)((uint32_t)(&TIMER0_LOAD_COUNT2) + timerid * 0x04) =
        store_buf->tim_reg[TIM_DLPS_LOADCOUNT2];
}


