Array 15 (2022) 100219
Available online 7 July 2022
2590-0056/Â© 2022 The Authors. Published by Elsevier Inc. This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-
nc-nd/4.0/).
Contents lists available at ScienceDirect
Array
journal homepage: www.elsevier.com/locate/array
Remodelling correlation: A fault resilient technique of correlation sensitive
stochastic designs
Shyamali Mitra âˆ—, Sayantan Banerjee, Mrinal Kanti Naskar
Jadavpur University, Kolkata, India
A R T I C L E
I N F O
Keywords:
Stochastic logic circuits
Soft errors
Reliability
Remodelling correlation
Priority-based approach
A B S T R A C T
Major sources of error in stochastic circuits are correlation errors, soft errors, and random fluctuation errors,
which impact the circuitâ€™s accuracy and reliability. The soft error has the effect of modifying the correlation
status, which in turn modifies the probability of the output. This has serious implications for security and
medical systems that require highly precise systems. To address this issue, we employ a fault-tolerant technique
of correlation-sensitive stochastic logic circuits. To ensure reliable operation, we have developed a Remodelling
Correlation (ReCo) framework for correlation-sensitive stochastic logic elements (SLEs). Using two intriguing
case studies, we present two variants of ReCo model for combinational circuits with contradictory requirements.
To achieve faster convergence to the desired Mean-Squared Error (MSE) value with less hardware area, the
proposed method prioritizes the selection of logic elements and the placement of correction blocks. It is shown
that the overall reliability of the circuit is unaffected by this method. To demonstrate the usefulness of the
proposed framework, the contrast stretch operation on images of CEED2016, a standard contrast enhancement
dataset, is investigated in a noisy setting. The average Multiscale structural similarity index (MS-SSIM) of the
output images using the proposed method is observed as 0.91 Â± 0.02, which is significantly higher than the
original images with error, i.e., 0.75 Â± 0.12.
1. Introduction
Computation on binary numbers using Stochastic computing [1] is
gaining popularity nowadays because it offers several advantages [2]
compared to conventional weighted-binary computation. It is a low
power and low cost alternative to complex arithmetic functions. With
a remarkable reduction in size, circuit complexity and power consump-
tion, stochastic architecture has proved to be noise immune compared
to the conventional implementation of binarization algorithms [3] and
various other image processing tasks also [4]. Different types of errors,
such as soft errors, correlation induced errors, and random fluctuation
errors are identified that affect the accuracy and reliability of stochastic
circuits [5]. Thus, to generate the desired function using unreliable
components in the presence of errors has become a challenging task.
Transient or soft errors are caused due to exposure to external radiation
and are greatly increased by manufacturing defects in a chip. These
introduce false logic at the output of the circuit [6]. If multiple faults
occur at the nodes of a gate, the output may be erroneous. Soft errors
are the cause of bit-flips in a stochastic bitstream and may lead to an
undesirable correlation between two numbers.
There are several analytical approaches to assess the reliability
of probabilistic circuits with unpredictable behaviours; Probabilistic
âˆ— Corresponding author.
E-mail address: shyamalimitra.iee@jadavpuruniversity.in (S. Mitra).
Gate Models (PGM), Probabilistic Transfer Matrices (ğ‘ƒ ğ‘‡ ğ‘€), Stochastic
Computational Model (SCM), Monte Carlo Simulation [7] etc. Never-
theless to mention that majority of works are aligned towards reliability
assessment and analysis [8,9]. In [10], a multiple fault modelling
methodology was proposed for efficient estimation of the circuitâ€™s reli-
ability. Gates that have the highest impact on circuitâ€™s reliability were
determined to design trade-off at early stages of circuit design. There
are several approaches proposed in literature for modelling and analysis
of transient faults in logic circuits [11], modelling and reduction [12],
soft error analysis tool [13] for combinational logic circuits. In [14]
a Bernoulli distribution based-model for reliability calculation was
developed to decompose the evaluation objective of circuits, with single
and double fault simulations. The proposed method is scalable with
circuit size and is independent of the soft error rate. But the above
works deal with the modelling and analysis of soft errors in weighted-
binary logic circuits. Recently, Ting et al. [15] investigated the role of
constant inputs in SC, and propose an algorithm to eliminate them by
introducing sequential circuits. But they do not deal with handling the
transient error scenarios in stochastic circuits. To our knowledge, no
correction mechanism exists in the literature to generate reliable output
under transient error scenarios for stochastic logic circuits.
https://doi.org/10.1016/j.array.2022.100219
Received 15 April 2022; Received in revised form 21 June 2022; Accepted 2 July 2022
Array 15 (2022) 100219
2
S. Mitra et al.
The proposed work focuses on the erroneous behaviour of stochastic
circuits, which is primarily attributable to transient errors under noisy
conditions, and its methodical correction using a correlation-based
framework. Correlation is one of the intriguing topics in SC and has
become a powerful tool to analyze the difference in behaviour of the
same logic circuit at different correlation status. This investigation is fo-
cused on determining the behaviour of circuits subjected to soft errors.
To reduce the impact of transient faults and ensure the circuitâ€™s reli-
ability, bitstreams are injected with desired correlations. Experiments
are conducted on SLEs whose functional behaviour vary with changes
in correlation. The objective is to develop a technology-independent
framework for observing error-free output in complex circuits with
minimal hardware. A study is also conducted to demonstrate that the
reliability of a circuit is unaffected by subtle changes in correlation
status. The contributions are highlighted as follows:
â€¢ We develop a correlation-based framework for correlation sensi-
tive SLEs under transient error scenarios to model the error-free
output.
â€¢ A priority-based approach in the selection of SLEs is explored
to reduce the hardware complexity and improve the accuracy in
computation for complex circuits.
â€¢ Two practical multi-input multi-level circuits with two distinct
conditions are considered and treated utilizing two different al-
gorithms.
â€¢ Evaluation of the proposed work on contrast stretch operations
on images under high transient error rates.
In essence, this work not only contradicts the popular perception with
regard to correlation, but firmly establishes that injecting a controlled
degree of correlation can improve the error-resilient behaviour of the
circuit. The rest of the work is organized as follows: In Section 2, we
introduced ğ‘ƒ ğ‘‡ ğ‘€ as a tool to assess reliability for correlation sensitive
designs. Section 3 discusses two major sources of error in stochastic
circuits and introduces the proposed methodology in the noisy envi-
ronment for correlation-sensitive logic elements. With several initial
correlation assumptions, we have shown that a correct operating point
of the circuit can be established with a suitably injected correlation
that could generate an accurate result under the stated conditions. In
Section 4, we extended the idea to simulate complex SLCs to show
the effectiveness of the proposed model. Two approaches based on a
priority-search model are demonstrated following two distinct condi-
tions. The applicability of the proposed methodology in the context
of an image processing task is discussed in Section 5. In Section 6,
highlights of the experimental results are jotted down with the pros
and cons of the proposed algorithms.
2. Probability transfer matrices
The ğ‘ƒ ğ‘‡ ğ‘€, which is used in analysing probabilistic logic circuits [16]
has proved to be a convenient tool in error [17] and reliability anal-
ysis [18] of small stochastic circuits. The PTM is derived from Ideal
Transfer Matrix (ğ¼ğ‘‡ ğ‘€) of a logic circuit. Each entry in ğ¼ğ‘‡ ğ‘€ ğ½(ğ‘–, ğ‘—)
of a logic circuit with ğ‘– = ğ‘–0, ğ‘–1, â€¦ , ğ‘–ğ‘›âˆ’1 and ğ‘— = ğ‘—0, ğ‘—1, â€¦ , ğ‘—ğ‘šâˆ’1 depicts
the logic behaviour excited by a set of inputs. A 1 is observed in the
matrix where a particular input combination generates a 1 in the truth
table. It can be observed as a conditional probability matrix so that,
ğ½(ğ‘–, ğ‘—) = ğ‘(ğ‘œğ‘¢ğ‘¡ğ‘ğ‘¢ğ‘¡ = ğ‘—|ğ‘–ğ‘›ğ‘ğ‘¢ğ‘¡ = ğ‘–), where ğ‘ represents the conditional
probability of a particular output being true given a certain input
combination. In Ideal Transfer Matrix (ITM), when the gate is assumed
to be error free, elements are either 0 or 1, representing exact binary
values instead of probabilities.
In ğ‘ƒ ğ‘‡ ğ‘€(ğ‘€) each entry contains a real value in the interval [0, 1]
associated with output error probability information. For large circuits,
computation with ğ‘ƒ ğ‘‡ ğ‘€ is tedious. But for a circuit with ğ‘˜ inputs and
ğ‘™ outputs, a circuit ğ‘ƒ ğ‘‡ ğ‘€ is of size 2ğ‘˜ Ã— 2ğ‘™. ğ¼ğ‘‡ ğ‘€ and ğ‘ƒ ğ‘‡ ğ‘€ for a two
input AND gate are represented as matrices ğ½ and ğ‘€.
ğ½ =
ğ‘¦ = 0
ğ‘¦ = 1
â¡
â¢
â¢
â¢â£
â¤
â¥
â¥
â¥â¦
1
0
1
0
1
0
0
1
ğ‘€ =
ğ‘¦ = 0
ğ‘¦ = 1
â¡
â¢
â¢
â¢â£
â¤
â¥
â¥
â¥â¦
1 âˆ’ ğ‘ğ‘’
ğ‘ğ‘’
1 âˆ’ ğ‘ğ‘’
ğ‘ğ‘’
1 âˆ’ ğ‘ğ‘’
ğ‘ğ‘’
ğ‘ğ‘’
1 âˆ’ ğ‘ğ‘’
The rows in ğ½ and ğ‘€ correspond to input combinations 00, 01, 10, 11.
Columns correspond to outputs ğ‘¦ = 0, ğ‘¦ = 1. ğ‘ƒ ğ‘‡ ğ‘€ for a large circuit
can be calculated from the ğ‘ƒ ğ‘‡ ğ‘€ of the individual gates and the way
they are interconnected, using two basic operations [16]:
â€¢ The overall ğ‘ƒ ğ‘‡ ğ‘€ of a circuit consisting of ğ‘ gates with ğ‘ƒğ‘‡ ğ‘€s
ğ‘€1, ğ‘€2, â€¦ , ğ‘€ğ‘ connected in series, is obtained by multiplication
of individual ğ‘ƒ ğ‘‡ ğ‘€ğ‘ ; ğ‘€ğ‘ ğ‘’ğ‘Ÿğ‘–ğ‘’ğ‘  = ğ‘€1.ğ‘€2...ğ‘€ğ‘.
â€¢ The resultant ğ‘ƒ ğ‘‡ ğ‘€ of ğ‘ gates with ğ‘ƒ ğ‘‡ ğ‘€s ğ‘€1, ğ‘€2, â€¦ , ğ‘€ğ‘ con-
nected in parallel is obtained by the Kronecker product or tensor
multiplication of individual ğ‘ƒ ğ‘‡ ğ‘€; ğ‘€ğ‘ğ‘ğ‘Ÿğ‘ğ‘™ğ‘™ğ‘’ğ‘™ = ğ‘€1 âŠ— ğ‘€2 âŠ— ğ‘€3... âŠ—
ğ‘€ğ‘. Kronecker product or tensor multiplication multiplies each
element of a matrix A with size (ğ‘š Ã— ğ‘›) with another matrix B of
size (ğ‘ Ã— ğ‘) to give an output matrix C of size (ğ‘š Ã— ğ‘›) Ã— (ğ‘ Ã— ğ‘).
Input stochastic signals fed to a combinational circuit can also
be represented via ğ‘ƒ ğ‘‡ ğ‘€. We define an input vector of size 1 Ã— 2ğ‘˜,
where ğ‘˜ is the total number of input signals which when multiplied
by the overall circuit ğ‘ƒ ğ‘‡ ğ‘€, ğ‘€ğ‘ğ‘˜ğ‘¡ gives the output ğ‘ƒ ğ‘‡ ğ‘€. Let ğ‘‹ be
a random variable with a Bernoulli distribution with a probability of
occurrence of 1 given as ğ‘ğ‘¥. ğ‘‹ is expressed as a two-element row vector
ğ‘€ = [
1 âˆ’ ğ‘ğ‘¥
ğ‘ğ‘¥
]. For a combinational circuit with uncorrelated input
bitstreams ğ‘‹ and ğ‘Œ having probabilities ğ‘ğ‘¥ and ğ‘ğ‘¦ and output signal ğ‘
having a probability ğ‘ğ‘§, we can represent the input vector ğ¼ğ‘–ğ‘› using
ğ‘ƒ ğ‘‡ ğ‘€ as tensored product of two parallel identity signal matrices as,
ğ¼ğ‘–ğ‘› = [
(1 âˆ’ ğ‘ğ‘¥)
ğ‘ğ‘¥
] âŠ— [
(1 âˆ’ ğ‘ğ‘¦)
ğ‘ğ‘¦
]
= [
(1 âˆ’ ğ‘ğ‘¥)(1 âˆ’ ğ‘ğ‘¦)
(1 âˆ’ ğ‘ğ‘¥)ğ‘ğ‘¦
ğ‘ğ‘¥ğ‘ğ‘¦
ğ‘ğ‘¥ğ‘ğ‘¦
] which is a 4-element vec-
tor. The output distribution ğ‘ is given by the matrix product of ğ¼ğ‘–ğ‘› and
the PTM of the circuit ğ‘€ğ‘ğ‘˜ğ‘¡ using Eq. (1).
ğ‘ = ğ¼ğ‘–ğ‘›.ğ‘€ğ‘ğ‘˜ğ‘¡ = [
(1 âˆ’ ğ‘ğ‘§)
ğ‘ğ‘§
]
(1)
ğ¼ğ‘–ğ‘› can also be written in terms of bit overlaps in the bitstreams
ğ¼ğ‘–ğ‘› = [
ğ‘–0
ğ‘–1
ğ‘–2
ğ‘–3
] = [
ğ‘›00
ğ‘›01
ğ‘›10
ğ‘›11
]
where, ğ‘–0, ğ‘–1, ğ‘–2, ğ‘–3 represents the input probabilities ğ‘ğ‘¥ and ğ‘ğ‘¦ being
00, 01, 10 and 11 respectively. Thus, it can represent correlation between
input signals as well. When ğ‘†ğ¶ğ¶(ğ‘‹, ğ‘Œ ) = 1, maximum overlap of the
bitstreams is guaranteed [17]. When ğ‘ğ‘¥ > ğ‘ğ‘¦, the overlap 01 never
occurs, so ğ‘›01 = 0. The probabilities of the other three overlaps 00,
10 and 11 are respectively given as (1 âˆ’ ğ‘ğ‘¥), (ğ‘ğ‘¦ âˆ’ ğ‘ğ‘¥) and ğ‘ğ‘¦. We can
therefore express the input vector for two maximally correlated inputs
as
ğ¼+1 = [
(1 âˆ’ ğ‘ğ‘¥)
0
(ğ‘ğ‘¥ âˆ’ ğ‘ğ‘¦)
ğ‘ğ‘¦
] , ğ‘ğ‘¥ > ğ‘ğ‘¦
(2)
= [
(1 âˆ’ ğ‘ğ‘¦)
(ğ‘ğ‘¦ âˆ’ ğ‘ğ‘¥)
0
ğ‘ğ‘¥
] , ğ‘ğ‘¥ > ğ‘ğ‘¦
(3)
Similarly, for two negatively correlated inputs the 11 overlap never
occurs if ğ‘ğ‘¥+ğ‘ğ‘¦ â‰¤ 1. Similarly, 00 overlap will never appear if ğ‘ğ‘¥+ğ‘ğ‘¦ â‰¥ 1.
ğ¼âˆ’1 = [
1 âˆ’ (ğ‘ğ‘¥ + ğ‘ğ‘¦)
ğ‘ğ‘¦
ğ‘ğ‘¥
0
] , ğ‘ğ‘¥ + ğ‘ğ‘¦ â‰¤ 1
(4)
= [
0
(1 âˆ’ ğ‘ğ‘¥)
(1 âˆ’ ğ‘ğ‘¦)
(ğ‘ğ‘¥ + ğ‘ğ‘¦) âˆ’ 1
] , ğ‘ğ‘¥ + ğ‘ğ‘¦ â‰¥ 1
(5)
Array 15 (2022) 100219
3
S. Mitra et al.
Fig. 1.
(a) MSE of AND gate with varying transient errors; Min. ğ‘€ğ‘†ğ¸ with ğ‘…ğ‘’ğ¶ğ‘œ for different initial ğ‘†ğ¶ğ¶s (b) ğ‘†ğ¶ğ¶ = 0 (c) ğ‘†ğ¶ğ¶ = 0.5 (d) ğ‘†ğ¶ğ¶ = 1.
For two uncorrelated numbers the input vector is written using
Eq. (6)
ğ¼0 = [
(1 âˆ’ ğ‘ğ‘¥)(1 âˆ’ ğ‘ğ‘¦)
(1 âˆ’ ğ‘ğ‘¥)ğ‘ğ‘¦
ğ‘ğ‘¥(1 âˆ’ ğ‘ğ‘¦)
ğ‘ğ‘¥ğ‘ğ‘¦
]
(6)
With the help of Eqs. (2)â€“(6), we can write the input vector matrix
ğ¼ğ‘†ğ¶ğ¶ for any intermediate ğ‘†ğ¶ğ¶ value. These calculations are useful in
deriving the stochastic functions given the correlation status between
given inputs. ğ‘ƒ ğ‘‡ ğ‘€s are used to study sequential circuits in the same
way they are used to study and analyse combinational circuits [18].
2.1. Reliability measure for circuits with varying correlation
We are often concerned with the reliability of circuits under noisy
conditions. The reliability of a circuit is defined as its ability to produce
a correct output on a regular basis. For stochastic circuits, it can be
evaluated using the circuitâ€™s ğ¼ğ‘‡ ğ‘€(ğ½) and ğ‘ƒğ‘‡ ğ‘€(ğ‘€). It can be shown
that the reliability of the circuit does not change with changes in
correlation, but rather depends on the probabilistic error in the circuit.
Definition 1. The reliability of a circuit ğ‘…ğ‘ğ‘˜ğ‘¡ is invariant to change in
correlation between inputs and depends on the probabilistic error rate
â€˜ğ‘ğ‘’â€™.
Circuit reliability [18] is a measure of the similarity between its
ğ¼ğ‘‡ ğ‘€ and ğ‘ƒ ğ‘‡ ğ‘€ and is written as:
ğ‘…ğ‘ğ‘˜ğ‘¡ =
âˆ‘
ğ½(ğ‘–,ğ‘—)=1
ğ‘(ğ‘—|ğ‘–).ğ‘(ğ‘–)
(7)
where, ğ‘(ğ‘—|ğ‘–) is the (ğ‘–, ğ‘—)ğ‘¡â„ entry of ğ‘ƒ ğ‘‡ ğ‘€. Using Eq. (7), reliability of
the circuit at ğ‘†ğ¶ğ¶ = 0 is obtained as (1 âˆ’ ğ‘ğ‘’). For AND gate, ğ‘…ğ‘ğ‘˜ğ‘¡ for
different ranges of ğ‘†ğ¶ğ¶ can be obtained using Eq. (8)
ğ‘…ğ‘ğ‘˜ğ‘¡ =
â§
âª
âª
âª
âª
â¨
âª
âª
âª
âªâ©
(ğ‘ğ‘’ âˆ’ 1)(ğ‘†ğ¶ğ¶(1 âˆ’ ğ‘ğ‘¥ âˆ’ ğ‘ğ‘¦ + ğ‘ğ‘¥.ğ‘ğ‘¦) + ğ‘ğ‘¥ğ‘ğ‘¦ âˆ’ 1)+
(ğ‘†ğ¶ğ¶(ğ‘ğ‘¥ + ğ‘ğ‘¦ âˆ’ 1) âˆ’ ğ‘ğ‘¥.ğ‘ğ‘¦(ğ‘†ğ¶ğ¶ + 1))(ğ‘ğ‘’ âˆ’ 1)
= 1 âˆ’ ğ‘ğ‘’,
âˆ€ ğ‘†ğ¶ğ¶ < 0
(ğ‘ğ‘’ âˆ’ 1)(ğ‘†ğ¶ğ¶.ğ‘ğ‘¥ + ğ‘ğ‘¥.ğ‘ğ‘¦ âˆ’ ğ‘†ğ¶ğ¶.ğ‘ğ‘¥.ğ‘ğ‘¦ âˆ’ 1)âˆ’
(ğ‘†ğ¶ğ¶.ğ‘ğ‘¥ âˆ’ ğ‘ğ‘¥.ğ‘ğ‘¦.(ğ‘†ğ¶ğ¶ âˆ’ 1))(ğ‘ğ‘’ âˆ’ 1)
= 1 âˆ’ ğ‘ğ‘’,
âˆ€ ğ‘†ğ¶ğ¶ > 0
(8)
Eq. (8) demonstrates that the circuitâ€™s reliability is independent of
the correlation between the input numbers. Thus, error minimization
by varying correlation has no effect on the circuitâ€™s reliability. This
property aids subsequent analysis of ğ‘†ğ¿ğ¸ in producing the corrected
output in the presence of transient error.
3. Major error sources
Circuits are becoming more vulnerable to transient faults as feature
sizes, operating voltages, and design margins continue to shrink. Cos-
mic rays, capacitive coupling, electromagnetic interference, and power
transients are some of the leading physical phenomena. Transient faults
induced by radiation have gained a lot of attention in recent years
because they are seen as a potential roadblock to further technological
advancement. In stochastic computing another major challenge is the
correlation induced errors that are often associated with reordering of
bits caused due to bit flips, which may or may not appear as a change
Array 15 (2022) 100219
4
S. Mitra et al.
Fig. 2.
(a) ğ‘€ğ‘†ğ¸ of XOR gate with varying transient errors; Min. ğ‘€ğ‘†ğ¸ with ğ‘…ğ‘’ğ¶ğ‘œ for different initial ğ‘†ğ¶ğ¶s (b) ğ‘†ğ¶ğ¶ = 0 (c) ğ‘†ğ¶ğ¶ = 0.5 (d) ğ‘†ğ¶ğ¶ = 1.
in the probability of a given number when a single level circuit is
considered. But for multi-level circuits this can effectively change the
overall value. In the next section we focus on two major error sources
and study their effect on the behaviour on logic circuits.
3.1. Correlation errors
Correlation between two bitstreams has been identified as a ma-
jor source of inaccuracy in certain stochastic circuits. Correlation
in Stochastic computing indicates that the bitstreams generated by
LSFR [19] or SNG [20] inherit some sort of dependence between
them (cross-correlation) or between the bits of the same bitstream
(auto-correlation). Earlier, correlation in stochastic circuits could only
be vaguely identified as inaccurate output caused by a pair of bit-
streams when passed through an AND gate. But, recently, correla-
tion in stochastic computing has been quantified and identified with
definiteness [20].
To quantify the correlation between input bitstreams ğ‘‹ and ğ‘Œ , ğ‘†ğ¶ğ¶
(Stochastic Correlation Coefficient) which is analogous to the similarity
coefficient [21] is represented as
ğ‘†ğ¶ğ¶(ğ‘‹, ğ‘Œ ) =
â§
âª
â¨
âªâ©
ğ‘ğ‘‹âˆ§ğ‘Œ âˆ’ğ‘ğ‘‹â‹…ğ‘ğ‘Œ
ğ‘šğ‘–ğ‘›(ğ‘ğ‘‹,ğ‘ğ‘Œ )âˆ’ğ‘ğ‘‹ğ‘ğ‘Œ , ğ‘ğ‘‹âˆ§ğ‘Œ > ğ‘ğ‘‹ â‹… ğ‘ğ‘Œ
ğ‘ğ‘‹âˆ§ğ‘Œ âˆ’ğ‘ğ‘‹â‹…ğ‘ğ‘Œ
ğ‘ğ‘‹ğ‘ğ‘Œ âˆ’ğ‘šğ‘ğ‘¥(ğ‘ğ‘‹+ğ‘ğ‘Œ âˆ’1,0) , otherwise
where, ğ‘ğ‘¥âˆ§ğ‘¦ is obtained by bitwise AND operation between ğ‘‹ and ğ‘Œ .
Other generalized way of representing the SCC is:
ğ‘†ğ¶ğ¶(ğ‘‹, ğ‘Œ ) =
â§
âª
âª
âª
â¨
âª
âª
âªâ©
ğ‘›11.ğ‘›00âˆ’ğ‘›01.ğ‘›10
ğ‘›.ğ‘šğ‘–ğ‘›(ğ‘›11+ğ‘›10,ğ‘›11+ğ‘›01)âˆ’(ğ‘›11+ğ‘›10)(ğ‘›11+ğ‘›01)
,
ğ‘›11.ğ‘›00 > ğ‘›01.ğ‘›10
ğ‘›11.ğ‘›00âˆ’ğ‘›01.ğ‘›10
(ğ‘›11+ğ‘›10)(ğ‘›11+ğ‘›01)âˆ’ğ‘›.ğ‘šğ‘ğ‘¥(ğ‘›11âˆ’ğ‘›00,0)
,otherwise
where, ğ‘›11, ğ‘›10, ğ‘›01 and ğ‘›00 are the respective bit overlaps of ğ‘‹ and
ğ‘Œ . Thus, the measure of correlation is influenced only by the overlap
of similar and dissimilar bits in the bitstreams. Let, ğ‘‹ = 110011110100,
and ğ‘Œ = 010011110100, then, ğ‘†ğ¶ğ¶ = +1. But, if ğ‘‹ = 101100010101, ğ‘Œ =
111111000101, ğ‘†ğ¶ğ¶ = 0.5. In this case, not every 1 in Y is influenced by
the presence of 1 in that position in ğ‘‹. There is overlapping of 0â€²ğ‘  in ğ‘‹
and 1â€²ğ‘  in ğ‘Œ as well as 1â€²ğ‘  in ğ‘‹ and 0â€²ğ‘  in ğ‘Œ . Thus, the pair of bitstreams
is positively correlated to a certain degree. Correlation has also been
found to have a positive effect on the circuitâ€™s behaviour [22,23].
XOR gate acts as an absolute subtractor when inputs are positively
correlated, as shown in Fig. 3. Implementing the same function using
binary inputs increases hardware complexity [24].
But for boundary values of probability, either, 0 or 1, the measure
of ğ‘†ğ¶ğ¶ becomes indeterminate. In both of these cases, it is impossible
to change the ğ‘†ğ¶ğ¶ value with the help of any external circuit such as
a correlator. To relate to this, consider two SNs ğ‘‹ = 00000000 and ğ‘Œ =
Array 15 (2022) 100219
5
S. Mitra et al.
Fig. 3. XOR gate as absolute subtractor when inputs are positively correlated.
11111111. Logic operations on these numbers tend to produce output
that will stick to the boundary values itself, either 0 or 1 depending
on the SLE. Attempts to change the correlation status will result in
a change in probability value, which is undesired. Using a correlator
circuit such as [25] will not be able to alter the degree of correlation
between ğ‘‹ and ğ‘Œ because only grouping of one kind of bit-pair (here
01) will be possible and we lose the leverage of pairing other three
bit pairs i.e., 00, 10, 11. For any degree of correlation, we can write the
output ğ‘ğ‘§ as a linear combination of its functions at ğ‘†ğ¶ğ¶ = 0 and
ğ‘†ğ¶ğ¶ = +1 or âˆ’1 [20] given as:
ğ‘ğ‘§ = ğ‘“(ğ‘ğ‘¥, ğ‘ğ‘¦) = (1 + ğ‘†ğ¶ğ¶)ğ¹0 âˆ’ ğ‘†ğ¶ğ¶.ğ¹âˆ’1, âˆ€ ğ‘†ğ¶ğ¶ < 0
(9)
ğ‘ğ‘§ = ğ‘“(ğ‘ğ‘¥, ğ‘ğ‘¦) = (1 âˆ’ ğ‘†ğ¶ğ¶)ğ¹0 + ğ‘†ğ¶ğ¶.ğ¹+1, âˆ€ ğ‘†ğ¶ğ¶ > 0
(10)
ğ¹0, ğ¹âˆ’1, ğ¹+1 are the functions realized by the logic at ğ‘†ğ¶ğ¶ = 0, âˆ’1, +1
respectively. Consider an AND gate with inputs ğ‘ğ‘¥ and ğ‘ğ‘¦. For different
correlation status between inputs, different functions are realized; ğ¹0 =
ğ‘ğ‘¥ğ‘ğ‘¦ (when inputs are uncorrelated), ğ¹+1
=
ğ‘šğ‘–ğ‘›(ğ‘ğ‘¥, ğ‘ğ‘¦) (positively
correlated) and ğ¹âˆ’1 = ğ‘šğ‘ğ‘¥(ğ‘ğ‘¥ + ğ‘ğ‘¦ âˆ’ 1, 0) (negatively correlated).
Similarly, functions realized by XOR gate when the inputs are
uncorrelated, positively correlated, can be found out as,
ğ¹0 = ğ‘ğ‘¥(1 âˆ’ ğ‘ğ‘¦) + ğ‘ğ‘¦(1 âˆ’ ğ‘ğ‘¥) = ğ‘ğ‘¥ + ğ‘ğ‘¦ âˆ’ 2ğ‘ğ‘¥ğ‘ğ‘¦
(11)
ğ¹1 = |ğ‘ğ‘¥ âˆ’ ğ‘ğ‘¦|
(12)
3.2. Soft errors
As semiconductor technology advances with reduced feature size
and increased scalability, it is becoming more prone to soft errors [6].
The sources of such soft errors have been traced to mainly alpha
particles and high energy cosmic rays [26]. Although soft errors are not
unique to stochastic circuits, its properties make it more tolerant to soft
errors than weighted-binary logic circuits. Soft errors do not affect the
circuit physically, but they introduce behavioural changes in the circuit
in the form of bit flips by introducing false logic [27,28]. Transient or
soft errors are caused due to exposure to external radiation and are
greatly increased by manufacturing defects in a chip. These introduce
false logic at the output of the circuit [6]. So, if multiple faults strike
nodes of a gate, the output may be obtained erroneously. Bit flips are
modelled as bit flip error ğ‘ğ‘’ associated with each gate in the circuit as
a Bernoulli variable.
Stochastic numbers are analysed as Bernoulli random variables
(BRV) represented by their probability of success ğ‘ğ‘¥ to perform similar
operations as with other BRVs. Errors in BRVs are usually analysed
using Mean Square Error (MSE) written as ğ¸ğ‘§ = ğ¸[(ğ‘ğ‘§ğ‘’ âˆ’ ğ‘ğ‘§)2], where,
ğ‘ğ‘§ğ‘’ and ğ‘ğ‘§ represent the estimated and exact value respectively. A lot
of applications involving stochastic circuits are carried out in a noisy
environment where the circuit is prone to bit-flip errors. For nano-scale
devices, transient or soft errors are growing prominence as the device
features are downscaled to sub-micron ranges. The observed output
might exceed the error threshold due to the change in the expected
value of signals and also due to unwanted correlation introduced
during bit flips. For larger circuits, this may be a major concern for
accuracy [29].
The presence of soft errors coupled with other inherent error sources
may cause model instability in multiple responses. Thus, to achieve
the desired level of accuracy irrespective of the environment is a dire
need in this scenario. Soft errors can change the status of correlation
between bitstreams that may or may not change the probability value.
If an equal number of 1s and 0s are flipped in a bitstream on account
of transient faults, then the probability value remains unchanged.
However, if the number of bit-changes is unequal that may have an
effect on changing the overall probability value. Fig. 4 shows the effect
of transient errors on the behaviour of a correlation sensitive stochastic
logic elements (ğ‘†ğ¿ğ¸s). When fault-free, the AND gate implements
multiplication of two numbers. This condition is not true for two other
cases, where, ğ‘ğ‘’ at 0.125 hit the input nodes at different bit positions
leading to shifted correlation status between two numbers as shown in
Fig. 4(b) and (c).
As we increase the transient error the ğ‘€ğ‘†ğ¸ increases exponentially.
In case of inputs operating in the negative range of correlation the error
surmounts with the incremental injection of soft error rates as shown
in Fig. 1(a), 2(a) and 6(a)(red colour). Whereas the same bitstream
operating in the positive range of correlation will show reduced ğ‘€ğ‘†ğ¸
with the injection of soft errors (yellow colour). The responses of the
correlation-sensitive logic elements like AND, OR and XOR gate with
varying transient errors are captured in Fig. 1(a),(b) and (c). These are
discussed in detail in the next section, where the motto is to reduce the
effect of the transient faults on probabilistic circuits by harnessing some
of the unique properties of each of these correlation sensitive circuits.
4. Handling errors in stochastic circuits using the proposed tech-
nique
Minimizing errors is crucial since this distorts the output logic level
of the circuit. We assume that transient faults at the gates introduced
by external factors lead to change in the input as well as output
probabilities thereby introducing uncertainty in correlation assumption
of the circuit. It is observed that bit flips at different positions due
to transient errors may lead to different correlation status between
the same bitstreams. Undesired correlation can also lead to different
stochastic functions being implemented by the same logic circuit, as
shown in Fig. 4 and impedes the natural function to get implemented.
Change in correlation status may also result in the change in probability
value if an unequal number of 0â€²ğ‘  and 1â€²ğ‘  are flipped. Thus, to realize
the accurate stochastic function and hence the output in this error
scenario a correlation restoration scheme needs to be grabbed, that
minimizes the effect of transient error in the circuit.
4.1. The proposed Remodelling Correlation (ReCo) framework
Our work suggests Remodelling Correlation (ReCo) technique to cater
to the change in the probability assumption at the inputs owing to
transient faults. We interpret techniques for correlation-sensitive ele-
ments to bring down the ğ‘€ğ‘†ğ¸ to a minimum level. While conducting
a study on correlation-sensitive SLEs we demonstrate that every design
error can be corrected by introducing correlation to a certain degree
at the inputs. We deduce an operating point of the circuit in this
incorrect environment with a suitable injection of ğ‘†ğ¶ğ¶ that reduces
ğ‘€ğ‘†ğ¸ to a minimum value. ğ´ğ‘™ğ‘”ğ‘œğ‘Ÿğ‘–ğ‘¡â„ğ‘š1 searches for a unique solution
of the induced correlation within the range [âˆ’1,1] to find a minimum
error for input parameters. We begin our analysis by considering single
ğ‘†ğ¿ğ¸s. The flowchart of the proposed framework is shown in Fig. 5.
4.1.1. ğ‘…ğ‘’ğ¶ğ‘œ analysis for correlation sensitive logic elements with zero
correlation assumption
A stochastic circuit implements different real-valued functions when
the correlation between input numbers is altered. We assume the target
function to be implemented at ğ‘†ğ¶ğ¶(ğ‘‹, ğ‘Œ ) = 0 and any deviation is
considered as faulty behaviour of the circuit.
(i) AND gate: Consider an AND gate that is inflicted by transient
noise. Since we have set ğ‘†ğ¶ğ¶(ğ‘‹, ğ‘Œ ) = 0, we can evaluate ğ‘ğ‘§ = ğ‘ğ‘¥ğ‘ğ‘¦ to
be true. As we increase the probability of transient error, the observed
Array 15 (2022) 100219
6
S. Mitra et al.
Fig. 4. Bit flips at different positions due to transient errors and its impact on correlation alteration resulting in different Stochastic functions.
Fig. 5. Flowchart of the proposed framework.
output deviates more from the original output showing an exponential
increase in ğ‘€ğ‘†ğ¸, indicated in Fig. 1(a) (blue). So we employ the
proposed method with an aim to reduce the ğ‘€ğ‘†ğ¸.
We modify each element of the input vector ğ‘–00, ğ‘–01, ğ‘–10, and ğ‘–11 be-
tween ğ‘ğ‘¥ and ğ‘ğ‘¦ to form a new vector consisting of modified elements.
For two independent inputs with a zero correlation assumption, we
express the input vector as,
ğ¼0 = [
(1 âˆ’ ğ‘ğ‘¥)(1 âˆ’ ğ‘ğ‘¦)
(1 âˆ’ ğ‘ğ‘¥)ğ‘ğ‘¦
ğ‘ğ‘¥(1 âˆ’ ğ‘ğ‘¦)
ğ‘ğ‘¥ğ‘ğ‘¦
], assuming ğ‘ğ‘¥ < ğ‘ğ‘¦
and ğ‘ğ‘¥ + ğ‘ğ‘¦ â‰¤ 1. Let the injected correlation ğ‘†ğ¶ğ¶ğ‘– be in the range of 0
to +1. For two negatively correlated inputs,
ğ¼âˆ’1
= [
1 âˆ’ (ğ‘ğ‘¥ + ğ‘ğ‘¦)
ğ‘ğ‘¦
ğ‘ğ‘¥
0
]. The modified input vectors are
calculated using Eq. (9)
ğ‘–00ğ‘š = (1 + ğ‘†ğ¶ğ¶ğ‘–)ğ‘–00(ğ¼0) âˆ’ ğ‘†ğ¶ğ¶ğ‘–.ğ‘–00(ğ¼âˆ’1)
= (1 + ğ‘†ğ¶ğ¶ğ‘–)(1 âˆ’ ğ‘ğ‘¥)(1 âˆ’ ğ‘ğ‘¦) âˆ’ ğ‘†ğ¶ğ¶ğ‘–{1 âˆ’ (ğ‘ğ‘¥ + ğ‘ğ‘¦)}
(13)
ğ‘–01ğ‘š = (1 + ğ‘†ğ¶ğ¶ğ‘–)ğ‘–01(ğ¼0) âˆ’ ğ‘†ğ¶ğ¶ğ‘–.ğ‘–01(ğ¼âˆ’1)
= (1 + ğ‘†ğ¶ğ¶ğ‘–)(1 âˆ’ ğ‘ğ‘¥)ğ‘ğ‘¦ âˆ’ ğ‘†ğ¶ğ¶ğ‘–ğ‘ğ‘¦
(14)
ğ‘–10ğ‘š = (1 + ğ‘†ğ¶ğ¶ğ‘–)ğ‘–10(ğ¼0) âˆ’ ğ‘†ğ¶ğ¶ğ‘–.ğ‘–10(ğ¼âˆ’1)
= (1 + ğ‘†ğ¶ğ¶ğ‘–)(1 âˆ’ ğ‘ğ‘¦)ğ‘ğ‘¥ âˆ’ ğ‘†ğ¶ğ¶ğ‘–ğ‘ğ‘¥
(15)
ğ‘–11ğ‘š = (1 + ğ‘†ğ¶ğ¶)ğ‘–11(ğ¼0) âˆ’ ğ‘†ğ¶ğ¶ğ‘–.ğ‘–11(ğ¼âˆ’1)
= (1 + ğ‘†ğ¶ğ¶ğ‘–)ğ‘ğ‘¥ğ‘ğ‘¦
(16)
where, ğ‘–00(ğ¼0), ğ‘–01(ğ¼0), ğ‘–10(ğ¼0), ğ‘–11(ğ¼0) are four elements of input vector ğ¼0.
Similarly, ğ‘–00(ğ¼âˆ’1), ğ‘–01(ğ¼âˆ’1), ğ‘–10(ğ¼âˆ’1), and ğ‘–11(ğ¼âˆ’1) are four elements of vector
ğ¼âˆ’1. Now, the modified vectors of ğ¼ğ‘†ğ¶ğ¶ğ‘š can be represented as ğ¼ğ‘†ğ¶ğ¶ğ‘š =
[ğ‘–00ğ‘š
ğ‘–01ğ‘š
ğ‘–10ğ‘š
ğ‘–11ğ‘š
]. Reducing Eqs. (13)â€“(16) further we get,
ğ¼ğ‘†ğ¶ğ¶ğ‘š =
â¡
â¢
â¢
â¢
â¢â£
1 âˆ’ (ğ‘ğ‘¥ + ğ‘ğ‘¦) + ğ‘ğ‘¥ğ‘ğ‘¦(1 + ğ‘†ğ¶ğ¶ğ‘–)
âˆ’ ğ‘ğ‘¦(ğ‘ğ‘¥ + ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– âˆ’ 1)
âˆ’ ğ‘ğ‘¥(ğ‘ğ‘¦ + ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘– âˆ’ 1)
ğ‘ğ‘¥ğ‘ğ‘¦(ğ‘†ğ¶ğ¶ğ‘– + 1)
â¤
â¥
â¥
â¥
â¥â¦
âŠº
(17)
Similarly, for ğ‘ğ‘¥ + ğ‘ğ‘¦ > 1,
ğ¼ğ‘†ğ¶ğ¶ğ‘š =
â¡
â¢
â¢
â¢
â¢â£
âˆ’(ğ‘ğ‘¦ âˆ’ 1)(ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– âˆ’ ğ‘ğ‘¥ + 1)
ğ‘ğ‘¦(ğ‘†ğ¶ğ¶ğ‘– âˆ’ 1)(ğ‘ğ‘¥ âˆ’ 1) âˆ’ ğ‘†ğ¶ğ¶ğ‘–(ğ‘ğ‘¥ âˆ’ ğ‘ğ‘¦)
ğ‘ğ‘¥(ğ‘†ğ¶ğ¶ğ‘– âˆ’ 1)(ğ‘ğ‘¦ âˆ’ 1)
ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– âˆ’ ğ‘ğ‘¥ğ‘ğ‘¦(ğ‘†ğ¶ğ¶ğ‘– âˆ’ 1)
â¤
â¥
â¥
â¥
â¥â¦
âŠº
(18)
Algorithm 1:
ğ‘…ğ‘’ğ¶ğ‘œ analysis for a single gate
1: Input ğ‘ğ‘¥, ğ‘ğ‘¦, ğ‘ğ‘’, ğ‘–ğ‘›ğ‘ğ‘¢ğ‘¡_ğºğ‘ğ‘¡ğ‘’; Output ğ‘€ğ‘†ğ¸ğ‘–, ğ‘†ğ¶ğ¶ğ‘–
2: ReCo(ğ‘–ğ‘›ğ‘ğ‘¢ğ‘¡_ğºğ‘ğ‘¡ğ‘’)
3: [ğ‘ğ‘¥, ğ‘ğ‘¦]= input probabilities of ğ‘–ğ‘›ğ‘ğ‘¢ğ‘¡_ğºğ‘ğ‘¡ğ‘’;
4: ğ‘ğ‘’= probabilities of transient errors of ğ‘–ğ‘›ğ‘ğ‘¢ğ‘¡_ğºğ‘ğ‘¡ğ‘’;
5: ğ‘‡ ğ‘Ÿğ‘¢ğ‘’_ğ‘‚ğ‘¢ğ‘¡ğ‘ğ‘¢ğ‘¡ = Eval(ğ‘ğ‘¥, ğ‘ğ‘¦, ğ‘†ğ¶ğ¶);
6: for ğ‘†ğ¶ğ¶ğ‘– = âˆ’1; ğ‘†ğ¶ğ¶ğ‘– <= +1; ğ‘†ğ¶ğ¶ğ‘–+ = 0.001 do
ğ‘€ğ‘œğ‘‘ğ‘–ğ‘“ğ‘–ğ‘’ğ‘‘_ğ‘‚ğ‘¢ğ‘¡ğ‘ğ‘¢ğ‘¡ = Eval(ğ‘ğ‘¥, ğ‘ğ‘¦, ğ‘ğ‘’, ğ‘†ğ¶ğ¶ğ‘–);
ğ‘€ğ‘†ğ¸ğ‘– = ğ‘‡ ğ‘Ÿğ‘¢ğ‘’_ğ‘‚ğ‘¢ğ‘¡ğ‘ğ‘¢ğ‘¡ âˆ’ ğ‘€ğ‘œğ‘‘ğ‘–ğ‘“ğ‘–ğ‘’ğ‘‘_ğ‘‚ğ‘¢ğ‘¡ğ‘ğ‘¢ğ‘¡
if ğ‘€ğ‘†ğ¸ğ‘– â‰¤ ğ›¿ then
return ğ‘€ğ‘†ğ¸ğ‘– , ğ‘†ğ¶ğ¶ğ‘–
end if
end for
7: return argminğ‘€ğ‘†ğ¸ğ‘– {ğ‘€ğ‘†ğ¸ğ‘– , ğ‘†ğ¶ğ¶ğ‘–}
For an AND gate with a given error rate ğ‘ğ‘’, the modified output ğ‘ğ‘§ğ‘š
as a function of ğ¼ğ‘†ğ¶ğ¶ğ‘š can be written as,
ğ‘ğ‘§ğ‘š = ğ¼ğ‘†ğ¶ğ¶ğ‘š Ã—
â¡
â¢
â¢
â¢
â¢â£
1 âˆ’ ğ‘ğ‘’
ğ‘ğ‘’
1 âˆ’ ğ‘ğ‘’
ğ‘ğ‘’
1 âˆ’ ğ‘ğ‘’
ğ‘ğ‘’
ğ‘ğ‘’
1 âˆ’ ğ‘ğ‘’
â¤
â¥
â¥
â¥
â¥â¦
(19)
Thus, ğ‘ğ‘§ğ‘š is observed as ğ‘“(ğ‘†ğ¶ğ¶ğ‘–). We try to make ğ‘ğ‘§ğ‘š close to ğ‘ğ‘§ to
reduce the observed error ğ‘ğ‘§ğ‘’. Thus,
ğ‘ğ‘§ğ‘š = ğ‘ğ‘’ + ğ‘ğ‘¥ğ‘ğ‘¦(1 + ğ‘†ğ¶ğ¶ğ‘–)(1 âˆ’ 2ğ‘ğ‘’)
(20)
The ğ‘€ğ‘†ğ¸ which is (ğ‘ğ‘§ğ‘š âˆ’ ğ‘ğ‘§)2 is calculated as,
ğ‘€ğ‘†ğ¸ğ‘ğ‘›ğ‘‘ = {ğ‘ğ‘’ + ğ‘ğ‘¥ğ‘ğ‘¦(ğ‘†ğ¶ğ¶ğ‘– âˆ’ 2ğ‘ğ‘’ âˆ’ 2ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘–)}2
(21)
Array 15 (2022) 100219
7
S. Mitra et al.
Fig. 6. (a) ğ‘€ğ‘†ğ¸ of OR gate with varying transient errors; Min. ğ‘€ğ‘†ğ¸ obtained using ğ‘…ğ‘’ğ¶ğ‘œ for different initial ğ‘†ğ¶ğ¶s (b) ğ‘†ğ¶ğ¶ = 0 (c) ğ‘†ğ¶ğ¶ = 1 (d) ğ‘†ğ¶ğ¶ = 0.5.
The induced ğ‘†ğ¶ğ¶ğ‘– which reduces ğ‘€ğ‘†ğ¸ to a minimum possible value
within the range [âˆ’1,+1] is obtained by differentiating Eq. (21) w.r.t
ğ‘†ğ¶ğ¶ and equate it to 0.
2ğ‘ğ‘¥ğ‘ğ‘¦(1 âˆ’ 2ğ‘ğ‘’){ğ‘ğ‘’ + ğ‘ğ‘¥ğ‘ğ‘¦(ğ‘†ğ¶ğ¶ğ‘– âˆ’ 2ğ‘ğ‘’ âˆ’ 2ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘–)} = 0
âˆ´ğ‘†ğ¶ğ¶ğ‘– =
âˆ’(ğ‘ğ‘’ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦)
ğ‘ğ‘¥ğ‘ğ‘¦(1 âˆ’ 2ğ‘ğ‘’)
(22)
Eq. (22) dictates the condition of reaching a minimum value of ğ‘€ğ‘†ğ¸
for ğ‘†ğ¶ğ¶ğ‘– in the range [âˆ’1,0]. Similarly, when ğ‘ğ‘¥ + ğ‘ğ‘¦ > 1 with ğ‘ğ‘¥ < ğ‘ğ‘¦,
ğ‘†ğ¶ğ¶ğ‘– can be evaluated as,
ğ‘†ğ¶ğ¶ğ‘– =
(ğ‘ğ‘’ âˆ’ ğ‘ğ‘¥ âˆ’ ğ‘ğ‘¦ + ğ‘ğ‘¥ğ‘ğ‘¦ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ + 1)
(2ğ‘ğ‘’ âˆ’ 1)(ğ‘ğ‘¥ âˆ’ 1)(ğ‘ğ‘¦ âˆ’ 1)
(23)
where, ğ‘ğ‘¥, ğ‘ğ‘¦ > 0 and ğ‘ğ‘¥ < ğ‘ğ‘¦. Thus, ğ‘ğ‘¥ğ‘ğ‘¦ > 0. Expressions are derived
assuming negative induction of correlation. However, nothing in the
derivation prevents ğ‘†ğ¶ğ¶ğ‘– from being positive to achieve the minimum
MSE.
To exploit the simplicity of equations and to achieve the maximum
possible accuracy in calculations, parameters appearing in equations
are verified graphically. Fig. 1(b) shows different values of induced
correlation to obtain zero error at the output at different error rates.
Note that, Eqs. (22), (23) always hold for ğ‘ğ‘’ < 0.5. Using similar
analysis, we arrive at different sets of equations for ğ‘ğ‘¥ > ğ‘ğ‘¦.
Example 1.
Consider an AND gate with ğ‘ğ‘¥ = 0.3 and ğ‘ğ‘¦ = 0.6. The
error-free output is ğ‘ğ‘§ = 0.3 Ã— 0.6 = 0.18. The observed output is
ğ‘ğ‘§ğ‘’ = 0.28 at ğ‘ğ‘’ = 0.15. Thus,
ğ¼ğ‘†ğ¶ğ¶ğ‘š =
â¡
â¢
â¢
â¢
â¢â£
(0.28 + 0.18ğ‘†ğ¶ğ¶ğ‘–)
(0.42 âˆ’ 0.18ğ‘†ğ¶ğ¶ğ‘–)
(0.12 âˆ’ 0.12ğ‘†ğ¶ğ¶ğ‘–)
(0.18 + 0.12ğ‘†ğ¶ğ¶ğ‘–)
â¤
â¥
â¥
â¥
â¥â¦
âŠº
Thus, ğ‘ğ‘§ğ‘š
= 0.18ğ‘†ğ¶ğ¶ğ‘– + 0.64ğ‘ğ‘’ âˆ’ 0.36ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘– + 0.18 and ğ‘€ğ‘†ğ¸
=
(9ğ‘†ğ¶ğ¶ğ‘–+32ğ‘ğ‘’âˆ’18ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘–)2
40000
. Error reduces to 0 for ğ‘†ğ¶ğ¶ğ‘–
=
âˆ’0.76. It is
observed that ğ‘€ğ‘†ğ¸ can be reduced to 0 if ğ‘ğ‘’ â‰¤ 0.2 (a considerate limit).
The results are confirmed graphically considering different values of ğ‘ğ‘¥
and ğ‘ğ‘¦ at ğ‘ğ‘’ = 0.125 as shown in Fig. 7(a).
(ii) XOR gate: At ğ‘†ğ¶ğ¶ = 0, the XOR gate implements ğ‘ğ‘§ = ğ‘ğ‘¥(1 âˆ’
ğ‘ğ‘¦) + ğ‘ğ‘¦(1 âˆ’ ğ‘ğ‘¥). Any deviation from the target function on account
of transient error is considered as a contribution to MSE. A similar
foregoing approach is adopted in the analysis of the XOR gate to
operate at a minimum ğ‘€ğ‘†ğ¸ under different transient error rates. Now,
ğ‘ğ‘§ğ‘š for ğ‘ğ‘¥ < ğ‘ğ‘¦ is written as,
ğ‘ğ‘§ğ‘š = ğ¼ğ‘†ğ¶ğ¶ğ‘š Ã—
â¡
â¢
â¢
â¢
â¢â£
1 âˆ’ ğ‘ğ‘’
ğ‘ğ‘’
ğ‘ğ‘’
1 âˆ’ ğ‘ğ‘’
ğ‘ğ‘’
1 âˆ’ ğ‘ğ‘’
1 âˆ’ ğ‘ğ‘’
ğ‘ğ‘’
â¤
â¥
â¥
â¥
â¥â¦
(24)
Substituting ğ¼ğ‘†ğ¶ğ¶ğ‘š from Eq. (17),
ğ‘ğ‘§ğ‘š = ğ‘ğ‘’ âˆ’ ğ‘ğ‘¥ğ‘ğ‘¦ âˆ’ 2ğ‘ğ‘’(ğ‘ğ‘¥ + ğ‘ğ‘¦ âˆ’ 2ğ‘ğ‘¥ğ‘ğ‘¦) âˆ’ 2ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘–(1 âˆ’ 2ğ‘ğ‘’)
Array 15 (2022) 100219
8
S. Mitra et al.
Fig. 7. ğ‘€ğ‘†ğ¸ after ğ‘…ğ‘’ğ¶ğ‘œ analysis of correlation sensitive gates with ğ‘ğ‘’ = 0.125 subjected to transient error 0.125 for different input probabilities; (a) AND gate (b) XOR gate (c)
OR gate.
ğ‘€ğ‘†ğ¸ğ‘¥ğ‘œğ‘Ÿ = {2ğ‘ğ‘’(ğ‘ğ‘¥ + ğ‘ğ‘¦) âˆ’ ğ‘ğ‘’ + 2ğ‘ğ‘¥ğ‘ğ‘¦(ğ‘†ğ¶ğ¶ğ‘– âˆ’ 2ğ‘ğ‘’ âˆ’ 2ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘–)}2
(25)
We differentiate Eq. (25) w.r.t ğ‘†ğ¶ğ¶ğ‘– and equate it to 0.
âˆ’ 2(2ğ‘ğ‘¥ğ‘ğ‘¦ âˆ’ 4ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦)(ğ‘ğ‘’ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¦âˆ’
2ğ‘ğ‘¥ğ‘ğ‘¦(ğ‘†ğ¶ğ¶ğ‘– + 2ğ‘ğ‘’ + 2ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘–) = 0
âˆ´ğ‘†ğ¶ğ¶ğ‘– =
ğ‘ğ‘’ âˆ’ 2ğ‘ğ‘’(ğ‘ğ‘¥ + ğ‘ğ‘¦) + 4ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
2ğ‘ğ‘¥ğ‘ğ‘¦ âˆ’ 4ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
(26)
Similarly, for ğ‘ğ‘¥ + ğ‘ğ‘¦ > 1,
ğ‘†ğ¶ğ¶ğ‘– =
ğ‘ğ‘’ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¦ + 4ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
4ğ‘ğ‘’ + 2(ğ‘ğ‘¥ + ğ‘ğ‘¦)(1 âˆ’ 2ğ‘ğ‘’) âˆ’ 2ğ‘ğ‘¥ğ‘ğ‘¦(1 + 2ğ‘ğ‘’) âˆ’ 2
(27)
Fig. 2(b) shows different values of ğ‘†ğ¶ğ¶ğ‘– to reach zero ğ‘€ğ‘†ğ¸ at
different values of ğ‘ğ‘’, which is consistent with Eq. (26).
Example 2.
Consider XOR gate with inputs ğ‘ğ‘¥ = 0.3 and ğ‘ğ‘¦ = 0.6.
Thus ğ‘ğ‘§ = 0.54 and ğ‘ğ‘§ğ‘’ = 0.52 at ğ‘ğ‘’ = 0.15. By substituting ğ¼ğ‘†ğ¶ğ¶ğ‘š
we find ğ‘ğ‘§ğ‘š = 0.72ğ‘ğ‘’ âˆ’ 0.08ğ‘ğ‘’ âˆ’ 0.36ğ‘†ğ¶ğ¶ğ‘– + 0.54 and hence ğ‘€ğ‘†ğ¸ =
(9ğ‘†ğ¶ğ¶ğ‘–+2ğ‘ğ‘’âˆ’18ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘–)2
625
. Thus, ğ‘€ğ‘†ğ¸ reduces to 0 at ğ‘†ğ¶ğ¶ğ‘– = 0.
From the experiment (see Fig. 2(a)) it is inferred that the XOR
gate is least responsive to probabilistic errors and hence the smallest
contributor to the overall ğ‘€ğ‘†ğ¸ in the circuit. Also, it is evident from
Fig. 2 (b) that the XOR gate is most sensitive to changes in correlation.
Thus for 0 â‰¤ ğ‘ğ‘’ â‰¤ 0.3, the error can be reduced to 0 in contrary to other
gates, AND and OR (see Figs. 1(b) and 6(b)). This is also validated using
different values of ğ‘ğ‘¥ and ğ‘ğ‘¦ at ğ‘ğ‘’ = 0.125 which is shown in Fig. 7(b).
(iii) OR gate: For uncorrelated numbers, OR gate implements ğ‘ğ‘§ =
ğ‘ğ‘¥ + ğ‘ğ‘¦ âˆ’ ğ‘ğ‘¥ğ‘ğ‘¦. In presence of transient error let the function be ğ‘ğ‘§ğ‘’. We
eliminate this error by introducing the ReCo block at inputs to inject the
desired correlation. The modified output ğ‘ğ‘§ğ‘š is then calculated using
Eq. (17).
ğ‘ğ‘§ğ‘š = ğ¼ğ‘†ğ¶ğ¶ğ‘š Ã—
â¡
â¢
â¢
â¢
â¢â£
1 âˆ’ ğ‘ğ‘’
ğ‘ğ‘’
ğ‘ğ‘’
1 âˆ’ ğ‘ğ‘’
ğ‘ğ‘’
1 âˆ’ ğ‘ğ‘’
ğ‘ğ‘’
1 âˆ’ ğ‘ğ‘’
â¤
â¥
â¥
â¥
â¥â¦
âˆ´ğ‘ğ‘§ğ‘š = ğ‘ğ‘’ + ğ‘ğ‘¥ + ğ‘ğ‘¦ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¦ âˆ’ ğ‘ğ‘¥ğ‘ğ‘¦âˆ’
ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘– + 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ + 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘–
âˆ´ğ‘€ğ‘†ğ¸ğ‘œğ‘Ÿ = (ğ‘ğ‘’{1 + ğ‘ğ‘¥ğ‘ğ‘¦} âˆ’ 2ğ‘ğ‘’{ğ‘ğ‘¥ + ğ‘ğ‘¦} âˆ’ ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘–{1 âˆ’ 2ğ‘ğ‘’})2
(28)
We differentiate Eq. (28) w.r.t ğ‘†ğ¶ğ¶ğ‘– and equate it to 0.
âˆ’2(ğ‘ğ‘¥ğ‘ğ‘¦ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦)(ğ‘ğ‘’ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¦
âˆ’ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘– + 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ + 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘–) = 0
âˆ´ğ‘†ğ¶ğ¶ğ‘– =
ğ‘ğ‘’ âˆ’ 2ğ‘ğ‘’(ğ‘ğ‘¥ + ğ‘ğ‘¦) + 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
ğ‘ğ‘¥ğ‘ğ‘¦ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
(29)
Array 15 (2022) 100219
9
S. Mitra et al.
Similarly for ğ‘ğ‘¥ + ğ‘ğ‘¦ > 1,
ğ‘†ğ¶ğ¶ğ‘– =
2ğ‘ğ‘’(ğ‘ğ‘¦ âˆ’ ğ‘ğ‘¥) âˆ’ ğ‘ğ‘’ + ğ‘ğ‘¥ğ‘ğ‘¦(1 âˆ’ 2ğ‘ğ‘’)
ğ‘ğ‘¥ğ‘ğ‘¦(1 âˆ’ 2ğ‘ğ‘’)
(30)
Fig. 6(b) shows different values of induced correlation to obtain zero
error at the output of OR gate for different values of ğ‘ğ‘’.
Example 3.
Consider an OR gate with inputs ğ‘ğ‘¥ = 0.3 and ğ‘ğ‘¦ = 0.6
at ğ‘ğ‘’ = 0.15. The error free output ğ‘ğ‘§ = 0.72 and the observed output
ğ‘ğ‘§ğ‘’ = 0.654. Using Eq. 2 ğ‘ğ‘§ğ‘š = 0.36ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘– âˆ’0.44ğ‘ğ‘’ âˆ’0.18ğ‘†ğ¶ğ¶ğ‘– +0.72 and
ğ‘€ğ‘†ğ¸ = (9ğ‘†ğ¶ğ¶ğ‘–+22ğ‘ğ‘’âˆ’18ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘–âˆ’6)2
2500
. Thus, ğ‘€ğ‘†ğ¸ can be reduced to zero at
ğ‘†ğ¶ğ¶ğ‘– = âˆ’0.5238.
Thus, similar to the AND gate, the ğ‘€ğ‘†ğ¸ of the OR gate can be
reduced to zero if the transient error is below a certain limit, say 0.2,
although the reduction is less than that of the ğ´ğ‘ğ· gate.
From the analysis, it is observed that the OR gate is least sensitive
to changes in correlation, whereas XOR is the highest. AND gate is
intermediate to them. It is also identified that the XOR gate is least
affected by transient error, whereas AND gate is mostly influenced by
the presence of transient error. So ğ‘€ğ‘†ğ¸ increases immensely when
the error is imposed on an AND gate. These properties of the XOR
gate make it a suitable choice for the analysis of an error-resilient
circuit design. In the next section, this idea is implemented on complex
circuits that focus to minimize ğ‘€ğ‘†ğ¸ with minimum hardware using
the proposed methodology.
4.1.2. ReCo analysis for correlation-sensitive logic elements with non-zero
correlation assumption
Those SLEs which are sensitive to correlation implement an alto-
gether different stochastic function. An example is shown with the
help of an AND gate in Fig. 4(b),(c). In this section, we reconsider
SLEs with transient errors having an apriori correlation assumption. We
invoke ReCo analysis to suppress ğ‘€ğ‘†ğ¸ and formulate the underlying
conditions in support of that. Two distinct cases of initial correlation
assumption are discussed, i.e., ğ‘†ğ¶ğ¶ = +0.5 and ğ‘†ğ¶ğ¶ = +1 and perform
a similar analysis to reduce errors at different degrees of transient
faults. The target function is obtained considering an initial non-zero
and positive value of correlation. It is observed that for an existing
negative SCC between input variables the effect of transient errors in
the circuit element is enhanced. Thus, such cases are excluded in our
analysis.
(i) AND gate: The analysis begins by setting a non-zero and positive
initial correlation between ğ‘ğ‘¥ and ğ‘ğ‘¦. The intersection of ğ‘ğ‘’ with the
previously set positive value of correlation between inputs implicitly
assumes that there is a shift in the value of correlation to arrive at the
minimum MSE.
(a) With existing ğ‘†ğ¶ğ¶(ğ‘‹, ğ‘Œ ) = 1: For positively correlated numbers,
AND gate implements ğ‘ğ‘§ = ğ‘šğ‘–ğ‘›(ğ‘ğ‘¥, ğ‘ğ‘¦). We counter the effect of tran-
sient error on the circuit by introducing a desired ğ‘†ğ¶ğ¶ğ‘– obtained using
following derivations.
ğ¼ğ‘†ğ¶ğ¶ğ‘š(+1) =
â¡
â¢
â¢
â¢
â¢â£
âˆ’(ğ‘ğ‘¦ âˆ’ 1)(ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– âˆ’ ğ‘ğ‘¥ + 1)
ğ‘ğ‘¦(ğ‘†ğ¶ğ¶ğ‘– âˆ’ 1)(ğ‘ğ‘¥ âˆ’ 1) âˆ’ ğ‘†ğ¶ğ¶ğ‘–(ğ‘ğ‘¥ âˆ’ ğ‘ğ‘¦)
ğ‘ğ‘¥(ğ‘†ğ¶ğ¶ğ‘– âˆ’ 1)(ğ‘ğ‘¦ âˆ’ 1)
ğ‘ğ‘¥ âˆ’ ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘–(ğ‘†ğ¶ğ¶ğ‘– âˆ’ 1)
â¤
â¥
â¥
â¥
â¥â¦
âŠº
(31)
The modified output ğ‘ğ‘§ğ‘š is calculated as
ğ‘ğ‘§ğ‘š = ğ¼ğ‘†ğ¶ğ¶ğ‘š(+1)Ã—ğ‘€ğ‘ğ‘›ğ‘‘=ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ ğ‘ğ‘’(ğ‘ğ‘¥ + ğ‘ğ‘¦ âˆ’ 1) + ğ‘ğ‘’ğ‘ğ‘¦
(32)
For ğ‘ğ‘¥ + ğ‘ğ‘¦ â‰¤ 1, modified ğ‘€ğ‘†ğ¸ is,
ğ‘€ğ‘†ğ¸ğ‘ğ‘›ğ‘‘ = (ğ‘ğ‘’ âˆ’ ğ‘ğ‘¥ + ğ‘ğ‘¥(1 âˆ’ 2ğ‘ğ‘’){ğ‘†ğ¶ğ¶ğ‘–(1 âˆ’ ğ‘ğ‘¦) + ğ‘ğ‘¦})2
(33)
Differentiating Eq. (33) w.r.t ğ‘†ğ¶ğ¶ğ‘– and equate it to 0,
ğ‘†ğ¶ğ¶ğ‘– =
ğ‘ğ‘¥ âˆ’ ğ‘ğ‘’ âˆ’ ğ‘ğ‘¥ğ‘ğ‘¦(1 âˆ’ 2ğ‘ğ‘’)
ğ‘ğ‘¥(2ğ‘ğ‘’ âˆ’ 1)(ğ‘ğ‘¦ âˆ’ 1)
(34)
ğ‘†ğ¶ğ¶ğ‘– =
(ğ‘ğ‘¥ âˆ’ ğ‘ğ‘’ + 2ğ‘ğ‘’ğ‘ğ‘¥ + ğ‘ğ‘¥ğ‘ğ‘¦)
ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ ğ‘ğ‘¥ğ‘ğ‘¦ + 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
, ğ‘ğ‘¥ + ğ‘ğ‘¦ > 1
(35)
(b) Any positive intermediate correlation, ğ‘†ğ¶ğ¶(ğ‘‹, ğ‘Œ ) = 0.5: Now
consider any intermediate positive correlation between the numbers,
say +0.5. The function implemented by AND logic at ğ‘†ğ¶ğ¶ = 0.5 is
ğ‘ğ‘§ = 0.5ğ‘ğ‘¥(1 + ğ‘ğ‘¦) for ğ‘ğ‘¥ < ğ‘ğ‘¦. In presence of transient error in the
circuit, we modify input vectors as ğ¼ğ‘†ğ¶ğ¶ğ‘š,
ğ¼ğ‘†ğ¶ğ¶ğ‘š(+0.5) =
â¡
â¢
â¢
â¢
â¢â£
(1 âˆ’ ğ‘ğ‘¦)(0.5ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– âˆ’ ğ‘ğ‘¥ + 1)
0.5ğ‘ğ‘¦(1 âˆ’ ğ‘ğ‘¥) âˆ’ ğ‘†ğ¶ğ¶ğ‘–(0.5ğ‘ğ‘¥ + 0.5ğ‘ğ‘¦ âˆ’ ğ‘ğ‘¥ğ‘ğ‘¦)
ğ‘ğ‘¥(ğ‘†ğ¶ğ¶ğ‘– âˆ’ 1)(ğ‘ğ‘¦ âˆ’ 1)
ğ‘ğ‘¥.(ğ‘ğ‘¦ + 0.5ğ‘†ğ¶ğ¶ğ‘– âˆ’ 0.5ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘–)
â¤
â¥
â¥
â¥
â¥â¦
âŠº
ğ‘ğ‘§ğ‘š = ğ¼ğ‘†ğ¶ğ¶ğ‘š(+0.5) Ã— ğ‘€ğ‘ğ‘›ğ‘‘ = 0.5ğ‘†ğ¶ğ¶ğ‘–ğ‘ğ‘¥(ğ‘ğ‘¦ âˆ’ ğ‘ğ‘’ + ğ‘ğ‘’ğ‘ğ‘¦)
+ğ‘†ğ¶ğ¶ğ‘–ğ‘ğ‘¥(0.5 âˆ’ ğ‘ğ‘’ + ğ‘ğ‘’ğ‘ğ‘¦) + ğ‘ğ‘¥ğ‘ğ‘¦(1 âˆ’ 2ğ‘ğ‘’) + ğ‘ğ‘’
(36)
ğ‘€ğ‘†ğ¸ğ‘ğ‘›ğ‘‘ = ğ‘ğ‘’(1 âˆ’ 2ğ‘ğ‘¥ğ‘ğ‘¦) âˆ’ ğ‘ğ‘¥(1 âˆ’ ğ‘ğ‘¦)
(0.5 + ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘–) + 0.5ğ‘ğ‘¥(1 âˆ’ ğ‘ğ‘¦)(1 âˆ’ ğ‘ğ‘’)ğ‘†ğ¶ğ¶ğ‘–
(37)
Differentiating Eq. (37) w.r.t ğ‘†ğ¶ğ¶ğ‘– and putting it to 0, gives
ğ‘†ğ¶ğ¶ğ‘– =
0.5ğ‘ğ‘¥(1 âˆ’ ğ‘ğ‘¦) + 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ âˆ’ ğ‘ğ‘’
0.5ğ‘ğ‘¥(1 âˆ’ ğ‘ğ‘¦)(1 âˆ’ 3ğ‘ğ‘’)
(38)
ğ‘†ğ¶ğ¶ğ‘– =
2ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ + ğ‘ğ‘¥ğ‘ğ‘¦ + 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
2ğ‘ğ‘¥ âˆ’ 4ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘¥ğ‘ğ‘¦ + 4ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
, ğ‘ğ‘¥ + ğ‘ğ‘¦ > 1.
(39)
Example 4. Consider ğ‘ğ‘¥ = 0.3, ğ‘ğ‘¦ = 0.6 and ğ‘ğ‘’ = 0.15. From Eq. (36),
ğ‘ğ‘§ğ‘š = 0.1ğ‘†ğ¶ğ¶ğ‘–+0.64ğ‘ğ‘’âˆ’0.24ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘–+0.18. We invoke Eq. (37) to obtain
ğ‘€ğ‘†ğ¸ = 1.6 Ã— 10âˆ’3(3ğ‘†ğ¶ğ¶ğ‘– + 16ğ‘ğ‘’ âˆ’ 6ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘– âˆ’ 3)2. Thus, for ğ‘ğ‘’ = 0.15,
ğ‘€ğ‘†ğ¸ can be reduced to zero by injecting ğ‘†ğ¶ğ¶ğ‘– = +0.2857.
With ğ‘†ğ¶ğ¶ = +0.5 between inputs, ğ‘ğ‘§ and ğ‘ğ‘§ğ‘’ are 0.24 and 0.32.
Using Eq. (37), ğ‘ğ‘§ğ‘š = 0.1ğ‘†ğ¶ğ¶ğ‘– + 0.64ğ‘ğ‘’ âˆ’ 0.24ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘– + 0.18. Thus,
ğ‘€ğ‘†ğ¸ =
(3ğ‘†ğ¶ğ¶ğ‘–+32ğ‘ğ‘’âˆ’9ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘–âˆ’3)2
40000
. Thus unlike the previous case, ğ‘€ğ‘†ğ¸
can be reduced to zero only for ğ‘ğ‘’ < 0.15 by injecting suitable positive
ğ‘†ğ¶ğ¶ğ‘–.
(ii) XOR gate: We assume a positive definite correlation between the
inputs of an XOR gate and using similar analysis we derive from the
condition for minimum MSE.
(a) With existing ğ‘†ğ¶ğ¶(ğ‘‹, ğ‘Œ ) = 1: With positively correlated inputs,
the XOR gate implements ğ‘ğ‘§ = ğ¹+1 = |ğ‘ğ‘¥ âˆ’ ğ‘ğ‘¦|. The deviation from this
assumption under the error scenarios can be encountered by finding
a suitable operating point of the circuit by defining ğ‘†ğ¶ğ¶ğ‘– using the
following derivations.
We modify the output by introducing the desired correlation such
that,
ğ‘ğ‘§ğ‘š = ğ‘ğ‘’ + ğ‘ğ‘¥ + ğ‘ğ‘¦ âˆ’ 2ğ‘†ğ¶ğ¶ğ‘–ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¦ âˆ’ 2ğ‘ğ‘¥ğ‘ğ‘¦
+4ğ‘ğ‘’ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– + 2ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘– + 4ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ âˆ’ 4ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘–
(40)
ğ‘€ğ‘†ğ¸ğ‘¥ğ‘œğ‘Ÿ = (ğ‘ğ‘’ + 2ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’(ğ‘ğ‘¥ + ğ‘ğ‘¦)âˆ’
2ğ‘ğ‘¥(1 âˆ’ 2ğ‘ğ‘’){ğ‘†ğ¶ğ¶ğ‘–(1 + ğ‘ğ‘¦) + ğ‘ğ‘¦})2
(41)
Differentiating Eq. (41) w.r.t ğ‘†ğ¶ğ¶ğ‘– and equating it to 0,
ğ‘†ğ¶ğ¶ğ‘– =
ğ‘ğ‘’(1 âˆ’ 2ğ‘ğ‘¥)(1 âˆ’ 2ğ‘ğ‘¦) + 2ğ‘ğ‘¥(1 âˆ’ ğ‘ğ‘¦)
2ğ‘ğ‘¥(2ğ‘ğ‘’ âˆ’ 1)(ğ‘ğ‘¦ âˆ’ 1)
(42)
ğ‘†ğ¶ğ¶ğ‘– =
ğ‘ğ‘’ âˆ’ 2ğ‘ğ‘¥ + 2ğ‘ğ‘’.ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’.ğ‘ğ‘¦ + 2ğ‘ğ‘¥.ğ‘ğ‘¦
2ğ‘ğ‘¥ âˆ’ 4ğ‘ğ‘’.ğ‘ğ‘¥ âˆ’ 2.ğ‘ğ‘¥.ğ‘ğ‘¦ + 4ğ‘ğ‘’.ğ‘ğ‘¥.ğ‘ğ‘¦
(43)
Example 5. Consider ğ‘ğ‘¥ = 0.3, ğ‘ğ‘¦ = 0.6, ğ‘ğ‘’ = 0.15. Thus, ğ‘ğ‘§ = 0.3 and
ğ‘ğ‘§ğ‘’ = 0.36 and ğ‘ğ‘§ğ‘š = 0.48ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘– âˆ’ 0.0800ğ‘ğ‘’ âˆ’ 0.24ğ‘†ğ¶ğ¶ğ‘– + 0.54. Now,
ğ‘€ğ‘†ğ¸ =
(9ğ‘†ğ¶ğ¶+2ğ‘ğ‘’âˆ’18ğ‘ğ‘’ğ‘†ğ¶ğ¶âˆ’6)2
625
, which can be reduced to zero when
ğ‘†ğ¶ğ¶ğ‘– = 0.933.
Array 15 (2022) 100219
10
S. Mitra et al.
Fig. 8. OR gate implementing different functions when inputs have different correlation status.
(b) Any positive intermediate correlation, ğ‘†ğ¶ğ¶(ğ‘‹, ğ‘Œ ) = 0.5: In this
case, the resultant function is ğ‘ğ‘§ = ğ¹+0.5 = âˆ’ğ‘ğ‘¦(ğ‘ğ‘¥âˆ’1) when ğ‘ğ‘¥ < ğ‘ğ‘¦. The
error-free output is obtained using modified output defined by input
vectors in ğ¼ğ‘†ğ¶ğ¶ğ‘š(+0.5).
ğ‘ğ‘§ğ‘š = ğ‘ğ‘’ + ğ‘ğ‘¥ + ğ‘ğ‘¦ âˆ’ 5ğ‘†ğ¶ğ¶ğ‘–ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¦ âˆ’ 2ğ‘ğ‘¥ğ‘ğ‘¦
+10ğ‘ğ‘’ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– + 5ğ‘†ğ¶ğ¶ğ‘–ğ‘ğ‘¥ğ‘ğ‘¦ + 4ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ âˆ’ 10ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘–
ğ‘€ğ‘†ğ¸ğ‘¥ğ‘œğ‘Ÿ = 0.25(2ğ‘ğ‘’ + 2ğ‘ğ‘¥ âˆ’ 3ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– âˆ’ 4ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 4ğ‘ğ‘’ğ‘ğ‘¦ âˆ’ 2ğ‘ğ‘¥ğ‘ğ‘¦
+5ğ‘ğ‘’ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– + 3ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘– + 8ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ âˆ’ 5ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘–)2
(44)
Differentiating Eq. (44) w.r.t ğ‘†ğ¶ğ¶ğ‘– and equate it to 0,
ğ‘†ğ¶ğ¶ğ‘– =
2ğ‘ğ‘’(1 âˆ’ 2ğ‘ğ‘¦)(1 âˆ’ 2ğ‘ğ‘¥) + 2ğ‘ğ‘¥(1 âˆ’ ğ‘ğ‘¦)
ğ‘ğ‘¥(5ğ‘ğ‘’ âˆ’ 3)(ğ‘ğ‘¦ âˆ’ 1)
, ğ‘ğ‘¥ + ğ‘ğ‘¦ â‰¤ 1
(45)
ğ‘†ğ¶ğ¶ğ‘– =
ğ‘ğ‘’ âˆ’ ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’.ğ‘ğ‘¦ + ğ‘ğ‘¥.ğ‘ğ‘¦ + 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
2ğ‘ğ‘¥ âˆ’ 4ğ‘ğ‘’.ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘¥.ğ‘ğ‘¦ + 4ğ‘ğ‘’ğ‘ğ‘¥.ğ‘ğ‘¦
, ğ‘ğ‘¥ + ğ‘ğ‘¦ > 1
(46)
With positively correlated inputs the induced ğ‘†ğ¶ğ¶ğ‘– can generally be
written in the form,
ğ‘†ğ¶ğ¶ğ‘– =
ğ‘ğ‘’(1 âˆ’ 2ğ‘ğ‘¥)(1 âˆ’ 2ğ‘ğ‘¦) + 2ğ‘†ğ¶ğ¶ğ‘ğ‘¥(1 âˆ’ ğ‘ğ‘¦)
âˆ’ğ‘ğ‘¥(ğ‘ğ‘¦ âˆ’ 1)(ğ‘†ğ¶ğ¶ âˆ’ ğ‘ğ‘’ âˆ’ 3ğ‘†ğ¶ğ¶ğ‘ğ‘’ + 1)
(47)
Example 6. Let ğ‘ğ‘¥ = 0.3, ğ‘ğ‘¦ = 0.6 and ğ‘ğ‘’ = 0.15. Thus, ğ‘ğ‘§ = 0.42 and
ğ‘ğ‘§ğ‘’ = 0.444. And ğ‘ğ‘§ğ‘š = 1.12ğ‘ğ‘’ğ‘†ğ¶ğ¶ âˆ’ 0.08ğ‘ğ‘’ âˆ’ 0.56ğ‘†ğ¶ğ¶ + 0.54. Thus,
ğ‘€ğ‘†ğ¸ = 0.0016(14ğ‘†ğ¶ğ¶ğ‘– + 2ğ‘ğ‘’ âˆ’ 28ğ‘ğ‘’ğ‘†ğ¶ğ¶ğ‘– âˆ’ 3)2, which can be reduced
to zero when ğ‘†ğ¶ğ¶ğ‘– = +0.275.
(iii) OR gate: Consider an OR gate with inputs that are positively
correlated. Based on different correlation status, OR gate implements
different stochastic functions as shown in Fig. 8. Using ReCo, we
attempt to derive the condition for attaining the smallest ğ‘€ğ‘†ğ¸ under
transient error scenarios.
(a) With existing ğ‘†ğ¶ğ¶(ğ‘‹, ğ‘Œ ) = 1: The OR gate implements ğ‘ğ‘§ =
ğ‘šğ‘ğ‘¥(ğ‘ğ‘¥, ğ‘ğ‘¦) when two numbers are positively correlated. We can sim-
ilarly find the operating ğ‘†ğ¶ğ¶ğ‘– to obtain a minimum ğ‘€ğ‘†ğ¸ under error
scenarios.
âˆ´ğ‘ğ‘§ğ‘š = ğ‘ğ‘’ + ğ‘ğ‘¦ âˆ’ ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¦ + ğ‘ğ‘’ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– + ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
âˆ’ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘– âˆ’ ğ‘ğ‘¥(ğ‘†ğ¶ğ¶ğ‘– âˆ’ 1)(ğ‘ğ‘’ âˆ’ 1)(ğ‘ğ‘¦ âˆ’ 1)
(48)
ğ‘€ğ‘†ğ¸ğ‘œğ‘Ÿ = (ğ‘ğ‘’ + ğ‘ğ‘¥ âˆ’ ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¦ âˆ’ ğ‘ğ‘¥ğ‘ğ‘¦
+2ğ‘ğ‘’ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– + ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘– + 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘–)2
(49)
ğ‘†ğ¶ğ¶ğ‘– =
ğ‘ğ‘’ + ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¦ âˆ’ ğ‘ğ‘¥ğ‘ğ‘¦ + 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
ğ‘ğ‘¥(2ğ‘ğ‘’ âˆ’ 1)(ğ‘ğ‘¦ âˆ’ 1)
âˆ´ğ‘†ğ¶ğ¶ğ‘– =
ğ‘ğ‘’ âˆ’ ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’.ğ‘ğ‘¦ + ğ‘ğ‘¥.ğ‘ğ‘¦
ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’.ğ‘ğ‘¥ âˆ’ ğ‘ğ‘¥.ğ‘ğ‘¦ + 2ğ‘ğ‘’.ğ‘ğ‘¥.ğ‘ğ‘¦
(50)
Example 7. Consider ğ‘ğ‘¥ = 0.3 and ğ‘ğ‘¦ = 0.6, ğ‘ğ‘§ = 0.6 and ğ‘ğ‘§ğ‘’ = 0.57 for
ğ‘ğ‘’ = 0.15. ğ‘ğ‘§ğ‘š = 0.24ğ‘ğ‘’ğ‘†ğ¶ğ¶ âˆ’ 0.44ğ‘ğ‘’ âˆ’ 0.12ğ‘†ğ¶ğ¶ + 0.72 with the help of
above equations (70) and (71), ğ‘€ğ‘†ğ¸ = (9ğ‘†ğ¶ğ¶+22ğ‘ğ‘’âˆ’18ğ‘ğ‘’ğ‘†ğ¶ğ¶âˆ’6)2
40000
. Thus,
MSE can be reduced to zero for ğ‘ğ‘’ = 0.15 when ğ‘†ğ¶ğ¶ğ‘– = +0.432.
(b) Any positive intermediate correlation: If we consider any positive
intermediate correlation, such as, ğ‘†ğ¶ğ¶(ğ‘‹, ğ‘Œ ) = +0.5, the stochastic
function realized by OR gate is given by; ğ‘ğ‘§ = 0.5ğ‘ğ‘¥ + ğ‘ğ‘¦ âˆ’ 0.5ğ‘ğ‘¥ğ‘ğ‘¦.
To determine the induced ğ‘†ğ¶ğ¶ğ‘– that minimizes ğ‘€ğ‘†ğ¸ under specified
error scenarios, the following derivations will suffice.
ğ‘ğ‘§ğ‘š = ğ‘ğ‘’ + ğ‘ğ‘¦ âˆ’ ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¦ + 0.5ğ‘ğ‘’ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– + ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
0.5ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘– âˆ’ ğ‘ğ‘¥(ğ‘†ğ¶ğ¶ğ‘– âˆ’ 1)(ğ‘ğ‘’ âˆ’ 1)(ğ‘ğ‘¦ âˆ’ 1)
(51)
Now, ğ‘€ğ‘†ğ¸ in this case is calculated as;
ğ‘€ğ‘†ğ¸ğ‘œğ‘Ÿ = 0.25(2ğ‘ğ‘’ + ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– âˆ’ 4ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 4ğ‘ğ‘’ğ‘ğ‘¦ âˆ’ ğ‘ğ‘¥ğ‘ğ‘¦
+ 3ğ‘ğ‘’ğ‘ğ‘¥ğ‘†ğ¶ğ¶ğ‘– + 2ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘– + 4ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ âˆ’ 3ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦ğ‘†ğ¶ğ¶ğ‘–)2
(52)
ğ‘†ğ¶ğ¶ğ‘– =
2ğ‘ğ‘’ + ğ‘ğ‘¥ âˆ’ 4ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 4ğ‘ğ‘’ğ‘ğ‘¦ âˆ’ ğ‘ğ‘¥ğ‘ğ‘¦ + 4ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
(2ğ‘ğ‘¥ âˆ’ 3ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘¥ğ‘ğ‘¦ + 3ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦)
(53)
Similarly, for ğ‘ğ‘¥ + ğ‘ğ‘¦ > 1
ğ‘†ğ¶ğ¶ğ‘– =
2ğ‘ğ‘’ âˆ’ ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 4ğ‘ğ‘’ğ‘ğ‘¦ + ğ‘ğ‘¥ğ‘ğ‘¦ + 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
2ğ‘ğ‘¥ âˆ’ 4ğ‘ğ‘’ğ‘ğ‘¥ âˆ’ 2ğ‘ğ‘¥ğ‘ğ‘¦ + 4ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
(54)
Example 8. Consider ğ‘ğ‘¥ = 0.3, ğ‘ğ‘¦ = 0.6 and ğ‘ğ‘’ = 0.15. Thus, ğ‘ğ‘§ = 0.66
and ğ‘ğ‘§ğ‘’ = 0.612. ğ‘ğ‘§ğ‘š = 0.24ğ‘ğ‘’ğ‘†ğ¶ğ¶ âˆ’ 0.44ğ‘ğ‘’ âˆ’ 0.12ğ‘†ğ¶ğ¶ + 0.72. Using
Eq. (52), ğ‘€ğ‘†ğ¸ = (9ğ‘†ğ¶ğ¶+22ğ‘ğ‘’âˆ’18ğ‘ğ‘’ğ‘†ğ¶ğ¶âˆ’3)2
40000
. Thus, an error-free output can
be obtained when the injected correlation is âˆ’0.05.
Thus for an OR gate, induced correlation are mostly obtained in the
positive range when the initial correlation between the numbers is +1
as shown in Fig. 6(c), while for any intermediate correlation existing
between numbers, the injected ğ‘†ğ¶ğ¶ğ‘– values are predominantly in the
negative range except for ğ‘ğ‘’ â‰¤ 0.1. The simulation results are given
in Fig. 6(d). For any positive correlation ğ‘†ğ¶ğ¶, the expressions can be
generalized as:
ğ‘†ğ¶ğ¶ğ‘– =
ğ‘ğ‘’ + ğ‘†ğ¶ğ¶ğ‘ğ‘¥(1 âˆ’ ğ‘ğ‘¦) âˆ’ 2ğ‘ğ‘’(ğ‘ğ‘¥ + ğ‘ğ‘¦) + 2ğ‘ğ‘’ğ‘ğ‘¥ğ‘ğ‘¦
ğ‘ğ‘¥(1 âˆ’ ğ‘ğ‘¦)(1 âˆ’ ğ‘ğ‘’) âˆ’ ğ‘†ğ¶ğ¶.ğ‘ğ‘’.ğ‘ğ‘¥(1 âˆ’ ğ‘ğ‘¦)
(55)
4.2. The proposed error detector circuit
Consider an SLE operating in a noisy environment. The system level
representation of the error correction mechanism for such an SLE is
shown in Fig. 10. The inputs to the unit are ğ‘ğ‘¥ and ğ‘ğ‘¦, error ğ‘ğ‘’ and
output is the desired value ğ‘ğ‘§ğ‘š. The control circuit or the error detector
circuit is used to determine the amount of deviation of an erroneous
output from an error-free output. It comprises a subtractor, a squarer
and a comparator which determines the amount of error that is to be
reduced. Auxiliary circuits like the shuffle buffer and the synchronizer
are used to adjust the correlation between the input bitstreams. The
output of the control unit is fed to the ReCo block consisting of a
correlator circuit that generates the desired ğ‘†ğ¶ğ¶ğ‘– to minimize MSE.
The control circuit is described below.
4.2.1. Synchronizer
The synchronizer [25] is a finite state machine that pairs up a
maximum number of input bits to 00 or 11, restoring their respective
probabilities. This unit is placed between two uncorrelated sequences,
ğ‘ğ‘§ğ‘’ and ğ‘ğ‘§ to introduce positive correlation between sequences ğ‘ğ‘§ğ‘’ğ‘  and
ğ‘ğ‘§ğ‘ . If the bits in ğ‘ğ‘§ğ‘’ and ğ‘ğ‘§ are equal, then the corresponding bits are
given as output. When bits are dissimilar, depending upon input values
1 or 0, if they are in state ğ‘†1, are changed to ğ‘†0 and ğ‘†2, both 0 or both
1 are given as output. In this process, the probabilities of ğ‘ğ‘§ğ‘’ and ğ‘ğ‘§ are
kept unchanged.
Array 15 (2022) 100219
11
S. Mitra et al.
Fig. 9. The error detector circuit..
Fig. 10. System-Level representation of Error Correction mechanism.
4.2.2. Subtractor
The difference between the error value ğ‘ğ‘§ğ‘’ and the actual value ğ‘ğ‘§
is calculated to check the amount of deviation. The XOR gate performs
absolute subtraction i.e, ğ‘ğ‘‘ğ‘–ğ‘“ğ‘“
= |ğ‘ğ‘§ğ‘  âˆ’ ğ‘ğ‘§ğ‘’ğ‘ |, when ğ‘ğ‘§ğ‘  and ğ‘ğ‘§ğ‘’ğ‘  are
positively correlated [20] which is done using a synchronizer.
4.2.3. Squarer
Multiplication of two uncorrelated SNs is performed by an AND
gate, but fails to implement the squaring operation [20] when the same
input sequence is given. When ğ‘ğ‘‘ğ‘–ğ‘“ğ‘“ is squared to obtain the MSE, it is
necessary to minimize the correlation between SNs. A shuffle buffer
circuit is used [25] to reduce the correlation between inputs to obtain
the accurate squaring operation. It includes a multiplexer, three D Flip-
flops and a Random Number Generator to generate numbers between
0 and 1 [25].
4.2.4. Comparator
The stochastic comparator, which is shown in Fig. 9 compares the
obtained ğ‘€ğ‘†ğ¸ with a very small value, say, ğ›¿ (0.0001). When two
correlated inputs are given to an AND gate with an inverter to one of its
inputs the stochastic function [20] is given by ğ‘ğ‘œğ‘¢ğ‘¡ = ğ‘šğ‘ğ‘¥((ğ‘€ğ‘†ğ¸ âˆ’ğ›¿), 0).
When ğ‘€ğ‘†ğ¸ which is representative of the error in computation is
lesser than the error-tolerance of the circuit ğ›¿, a bitstream of 0â€™s is
obtained at the output of the comparator which indicates that the
output is obtained satisfactorily.
5. Formalization of ğ‘¹ğ’†ğ‘ªğ’ technique for stochastic circuits
The next step is to formally apply the proposed technique in a
combinational circuit. For a two-input multilevel circuit as shown in
Fig. 11, we use circuit ğ‘ƒ ğ‘‡ ğ‘€ obtained as, ğ‘€ğ‘ğ‘˜ğ‘¡ = (ğ¼ âŠ— ğ‘€ğ‘ğ‘›ğ‘‘ âŠ— ğ¼).(ğ¼ âŠ—
ğ¹2 âŠ— ğ¼).(ğ‘€ğ‘œğ‘Ÿ âŠ— ğ‘€ğ‘œğ‘Ÿ).ğ‘€ğ‘ğ‘›ğ‘‘.
Fig. 11. A 2 input multi-level circuit.
Consider ğ‘ğ‘¥ = 0.3 and ğ‘ğ‘¦ = 0.6. The error free output is ğ‘ğ‘§ = 0.18. If
ğ‘ğ‘’ = 0.125, the observed output, ğ‘ğ‘§ğ‘’ = 0.33. Using the proposed method,
ğ‘€ğ‘†ğ¸ = (0.066ğ‘†ğ¶ğ¶ + 0.0388)2 which shows that ğ‘€ğ‘†ğ¸ can be reduced
to zero for ğ‘†ğ¶ğ¶ â‰ˆ âˆ’0.58.
We will now discuss two distinct cases of fault correction in multi-
input multi-level circuits.
5.1. ğ‘…ğ‘’ğ¶ğ‘œ I: Error minimization for Multiple-input Single output (MISO)
stochastic logic circuits
Let us consider correlation-sensitive blocks interconnected in a fash-
ion as shown in Fig. 12. The quantification of SCC is only available for
two signals in literature, so we consider two input gates in the circuit
model. The block diagram consists of ğ‘– = 1, 2, â€¦ , ğ‘› levels and each
level consists of multiple two input gates. Consider that one or more
gates at different levels are subject to transient faults which result in
an increased ğ‘€ğ‘†ğ¸ at the output. The ğ‘€ğ‘†ğ¸ is minimized by selecting
suitable candidates for ReCo analysis using the proposed Algorithm 2
which is discussed below.
Definition 2.
An observed error at the primary output(s) driven by
one or more gates, can be minimized by suitably injecting correlation
at the prioritized input gates defined by one or more faulty gates in the
error path P.
Assume that the correlation between input pairs for gates at level 1
as ğ‘†ğ¶ğ¶11, ğ‘†ğ¶ğ¶12, ğ‘†ğ¶ğ¶13,.., ğ‘†ğ¶ğ¶1ğ‘, where ğ‘ is the number of 2-input
gates at level 1. We can represent the output of each gate in level 1
in terms of ğ‘†ğ¶ğ¶. Thus, ğ‘ğ‘§11 = ğ‘“(ğ‘†ğ¶ğ¶11), ğ‘ğ‘§12 = ğ‘“(ğ‘†ğ¶ğ¶12), ğ‘ğ‘§13 =
ğ‘“(ğ‘†ğ¶ğ¶13), ..., ğ‘ğ‘§1ğ‘ = ğ‘“(ğ‘†ğ¶ğ¶1ğ‘) become functions of the corresponding
ğ‘†ğ¶ğ¶. These outputs are again inputs to certain gates in the next level
of the circuit. The output from any gate in the intermediate level, is
thus, in turn a function of ğ‘†ğ¶ğ¶ of primary input pairs.
Let the ğ‘–th intermediate level consists of ğ‘ interconnected gates. The
output ğ‘ğ‘–1 from gate 1 in ğ‘–th level is ğ‘ğ‘ğ‘–1 = ğ‘“(ğ‘ğ‘(ğ‘–âˆ’1)ğ‘˜, ğ‘ğ‘(ğ‘–âˆ’1)ğ‘— ) where
Array 15 (2022) 100219
12
S. Mitra et al.
Fig. 12. Block Diagram representation of Multi-level MISO SLC.
ğ‘(ğ‘–âˆ’1)ğ‘˜ and ğ‘(ğ‘–âˆ’1)ğ‘— are the outputs from ğ‘˜th and ğ‘—th gate at the (ğ‘– âˆ’ 1)ğ‘¡â„
level. Thus, ğ‘ğ‘ğ‘–1 = ğ‘“(ğ‘ğ‘(ğ‘–âˆ’2)ğ‘™, ğ‘ğ‘(ğ‘–âˆ’2)ğ‘š, ğ‘ğ‘(ğ‘–âˆ’2)ğ‘ , ğ‘ğ‘(ğ‘–âˆ’2)ğ‘Ÿ), where ğ‘ğ‘(ğ‘–âˆ’2)ğ‘™ and
ğ‘ğ‘(ğ‘–âˆ’2)ğ‘š are the outputs of ğ‘™th and ğ‘šth gate of (ğ‘–âˆ’2)ğ‘¡â„ level that are inputs
to ğ‘˜th gate in (ğ‘–âˆ’1)ğ‘¡â„ level and ğ‘ğ‘(ğ‘–âˆ’2)ğ‘ and ğ‘ğ‘(ğ‘–âˆ’2)ğ‘Ÿ are the outputs from
ğ‘th and ğ‘Ÿth gate of (ğ‘–âˆ’2)ğ‘¡â„ level that are connected to ğ‘—th gate in (ğ‘–âˆ’1)ğ‘¡â„
level. These outputs are again functions of SCCs of their corresponding
inputs, such that ğ‘ğ‘ğ‘–1 = ğ‘“(ğ‘†ğ¶ğ¶(ğ‘–âˆ’2)ğ‘™, ğ‘†ğ¶ğ¶(ğ‘–âˆ’2)ğ‘š, ğ‘†ğ¶ğ¶(ğ‘–âˆ’2)ğ‘, ğ‘†ğ¶ğ¶(ğ‘–âˆ’2)ğ‘Ÿ).
Thus, tracing the interconnected sub-networks, ğ‘ğ‘ğ‘–1 is written as, ğ‘ğ‘ğ‘–1 =
ğ‘“(ğ‘†ğ¶ğ¶11, ğ‘†ğ¶ğ¶12, ğ‘†ğ¶ğ¶13,.., ğ‘†ğ¶ğ¶1ğ‘) of traced inputs at the primary
level.
Let transient faults at a certain level contribute to a shift in the
initial assumption of ğ‘†ğ¶ğ¶ at the inputs, that effect the succeeding
levels leading to erroneous results. We take into account the inter-
mediate correlation ğ‘†ğ¶ğ¶ğ‘–âˆ’1 present between ğ‘(ğ‘–âˆ’1)ğ‘˜ and ğ‘(ğ‘–âˆ’1)ğ‘— if the
circuit is non-faulty. Let, ğ‘â€²
(ğ‘–âˆ’1)ğ‘˜ and ğ‘â€²
(ğ‘–âˆ’1)ğ‘— are the modified output
values on account of errors from ğ‘˜th and ğ‘—th faulty gates at level
(ğ‘– âˆ’ 1). These result in a change in the number of 1â€™s present in the
bitstream. Let, probability of ğ‘(ğ‘–âˆ’1)ğ‘˜ is changed from ğ‘›(ğ‘–âˆ’1)ğ‘˜ to ğ‘›â€²
(ğ‘–âˆ’1)ğ‘˜ and
ğ‘(ğ‘–âˆ’1)ğ‘— is changed from ğ‘›(ğ‘–âˆ’1)ğ‘— to ğ‘›â€²
(ğ‘–âˆ’1)ğ‘—. Eventually, ğ‘†ğ¶ğ¶ğ‘–1 is modified
to ğ‘†ğ¶ğ¶â€²
ğ‘–1 which modifies the probability of ğ‘ğ‘–1 from ğ‘ğ‘§(ğ‘–âˆ’1)ğ‘— to ğ‘ğ‘§â€²
(ğ‘–âˆ’1)ğ‘— .
Thus, ğ‘ğ‘§â€²
(ğ‘–âˆ’1)ğ‘— = (1 + ğ‘†ğ¶ğ¶â€²
(ğ‘–âˆ’1)ğ‘—)ğ‘ğ‘§â€²0(ğ‘–âˆ’1)ğ‘— âˆ’ ğ‘†ğ¶ğ¶â€²
(ğ‘–âˆ’1)ğ‘—ğ‘ğ‘§â€²(+1)(ğ‘–âˆ’1)ğ‘— = ğ‘›â€²
(ğ‘–âˆ’1)ğ‘—âˆ•ğ‘›.
Similarly, ğ‘ğ‘§â€²
(ğ‘–âˆ’1)ğ‘˜ can be written as ğ‘ğ‘§â€²
(ğ‘–âˆ’1)ğ‘˜ = (1 + ğ‘†ğ¶ğ¶â€²
(ğ‘–âˆ’1)ğ‘˜)ğ‘ğ‘§â€²0(ğ‘–âˆ’1)ğ‘˜ âˆ’
ğ‘†ğ¶ğ¶â€²
(ğ‘–âˆ’1)ğ‘˜ğ‘ğ‘§â€²(+1)(ğ‘–âˆ’1)ğ‘˜ = ğ‘›â€²
(ğ‘–âˆ’1)ğ‘˜âˆ•ğ‘›.
It is observed that the effect of transient error is reflected in an
overall change in the probability of SNs. This suggests the dependence
of ğ‘€ğ‘†ğ¸ on ğ‘†ğ¶ğ¶. Thus, a suitable technique can be investigated that
adapts to the change in the assumption of correlation and tries to
minimize the observed error at the output by using ReCo method.
It relocates ğ‘†ğ¶ğ¶ at several levels to counterbalance the change in
initial assumption of ğ‘†ğ¶ğ¶ due to transient faults. We trace faults and
identify faulty gates in the circuit and remodel ğ‘†ğ¶ğ¶ğ‘  by modifying
input vectors of the primary inputs of the sub network in level 1.
In noisy operating conditions, errors in output are assumed to be
primarily contributed by one or more faulty gates in the circuit. For
a multilevel MISO circuit shown in Fig. 13, the number of SLEs that
undergo ReCo correction primarily depends on the number of faulty
gates and the probability of error. Thus, it is important to identify faulty
paths in the circuit. We generalize the procedure for fault correction in
ğ‘€ğ¼ğ‘†ğ‘‚ circuits as follows:
â€¢ Check if the ğ‘€ğ‘†ğ¸ of the circuit is within the tolerable limit
ğ›¿(<= 10âˆ’3) or not. If not,
i Determine Faulty gates: Generate T input test vectors n
times and the output at each gate is observed. The error
rate is estimated by the number of faulty outputs for n
inputs using FaultEvaluation(ğ¶ğ¼ğ‘…ğ¶ğ‘ˆğ¼ğ‘‡ ).
Fig. 13. A sample MISO circuit showing gates ğº1, ğº4, ğº6 faulty.
ii Determine input SLEs corresponding to faulty output node:
Input gates that are connected to the faulty output node,
denoted by IsConnected(), are selected and are stored in
an array ğ¹ğ¶_ğ¼_ğ‘”ğ‘ğ‘¡ğ‘’.
iii Register SLEs based on priority: The gates based on their
priority values from left (highest) to right (lowest);
{ğ‘‹ğ‘‚ğ‘…, ğ´ğ‘ğ·, ğ‘‚ğ‘…} are sorted using ğ‘· ğ’“ğ’Šğ’ğ’“ğ’Šğ’•ğ’šğ‘ºğ’ğ’“ğ’•() and are
stored in an array ğ‘†_ğ¹ğ¶_ğ¼_ğ‘”ğ‘ğ‘¡ğ‘’.
iv Selection of SLEs for ReCo: Pop gate from the priority list
and alter ğ‘†ğ¶ğ¶ using ğ‘¹ğ’†ğ‘ªğ’() (Algorithm 1). Calculate if,
ğ‘€ğ‘†ğ¸ â‰¤ ğ›¿, return corresponding ğ‘†ğ¶ğ¶ğ‘–. If not, invoke next
SLE from the sorted priority list.
From the previous discussion, it can be inferred that the XOR
gate is most susceptible to changes in correlation and can reduce
the overall ğ‘€ğ‘†ğ¸ substantially compared to other correlation sensitive
SLEs. So XOR gate line up the highest in the correlation-sensitivity
index. If a single gate does not suffice then we proceed for combina-
tions from the list L_MSE[]. Suppose, ğ‘· ğ’“ğ’Šğ’ğ’“ğ’Šğ’•ğ’šğ‘ºğ’ğ’“ğ’•() list consists of
{ğ‘‹ğ‘‚ğ‘…, ğ´ğ‘ğ·1, ğ´ğ‘ğ·2} and ğ´ğ‘ğ·2 generates less ğ‘€ğ‘†ğ¸ compared to
ğ´ğ‘ğ·1, then we combine ğ‘‹ğ‘‚ğ‘… and ğ´ğ‘ğ·2 to find minimum MSE. This
condition is often guided by the position of the gate(s) in the circuit.
The whole analysis is carried out to improve the accuracy and reduce
the number of correlators in the circuit.
It is observed that the ğ‘€ğ‘†ğ¸ is proportional to the number of faulty
gates and the error rate ğ‘ğ‘’. For any error observed at the output, the
error can be due to transient error at the gate itself or due to the error
being propagated from the previous stage or the both. We consider
different cases of fault propagation in Fig. 13 where the path P is
indicated in red colour.
Array 15 (2022) 100219
13
S. Mitra et al.
Fig. 14. Graphs showing different values of induced correlation to achieve minimum ğ‘€ğ‘†ğ¸ for different gates faulty at different error rates in Fig. 13.
Fig. 15. A sample MIMO circuit showing gates ğº2, ğº4 faulty.
It is observed from Fig. 14(a),(b) that for a single faulty gate, ğº1/ğº4
with ğ‘ğ‘’ â‰¤ 0.20, single gate ReCo analysis, ğ‘†ğ¶ğ¶1 or ğ‘†ğ¶ğ¶3 will suffice to
minimize MSE. For multiple gates faulty, as for example, ğº1, ğº4 faulty
with ğ‘ğ‘’ â‰¤ 0.125 same logic can comply. Thus, in both cases, the error
can be minimized without being thoroughly guided by the priority-rule
of SLE (excluding OR). But ğº1, ğº4 faulty at ğ‘ğ‘’ = 0.2 fault tolerance can
be achieved using prioritized SLE (ğ‘†ğ¶ğ¶3) only as shown in Fig. 14(c)
(red).
For a larger number of gates faulty even at low error rates, treatment
of prioritized SLE is obligatory. Thus, ğº1, ğº4, ğº6 faulty at ğ‘ğ‘’ â‰¤ 0.125,
ğ‘€ğ‘†ğ¸ can be minimized using single gate ReCo (ğ‘†ğ¶ğ¶3). But the same
with ğ‘ğ‘’ = 0.20 we invoke dual gate ReCo (ğ‘†ğ¶ğ¶3, ğ‘†ğ¶ğ¶1) as shown in
Fig. 18(d). When ğº4 and ğº6 are faulty with ğ‘ğ‘’ â‰¤ 0.25 we invoke dual
ReCo (ğ‘†ğ¶ğ¶3, ğ‘†ğ¶ğ¶1) as shown in Fig. 18(a)â€“(c). It is observed that there
is a finite error of 0.01 when ğº1, ğº4, ğº6 are faulty at a rate of 0.25
even after dual ReCo analysis of prioritized SLEs. Table 1 is given to
comprehend the nature of the analysis and the results obtained in the
proposed work.
It is observed that the possibility of error reduction is motivated
by several factors; the nature and number of faulty gates as well as the
arrangement of gates in the circuit. As AND gate is the most susceptible
to soft errors, an AND gate in place of the XOR gate would contribute
to larger MSE. These factors coupled with the probability of error play
a pivotal role in determining the circuitsâ€™ resilience towards soft errors.
There is also a slight dependence on input probability values i.e ğ‘ğ‘¥
and ğ‘ğ‘¦ as indicated in Fig. 7(a)â€“(c).
The worst-case time complexity
of Algorithm 2 is calculated as ğ‘‚(ğº) + ğ‘‚(ğ¹) + ğ‘‚{ğ¼ğ‘™ğ‘œğ‘”(ğ¼)} + ğ‘‚(ğ¼ + ğ¼2),
where, ğº is the number of gates in the circuit and ğ¼ is the number of
input gates connected to these faulty gates.
5.1.1. ReCo II: Error minimization for Multi-input and Multi-output
(MIMO) SLC
We have argued that ReCo analysis of the prioritized SLEs can bring
down ğ‘€ğ‘†ğ¸ close to 0. We will see that in particular situations that can
deviate from this initial assumption. When non-faulty gates converge
to a different output node, ReCo analysis of primary SLEs may give
undesired results. The condition can be best described with the help of
a Multiple-inputâ€“Multiple-Output circuit shown in Fig. 15. The circuit
has two distinct outputs ğ‘1 and ğ‘2 with probabilities ğ‘ğ‘§1 and ğ‘ğ‘§2.
Consider two faulty gates ğº2 and ğº4 that converge to ğ‘ğ‘§2 i.e., the output
of gate 5 and the output is modified to ğ‘ğ‘§ğ‘’2. We assume that there are no
faulty gates in the path that converges to ğ‘ğ‘§1. One way of suppressing
the propagation of faulty results to the non-faulty output node is to
perform ReCo analysis at the inputs of faulty gates only. This avoids
analysis of primary SLEs that are explicitly connected to non-faulty
outputs.
It is interesting to note that for ğº2, ğº4 faulty with an error rate
â‰¤ 0.2, the ğ‘€ğ‘†ğ¸ at the output ğ‘2 can be reduced to 0 by doing ReCo
analysis at either of the faulty gates, ğ‘†ğ¶ğ¶2 or ğ‘†ğ¶ğ¶4, as shown in
Fig. 16(a). We may perform ReCo at any faulty gate location, regardless
of the precedence rule as shown in Fig. 16(b). For ğ‘ğ‘’ > 0.2, however,
ğ‘€ğ‘†ğ¸ can only be reduced to 0 using ğ´ğ‘™ğ‘”ğ‘œğ‘Ÿğ‘–ğ‘¡â„ğ‘š3. Modelling correlation
between inputs of gate ğº4 (which is the priority in this case), can
reduce ğ‘€ğ‘†ğ¸ to 0 with a soft error margin of 0.3. At ğ‘ğ‘’ = 0.325, we
invoke dual ğ‘…ğ‘’ğ¶ğ‘œ (ğ‘†ğ¶ğ¶4, ğ‘†ğ¶ğ¶2) to observe the error free behaviour as
shown in Fig. 18(e). ReCo is performed specifically at the faulty gate
site to prevent the generation of erroneous output at a node that is
preceded by non-erroneous output nodes. The modelling of ğ‘†ğ¶ğ¶s at the
primary gates ğº1 is avoided without affecting the output logic level at
ğ‘1. This is contrary to the selection criteria in ğ´ğ‘™ğ‘”ğ‘œğ‘Ÿğ‘–ğ‘¡â„ğ‘š2. It attempts
to minimize the number of correlator circuits for larger error rates 0.30
(ğ‘™ = 1). It is observed that ğ‘€ğ‘†ğ¸ can be reduced to zero even for very
high error rates, i.e., ğ‘ğ‘’ = 0.325 using dual ReCo analysis. The results
of analysis are recorded in Table 2. The worst-case time complexity of
Algorithm 3 is calculated as ğ‘‚(ğº)+ğ‘‚{ğ¹ğ‘™ğ‘œğ‘”(ğ¹)}+ğ‘‚(ğ¹ +ğ¹ 2), where, ğº is
the number of gates in the circuit and ğ¹ is the number of faulty gates.
6. Experimental results and discussion
We can now identify the key factors on which the whole analysis
is hinged upon. The magnitude and polarity of induced correlation, as
well as the number (ğ‘™) of ReCo blocks, depend on several underlying
factors. The predominant factor is the amount of transient error in the
circuit. As transient error increases, the ğ‘€ğ‘†ğ¸ increases exponentially
(see graphs in Fig. 1(a)). With higher ğ‘€ğ‘†ğ¸ the value of ğ‘™ tends to be
larger. For ğº1, ğº4, ğº6 faulty at ğ‘ğ‘’ â‰¤ 0.125 error can be reduced to 0
using a single ReCo block (ğ‘†ğ¶ğ¶3). The ğ‘ğ‘’ â‰¥ 0.20 error, however, can
be reduced to 0 with ğ‘™ = 2 as shown in Table 1. This is because ğ‘€ğ‘†ğ¸
is higher in the second case.
It is identified that as the number of faulty gates in the circuit in-
creases, the value of ğ‘™ increases to account for the increased MSE. When
ğº1 faulty and ğº1, ğº4, ğº6 faulty with the same error rate, i.e., 0.20, the
error-free output is obtained respectively with ğ‘™ = 1 (ğ‘†ğ¶ğ¶3âˆ•ğ‘†ğ¶ğ¶1)
and ğ‘™ = 2 (ğ‘†ğ¶ğ¶3, ğ‘†ğ¶ğ¶1). In addition, the proliferation of the ğ‘†ğ¿ğ¸
with the highest priority in the input panel increases the possibility of
reducing the error to zero. Therefore, if AND gate ğº1 is replaced with
Array 15 (2022) 100219
14
S. Mitra et al.
Fig. 16. Graphs showing different values of induced correlation to achieve minimum ğ‘€ğ‘†ğ¸ for ğº2, ğº4 faulty at different error rates in Fig. 15.
Table 1
Comparison of ğ‘€ğ‘†ğ¸ with and without ReCo of the circuit in Fig. 13. ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘› represents minimum MSE.
Faulty gate(s)
MSE without ReCo
with ReCo (Single/Dual gate)
ğ‘†ğ¶ğ¶1
ğ‘†ğ¶ğ¶3
ğ‘†ğ¶ğ¶1, ğ‘†ğ¶ğ¶3
ğ‘†ğ¶ğ¶2, ğ‘†ğ¶ğ¶3
Error = 0.125
Gate 1
0.00042
ğ‘†ğ¶ğ¶ğ‘–
âˆ’0.36
âˆ’0.61
âˆ’0.19, âˆ’0.16
âˆ’0.26, 0.33
ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘›
0
0
0
0
Gate 4
0.00085
ğ‘†ğ¶ğ¶ğ‘–
âˆ’0.51
âˆ’0.45
âˆ’0.27, âˆ’0.23
âˆ’0.34, âˆ’0.38
ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘›
0
0
0
0
Gate 1, 4
0.002
ğ‘†ğ¶ğ¶ğ‘–
âˆ’1
âˆ’0.61
âˆ’0.4471, âˆ’0.4001
âˆ’0.51, âˆ’0.82
ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘›
0
0
0
0
Gate 1,4, 6
0.016
ğ‘†ğ¶ğ¶ğ‘–
âˆ’1
âˆ’1
âˆ’0.9,âˆ’0.9
âˆ’1,0
ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘›
0.0095
0
0
0.001
Error = 0.20
Gate 1
0.0011
ğ‘†ğ¶ğ¶ğ‘–
âˆ’0.717
âˆ’0.4896
âˆ’0.36,âˆ’0.27
âˆ’0.5,âˆ’0.49
ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘›
0
0
0
0
Gate 4
0.0022
ğ‘†ğ¶ğ¶ğ‘–
âˆ’1
âˆ’0.6385
âˆ’0.45,âˆ’0.41
âˆ’1,âˆ’0.1
ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘›
0
0
0
0
Gate 1, 4
0.0044
ğ‘†ğ¶ğ¶ğ‘–
âˆ’1
âˆ’0.8078
âˆ’0.546, âˆ’0.7
âˆ’0.524, âˆ’0.68
ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘›
0.0015
0
0
0
Gate 1,4, 6
0.0375
ğ‘†ğ¶ğ¶ğ‘–
âˆ’1
âˆ’1
âˆ’1,âˆ’1
âˆ’1, âˆ’0.15
ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘›
0.0314
0.0108
0
0.01
Error = 0.25
Gate 1
0.0017
ğ‘†ğ¶ğ¶ğ‘–
âˆ’1
âˆ’0.5813
âˆ’0.44, âˆ’0.38
âˆ’0.47,âˆ’0.83
ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘›
0.0114
0
0
0
Gate 4
0.0034
ğ‘†ğ¶ğ¶ğ‘–
âˆ’1
âˆ’0.743
âˆ’52,âˆ’0.55
âˆ’1,âˆ’0.1
ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘›
0.0004
0
0
0
Gate 1, 4
0.049
ğ‘†ğ¶ğ¶ğ‘–
âˆ’1
âˆ’0.8987
âˆ’1,âˆ’1
âˆ’1, âˆ’0.09
ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘›
0.036
0
0
0.0045
Gate 1,4, 6
0.1317
ğ‘†ğ¶ğ¶ğ‘–
âˆ’1
âˆ’1
âˆ’1,âˆ’1
âˆ’1,0
ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘›
0.041
0.023
0.01
0.02
Table 2
Comparison of ğ‘€ğ‘†ğ¸ with and without ReCo of the circuit in Fig. 15. ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘› represents minimum MSE.
Faulty gates
MSE
without ReCo
with ReCo (single or dual gate(s))
ğ‘†ğ¶ğ¶2
ğ‘†ğ¶ğ¶4
ğ‘†ğ¶ğ¶2, ğ‘†ğ¶ğ¶4
Error = 0.25
Gates 2,4
0.003
ğ‘†ğ¶ğ¶ğ‘–
âˆ’0.9
âˆ’0.33
âˆ’0.2,âˆ’0.4
ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘›
0.001
0
0
Error= 0.30
Gates 2,4
0.004
ğ‘†ğ¶ğ¶ğ‘–
âˆ’0.93
âˆ’0.87
âˆ’0.15,âˆ’1
ğ‘€ğ‘†ğ¸ğ‘šğ‘–ğ‘›
0.002
0
0
an XOR gate, ğ‘€ğ‘†ğ¸ can be reduced to 0, even if, ğº1, ğº4, ğº6 are faulty
at ğ‘ğ‘’ = 0.25.
The observed ğ‘€ğ‘†ğ¸ is greatly dependent on the nature of faulty
gates. If AND gate ğº4 is replaced in the circuit with an XOR gate,
the overall ğ‘€ğ‘†ğ¸ is reduced from 0.0375 to 0.02 when ğº1, ğº4, ğº6 are
faulty at ğ‘ğ‘’ = 0.20. This is because XOR is least susceptible to transient
errors. The location of faulty gates within the circuit has also an impact
on the overall ğ‘€ğ‘†ğ¸. A faulty gate distant from the periphery of the
primary input and closer to the output contributes to a larger MSE. As
for example, ğº1 faulty at an error rate ğ‘ğ‘’ = 0.2 gives ğ‘€ğ‘†ğ¸ as 0.0011,
whereas ğº6 faulty at the same error rate gives larger ğ‘€ğ‘†ğ¸ (0.0237).
This is because ğº6 is distant from the primary input side than ğº1. It
is also implicit from Fig. 1(c), (d) and Fig. 2(c), (d) that the initial
assumption of SCC also plays a significant role in determining the exact
operating point of SCC for a given circuit. In the current experimental
setup as in Fig. 15 the error rates up to 0.3 can be handled accurately
and this is determined by the number of faulty gates in the circuit
(â‰¤ 2) and location of faulty gates (closer to the input side) as shown
in Fig. 18(e). A block diagram illustrating the interdependence of these
parameters is shown in Fig. 17.
For complex circuits with multiple faulty gates, we have introduced
a priority-based selection scheme of SLEs showing promising results.
Array 15 (2022) 100219
15
S. Mitra et al.
Fig. 17. Factors influencing the polarity and the magnitude of the induced SCC.
In our investigation, the XOR gate is a prime component because of
its high correlation sensitivity. Assuming a priority-based strategy, the
bare minimum number of ReCo blocks needed to achieve a minimum
ğ‘€ğ‘†ğ¸ is found as ğ‘™ = 1. The only exception is ğº1, ğº4, ğº6 faulty at ğ‘ğ‘’ =
0.25, which requires two ReCo blocks to achieve minimum ğ‘€ğ‘†ğ¸. The
graphs of Fig. 19 are obtained with ğº1, ğº4, ğº6 faulty at different error
rates. The deviation in output from the actual value (without error)
using the proposed scheme is much less compared to the non-priority-
based approach. It has been found that this method can deal with
high error rates while using less hardware. Furthermore, the desired
value can be achieved with fewer iterations when using a priority-based
approach. The deviation graph with the priority-based (red) approach is
obtained with one ReCo block whereas the deviation with non-priority
based approach (gray) is obtained with two ReCo blocks to model
the output. The blue line represents to the observed error (without
ReCo). This demonstrates the efficacy of the proposed priority-based
approach in terms of hardware design. The efficacy of the proposed
method relies heavily on the presence of correlation sensitive logic
blocks in the circuit. If there are no correlation sensitive logic blocks in
the circuit the method fails drastically. Also, care needs must be taken
while placing the ReCo blocks at specific targets without which errors
could be propagated to non-erroneous output node.
As there is no standard benchmark stochastic circuit available in lit-
erature, we have implemented a complex matrix multiplication circuit
using stochastic logic blocks under the assumption that the erroneous
behaviour of the circuit is due to the cumulative error caused by the
12 constants and some of the gates being noisy due to the presence
of transient error. A comparison of ğ‘€ğ‘†ğ¸ using CEASE method in
the presence of only constant error [15] and the proposed method in
presence of both the constant error and transient error is shown in
Table 4. Due to presence of both the errors in the circuit the original
ğ‘€ğ‘†ğ¸ was bit higher in our case, but after correction using ğ‘…ğ‘’ğ¶ğ‘œ
method the ğ‘€ğ‘†ğ¸ can be lowered significantly, which shows that the
proposed method can potentially combat the effect of the duo.
In Table 3 estimates the number of ğ‘…ğ‘’ğ¶ğ‘œ blocks needed to minimize
the ğ‘€ğ‘†ğ¸ at a given error rate to indicate the efficiency of the proposed
method in making a trade-off between error metrics and overheads.
The cells marked in grey show the variations in ğ‘€ğ‘†ğ¸ at a particular
error rate. In cases, where it is not possible to achieve the lowest ğ‘€ğ‘†ğ¸
using a single block, a second block is inserted to observe the error-free
output. Increase in the number of ğ‘…ğ‘’ğ¶ğ‘œ blocks in the circuit increases
hardware overhead, which can be minimized by using a priority-based
approach. It is observed that even for very high degree of error rates
with multiple gates faulty, it is possible to bring down the ğ‘€ğ‘†ğ¸ within
a limit using only two ğ‘…ğ‘’ğ¶ğ‘œ blocks in the circuit.
7. Case study: Contrast enhancement in images
In order to demonstrate the practicality and efficacy, we have
implemented the proposed technique for contrast enhancement [31] to
images of a standard publicly available contrast enhancement dataset,
Algorithm 2: ReCo analysis for MISO Circuits
1: Input: ğ¶ğ¼ğ‘…ğ¶ğ‘ˆğ¼ğ‘‡ // Circuit with n number of inputs.
Output: ğ‘€ğ‘†ğ¸, ğ‘†ğ¶ğ¶ğ‘–
2: Variable Initialization:
ğ‘_ğ‘ğ‘Ÿğ‘Ÿ[ ] = {ğ‘‹ğ‘‚ğ‘…, ğ‘‚ğ‘…, ğ´ğ‘ğ·} //Priority Sequence
ğ¹_ğ‘”ğ‘ğ‘¡ğ‘’[ ] = {0} // number of faulty gates
ğ¼_ğ‘”ğ‘ğ‘¡ğ‘’[ ] = {ğ‘›ğ‘¢ğ‘šğ‘ğ‘’ğ‘Ÿ ğ‘œğ‘“ ğ‘–ğ‘›ğ‘ğ‘¢ğ‘¡ ğ‘”ğ‘ğ‘¡ğ‘’ğ‘ }
ğ¹ğ¶_ğ¼_ğ‘”ğ‘ğ‘¡ğ‘’[ ] = {0} // Input gates âˆˆ ğ¹_ğ‘”ğ‘ğ‘¡ğ‘’[ ]
ğ‘†_ğ¹ğ¶_ğ¼_ğ‘”ğ‘ğ‘¡ğ‘’[ ] = {0} // Sorted ğ¹ğ¶_ğ¼_ğ‘”ğ‘ğ‘¡ğ‘’[ ]
3: ğ¹_ğ‘”ğ‘ğ‘¡ğ‘’=FaultEvaluation(ğ¶ğ¼ğ‘…ğ¶ğ‘ˆğ¼ğ‘‡ )
// Identify faulty gates in the circuit
4: ğ¹ğ¶_ğ¼_ğ‘”ğ‘ğ‘¡ğ‘’=IsConnected(ğ¼_ğ‘”ğ‘ğ‘¡ğ‘’, ğ¹_ğ‘”ğ‘ğ‘¡ğ‘’)
5: ğ‘†_ğ¹ğ¶_ğ¼_ğ‘”ğ‘ğ‘¡ğ‘’=PrioritySort(ğ¹ğ¶_ğ¼_ğ‘”ğ‘ğ‘¡ğ‘’, ğ‘_ğ‘ğ‘Ÿğ‘Ÿğ‘Ÿ)
6: for ğ‘— = 1 to ğ‘— <= maxElement (ğ‘†_ğ¹ğ¶_ğ¼_ğ‘”ğ‘ğ‘¡ğ‘’) do
[ğ¿_ğ‘€ğ‘†ğ¸[ğ‘—], ğ‘†ğ¶ğ¶ğ‘–[ğ‘—]] = ReCo(ğ‘†_ğ¹ğ¶_ğ¼_ğ‘”ğ‘ğ‘¡ğ‘’[ğ‘—])
if (ğ¿_ğ‘€ğ‘†ğ¸[ğ‘—] <= ğ›¿) then
return ğ¿_ğ‘€ğ‘†ğ¸[ğ‘—], ğ‘†ğ¶ğ¶ğ‘–[ğ‘—]
end if
end for
7: [ğ‘†_ğ¿ğ‘”ğ‘ğ‘¡ğ‘’, ğ¿_ğ‘€ğ‘†ğ¸] = Sort(ğ¿_ğ‘€ğ‘†ğ¸) //Sort ğ‘€ğ‘†ğ¸ value along with their
gate number
8: for ğ‘— = 1 to ğ‘— <= maxElement(S_FC_I_gate) do
[ğ‘€ğ‘†ğ¸[ğ‘—], ğ‘†ğ¶ğ¶ğ‘–[ğ‘—]] = ğ‘ğ‘’ğ‘¤ğ‘…ğ‘’ğ‘ğ‘œ(ğ‘†_ğ¿_ğ‘”ğ‘ğ‘¡ğ‘’, ğ‘— + 1)
if (ğ‘€ğ‘†ğ¸[ğ‘—] <= ğ›¿) then
return ğ‘€ğ‘†ğ¸[ğ‘—], ğ‘†ğ¶ğ¶ğ‘–[ğ‘—]
end if
end for
9: return argminğ‘€ğ‘†ğ¸[ğ‘—] {ğ‘€ğ‘†ğ¸[ğ‘—] , ğ‘†ğ¶ğ¶ğ‘–[ğ‘—]}
Algorithm 3: ReCo analysis for MIMO Circuits
Input: ğ¶ğ¼ğ‘…ğ¶ğ‘ˆğ¼ğ‘‡ // Circuit with n number of inputs
Output: ğ‘€ğ‘†ğ¸, ğ‘†ğ¶ğ¶ğ‘–
Variable Initialization:
ğ‘_ğ‘ğ‘Ÿğ‘Ÿ[ ] = {ğ‘‹ğ‘‚ğ‘…, ğ‘‚ğ‘…, ğ´ğ‘ğ·} //Priority Sequence
ğ¹_ğ‘”ğ‘ğ‘¡ğ‘’[ ] = {0} // number of faulty gates
ğ‘†_ğ¹_ğ‘”ğ‘ğ‘¡ğ‘’[ ] = {0} // Sorted ğ¹_ğ‘”ğ‘ğ‘¡ğ‘’[ ]
ğ¹_ğ‘”ğ‘ğ‘¡ğ‘’=FaultEvaluation(ğ¶ğ¼ğ‘…ğ¶ğ‘ˆğ¼ğ‘‡ )
// Identify faulty gates in the circuit
ğ‘†_ğ¹_ğ‘”ğ‘ğ‘¡ğ‘’=PrioritySort(ğ¹_ğ‘”ğ‘ğ‘¡ğ‘’, ğ‘_ğ‘ğ‘Ÿğ‘Ÿğ‘Ÿ)
for ğ‘— = 1 to ğ‘— <= maxElement(S_F_gate) do
[ğ¿_ğ‘€ğ‘†ğ¸[ğ‘—], ğ‘†ğ¶ğ¶ğ‘–[ğ‘—]] = ReCo(ğ‘†_ğ¹_ğ‘”ğ‘ğ‘¡ğ‘’[ğ‘—])
if (ğ¿_ğ‘€ğ‘†ğ¸[ğ‘—] <= ğ›¿) then
return ğ¿_ğ‘€ğ‘†ğ¸[ğ‘—], ğ‘†ğ¶ğ¶ğ‘–[ğ‘—]
end if
end for
[ğ‘†_ğ¿ğ‘”ğ‘ğ‘¡ğ‘’, ğ¿_ğ‘€ğ‘†ğ¸] = Sort(ğ¿_ğ‘€ğ‘†ğ¸) //Sort ğ‘€ğ‘†ğ¸ value along with their gate
number
for ğ‘— = 1 to ğ‘— <= maxElement(S_F_gate) do
[ğ‘€ğ‘†ğ¸[ğ‘—], ğ‘†ğ¶ğ¶ğ‘–[ğ‘—]] = ğ‘ğ‘’ğ‘¤ğ‘…ğ‘’ğ‘ğ‘œ(ğ‘†_ğ¿_ğ‘”ğ‘ğ‘¡ğ‘’, ğ‘— + 1)
if (ğ‘€ğ‘†ğ¸[ğ‘—] <= ğ›¿) then
return ğ‘€ğ‘†ğ¸[ğ‘—], ğ‘†ğ¶ğ¶ğ‘–[ğ‘—]
end if
end for
return argminğ‘€ğ‘†ğ¸[ğ‘—] {ğ‘€ğ‘†ğ¸[ğ‘—] , ğ‘†ğ¶ğ¶ğ‘–[ğ‘—]}
CEED2016 [30] which contains 30 benchmark images. The output
contrast enhanced images after introducing error and its subsequent
revisal using the proposed methodology are shown in Fig. 20 using
two randomly selected images from the CEED2016 dataset. Differ-
ent evaluation metrics such as Multi Scale Structural Similarity Index
(MS-SSIM) [32], Entropy [33], Peak signal-to-noise ratio (PSNR) [34]
and Contrast-to-Noise Ratio (CNR) [34] are calculated on the entire
CEED2016 dataset to measure the similarity between the enhanced
images and the ground truth image using our methods. The results are
shown in Fig. 21. It is observed that all the metrics of the enhanced
images using the contrast stretching technique are improved after
the correction of errors. A priority-based strategy is utilized for this
Array 15 (2022) 100219
16
S. Mitra et al.
Fig. 18. Error minimization using dual ReCo analysis at different error rates when; (a), (b), (c) ğº4, ğº6 faulty and (d) ğº1, ğº4, ğº6 faulty in Fig. 13; (e) ğº2, ğº4 faulty in Fig. 15.
Fig. 19. Deviation in output of two correction approaches from the actual value (without error) of the circuit in Fig. 13.
Table 3
Minimization of ğ‘€ğ‘†ğ¸ using varying number ğ‘…ğ‘’ğ¶ğ‘œ blocks at different error rates.
SL#
PPPPPPPPP
Fault
Location
Fault
Rate
ğ‘ğ‘’ = 0.1
ğ‘ğ‘’ = 0.2
ğ‘ğ‘’ = 0.3
#ReCo
blocks(l)
Min.
MSE
# ReCo
blocks(l)
Min.
MSE
# ReCo
blocks(l)
Min.
MSE
1
G1
l=1
0
l=1
0
l=1
0
l=1
0.007
2
G1,G4
l=1
0
l=1
0
l=2
0
l=1
0.01
l=1
0.05
3
G1,G4,G6
l=1
0
l=2
0
l=2
0.027
purpose, where two SLEs are chosen to achieve an error-tolerant circuit
behaviour. From Fig. 21(a), it is observed that the MS-SSIM indices
using the proposed ReCo method are considerably higher compared
to the enhanced image with the error, indicating that the proposed
methodology provides faithful results even in transient error scenarios.
The entropy of the different images after image enhancement are
shown in Fig. 21(b). The figure shows the entropy of the images (after
correction) are close to the ground truth images compared to the images
Array 15 (2022) 100219
17
S. Mitra et al.
Fig. 20. Samples images of CEED2016 dataset [30] before and after Contrast Stretching operations along with ground truth. (a,e) Original images, (b,f) Ground truth images, (c,g)
Enhanced images with error, and (d,h) Corrected images using the proposed framework.
Fig. 21. Comparisons of different metrics calculated after Contrast Stretching operations on the images of CEED2016 dataset [30] with error and after the error correction using
the proposed methodology.
Table 4
Performance comparison on Complex Matrix Multiplication using CEASE [15] and
the proposed method.
Mean squared error
Matrix Multiplication
CEASE
(Constant error)
ReCo
(Constant error +
Transient error)
Original
8 Ã— 10âˆ’3
10.75 Ã— 10âˆ’3
After correction
2 Ã— 10âˆ’3
0.44 Ã— 10âˆ’3
obtained with error. The PSNR and CNR values of the images are also
shown in Fig. 21(c). The proposed method thus can be implemented
with lower hardware cost in various image processing applications.
8. Conclusion
Recent applications of stochastic computing involve noisy oper-
ating conditions leading to incorrect results at times. The source of
inaccuracy has been predominantly traced to transient errors. In this
work, we have progressively varied the transient error probabilities
for single gates and observed their effect on the ğ‘€ğ‘†ğ¸ of these gates.
Attempts are made to formulate the process within a mathematical
framework. The study on the the effect of varying correlation on the
ğ‘€ğ‘†ğ¸ was extended to realistic multi-level circuits where single or
multiple gates are subjected to transient errors. For such circuits, we
have modified the framework to minimize the overall ğ‘€ğ‘†ğ¸. Algorithm
2 introduces a priority-based approach of choosing ğ‘†ğ¿ğ¸ to reduce the
number of correlator circuits and to obtain the desired level of accuracy
quickly under noisy operating conditions. Inevitably, there are conflicts
in constraints in different applications, which are handled elegantly.
Algorithm 3 eliminates this issue for a MIMO circuit by introducing
correction blocks at fault specified nodes only. Both these algorithms
have been observed to handle noise and yield accurate results, even
at high transient error rates. In our future work, we will explore other
variants of these algorithms to achieve even better accuracy using lesser
number of ReCo blocks. Also, equivalent circuits can be developed with
a given set of conditions to ease the task of error minimization at a
lesser hardware cost.
CRediT authorship contribution statement
Shyamali Mitra: Conceptualized the whole idea, Implemented the
algorithms in the circuit level, Mathematical analysis of the proposed
method. Sayantan Banerjee: Comparison with other algorithms, Find-
ing algorithm complexity, Generated relevant graphs. Mrinal Kanti
Naskar: Reviewed the paper, Providing suggestions.
Array 15 (2022) 100219
18
S. Mitra et al.
Declaration of competing interest
The authors declare that they have no known competing finan-
cial interests or personal relationships that could have appeared to
influence the work reported in this paper.
References
[1] Gaines BR. Stochastic computing. In: Proceedings of the april 18-20, 1967, spring
joint computer conference. 1967, p. 149â€“56.
[2] Alaghi A, Hayes JP. Survey of stochastic computing. ACM Trans Embed Comput
Syst (TECS) 2013;12(2s):1â€“19.
[3] Najafi MH, Salehi ME. A fast fault-tolerant architecture for sauvola local image
thresholding algorithm using stochastic computing. IEEE Trans Very Large Scale
Integr (VLSI) Syst 2015;24(2):808â€“12.
[4] Li P, Lilja DJ. Using stochastic computing to implement digital image processing
algorithms. In: 2011 IEEE 29th international conference on computer design.
IEEE; 2011, p. 154â€“61.
[5] Alaghi A, Qian W, Hayes JP. The promise and challenge of stochastic computing.
IEEE Trans Comput-Aided Des Integr Circuits Syst 2017;37(8):1515â€“31.
[6] Nicolaidis M. Design for soft error mitigation. IEEE Trans Device Mater Reliab
2005;5(3):405â€“18.
[7] Xiao R, Chen C. Gate-level circuit reliability analysis: A survey. VLSI Des
2014;2014. http://dx.doi.org/10.1155/2014/529392.
[8] Vallero A, Savino A, Chatzidimitriou A, Kaliorakis M, Kooli M, Riera M,
et al. SyRA: Early system reliability analysis for cross-layer soft errors re-
silience in memory arrays of microprocessor systems. IEEE Trans Comput
2019;68(5):765â€“83. http://dx.doi.org/10.1109/TC.2018.2887225.
[9] Xu X, Ban T, Li Y. SPLM: A flexible and accurate reliability assessment model
for logic circuits. J Circuits Syst Comput 2019;28(02):1950032. http://dx.doi.
org/10.1142/S0218126619500324, arXiv:10.1142/S0218126619500324.
[10] Miskov-Zivanov N, Marculescu D. Multiple transient faults in combinational and
sequential circuits: A systematic approach. IEEE Trans Comput-Aided Des Integr
Circuits Syst 2010;29(10):1614â€“27.
[11] Miskov-Zivanov N, Marculescu D. A systematic approach to modeling and anal-
ysis of transient faults in logic circuits. In: 2009 10th international symposium
on quality electronic design. IEEE; 2009, p. 408â€“13.
[12] Miskov-Zivanov N, Marculescu D. MARS-C: modeling and reduction of soft errors
in combinational circuits. In: Proceedings of the 43rd annual design automation
conference. 2006, p. 767â€“72.
[13] Rajaraman R, Kim J, Vijaykrishnan N, Xie Y, Irwin MJ. SEAT-LA: A soft error
analysis tool for combinational logic. In: 19th international conference on VLSI
design held jointly with 5th international conference on embedded systems
design. IEEE; 2006, p. 1â€“4.
[14] Cai S, He B, Wang W, Liu P, Yu F, Yin L, et al. Soft error reliability evaluation
of nanoscale logic circuits in the presence of multiple transient faults. J Electron
Test 2020;36(4):469â€“83.
[15] Ting P, Hayes JP. Eliminating a hidden error source in stochastic circuits.
In: 2017 IEEE international symposium on defect and fault tolerance in VLSI
and nanotechnology systems. 2017, p. 1â€“6. http://dx.doi.org/10.1109/DFT.2017.
8244436.
[16] Krishnaswamy S, Viamontes GF, Markov IL, Hayes JP. Probabilistic transfer
matrices in symbolic reliability analysis of logic circuits. ACM Trans Des Autom
Electron Syst (TODAES) 2008;13(1):1â€“35.
[17] Alaghi A, Ting P, Lee VT, Hayes JP. Accuracy and correlation in stochastic
computing. In: Stochastic computing: techniques and applications. Springer;
2019, p. 77â€“102.
[18] Krishnaswamy S, Viamontes GF, Markov IL, Hayes JP. Accurate reliability
evaluation and enhancement via probabilistic transfer matrices. In: Design,
automation and test in europe. IEEE; 2005, p. 282â€“7.
[19] Anderson JH, Hara-Azumi Y, Yamashita S. Effect of LFSR seeding, scrambling
and feedback polynomial on stochastic computing accuracy. In: 2016 design,
automation & test in europe conference & exhibition. IEEE; 2016, p. 1550â€“5.
[20] Alaghi A, P. Hayes J. Exploiting correlation in stochastic circuit design. In: 2013
IEEE 31st international conference on computer design. IEEE; 2013, p. 39â€“46.
[21] Ahlgren P, Jarneving B, Rousseau R. Requirements for a cocitation similarity
measure, with special reference to Pearsonâ€™s correlation coefficient. J Am Soc
Inf Sci Technol 2003;54(6):550â€“60.
[22] Budhwani RK, Ragavan R, Sentieys O. Taking advantage of correlation in
stochastic computing. In: 2017 IEEE international symposium on circuits and
systems. IEEE; 2017, p. 1â€“4.
[23] Alaghi A, Hayes JP. On the functions realized by stochastic computing circuits.
In: Proceedings of the 25th edition on great lakes symposium on VLSI. 2015, p.
331â€“6.
[24] Kanoh T. Absolute value calculating circuit having a single adder. Google Patents;
1990, US Patent 4, 953, 115.
[25] Lee VT, Alaghi A, Ceze L. Correlation manipulating circuits for stochastic
computing. In: 2018 design, automation & test in europe conference & exhibition.
IEEE; 2018, p. 1417â€“22.
[26] Shivakumar P, Kistler M, Keckler SW, Burger D, Alvisi L. Modeling the effect of
technology trends on the soft error rate of combinational logic. In: Proceedings
international conference on dependable systems and networks. IEEE; 2002, p.
389â€“98.
[27] Alaghi A, Chan W-TJ, Hayes JP, Kahng AB, Li J. Trading accuracy for en-
ergy in stochastic circuit design. ACM J Emerg Technol Comput Syst (JETC)
2017;13(3):1â€“30.
[28] Chen T-H, Alaghi A, Hayes JP. Behavior of stochastic circuits under severe error
conditions. It-Inform Technol 2014;56(4):182â€“91.
[29] Chen T-H, Hayes JP. Analyzing and controlling accuracy in stochastic circuits.
In: 2014 IEEE 32nd international conference on computer design. IEEE; 2014,
p. 367â€“73.
[30] Qureshi MA, Sdiri B, Deriche M, Alaya-Cheikh F, Beghdadi A. Contrast enhance-
ment evaluation database (CEED2016), vol. 3. 2017, http://dx.doi.org/10.17632/
3hfzp6vwkm.3, URL https://data.mendeley.com/datasets/3hfzp6vwkm.
[31] Dhawan AP, Buelloni G, Gordon R. Enhancement of mammographic features
by optimal adaptive neighborhood image processing. IEEE Trans Med Imaging
1986;5(1):8â€“15. http://dx.doi.org/10.1109/tmi.1986.4307733.
[32] Wang Z, Simoncelli EP, Bovik AC. Multiscale structural similarity for image
quality assessment. In: The thrity-seventh asilomar conference on signals, systems
& computers, 2003, Vol. 2. 2003, p. 1398â€“402.
[33] Gonzalez RC, Woods R, Eddins SL. Digital image processing using MATLAB (R).
Upper Saddle River, NJ: Pearson; 2003.
[34] Welvaert M, Rosseel Y. On the definition of signal-to-noise ratio and contrast-to-
noise ratio for fMRI data. In: Yacoub E, editor. PLoS ONE 2013;8(11):e77089.
http://dx.doi.org/10.1371/journal.pone.0077089.
