Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jun 18 05:18:28 2019
| Host         : joseangelSSD-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file RS232dmaramtop_control_sets_placed.rpt
| Design       : RS232dmaramtop
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           12 |
| No           | No                    | Yes                    |              21 |            9 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |              92 |           24 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                               Enable Signal                                              |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+------------------+----------------+
|  bloqueDMA/DMA_RQ_reg_i_2_n_0                     |                                                                                                          |                                     |                1 |              1 |
|  bloqueDMA/Data_Read_reg_i_2_n_0                  |                                                                                                          |                                     |                1 |              1 |
|  bloqueRS232/Clock_generator/inst/clk_out1        |                                                                                                          |                                     |                1 |              1 |
|  bloqueDMA/FSM_sequential_estado_s_reg[3]_i_2_n_0 |                                                                                                          |                                     |                1 |              4 |
|  bloqueDMA/contents_ram_reg[17][7]_2[0]           |                                                                                                          |                                     |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG                              |                                                                                                          | bloqueRAM/contents_ram_reg[16][7]_0 |                1 |              4 |
|  bloqueRS232/Clock_generator/inst/clk_out1        | bloqueRS232/Receiver/data_count[3]_i_1_n_0                                                               | bloqueRAM/contents_ram_reg[16][7]_0 |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG                              | bloqueDMA/contents_ram_reg[0][7][0]                                                                      | bloqueRAM/contents_ram_reg[16][7]_0 |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG                              | bloqueDMA/contents_ram_reg[2][7][0]                                                                      | bloqueRAM/contents_ram_reg[16][7]_0 |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG                              | bloqueDMA/contents_ram_reg[1][7][0]                                                                      | bloqueRAM/contents_ram_reg[16][7]_0 |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG                              | bloqueDMA/contents_ram_reg[3][7][0]                                                                      | bloqueRAM/contents_ram_reg[16][7]_0 |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG                              | bloqueDMA/contents_ram_reg[4][7][0]                                                                      | bloqueRAM/contents_ram_reg[16][7]_0 |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG                              | bloqueDMA/contents_ram_reg[5][7][0]                                                                      | bloqueRAM/contents_ram_reg[16][7]_0 |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG                              | bloqueDMA/contents_ram_reg[6][7][0]                                                                      | bloqueRAM/contents_ram_reg[16][7]_0 |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG                              | bloqueDMA/contents_ram_reg[7][7][0]                                                                      | bloqueRAM/contents_ram_reg[16][7]_0 |                4 |              8 |
|  bloqueRS232/Clock_generator/inst/clk_out1        | bloqueRS232/Receiver/E[0]                                                                                |                                     |                1 |              8 |
|  bloqueRS232/Clock_generator/inst/clk_out1        | bloqueRS232/Receiver/Q_reg[7][0]                                                                         | bloqueRAM/contents_ram_reg[16][7]_0 |                1 |              8 |
|  bloqueRS232/Clock_generator/inst/clk_out1        | bloqueRS232/Transmitter/pulse_width[7]_i_1_n_0                                                           | bloqueRAM/contents_ram_reg[16][7]_0 |                2 |              8 |
|  bloqueRS232/Clock_generator/inst/clk_out1        | bloqueRS232/Transmitter/E[0]                                                                             | bloqueRAM/contents_ram_reg[16][7]_0 |                1 |              8 |
|  bloqueRS232/Clock_generator/inst/clk_out1        | bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | bloqueRAM/contents_ram_reg[16][7]_0 |                2 |              8 |
|  bloqueRS232/Clock_generator/inst/clk_out1        | bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | bloqueRAM/contents_ram_reg[16][7]_0 |                2 |              8 |
|  bloqueDMA/E[0]                                   |                                                                                                          |                                     |                3 |             10 |
|  bloqueDMA/contents_ram_reg[1][7]_0[0]            |                                                                                                          |                                     |                4 |             10 |
|  bloqueRS232/Clock_generator/inst/clk_out1        |                                                                                                          | bloqueRAM/contents_ram_reg[16][7]_0 |               10 |             21 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     4 |
| 8      |                    14 |
| 10     |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


