INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day10/MIPS-v3/MIPS-v3.srcs/sources_1/new/Main_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day10/MIPS-v3/MIPS-v3.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day10/MIPS-v3/MIPS-v3.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day10/MIPS-v3/MIPS-v3.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day10/MIPS-v3/MIPS-v3.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day10/MIPS-v3/MIPS-v3.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day10/MIPS-v3/MIPS-v3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/training/Day10/MIPS-v3/MIPS-v3.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
