<stg><name>Thresholding_Batch</name>


<trans_list>

<trans id="148" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds_8, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds_9, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds_10, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds_11, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds_1, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds_2, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecMemCore([64 x i17]* @threshs_m_thresholds_3, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecMemCore([64 x i18]* @threshs_m_thresholds_4, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecMemCore([64 x i18]* @threshs_m_thresholds_5, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecMemCore([64 x i18]* @threshs_m_thresholds_6, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecMemCore([64 x i18]* @threshs_m_thresholds_7, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecMemCore([64 x i18]* @threshs_m_thresholds_12, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecMemCore([64 x i18]* @threshs_m_thresholds_13, [1 x i8]* @p_str3, [14 x i8]* @p_str6, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %1

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %nf_assign = phi i32 [ 0, %0 ], [ %nf_1, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="nf_assign"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i16 [ 0, %0 ], [ %i, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln221 = icmp eq i16 %i_0, -15360

]]></Node>
<StgValue><ssdm name="icmp_ln221"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50176, i64 50176, i64 50176)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %i = add i16 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln221, label %2, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:2  %tmp_V_1 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="32">
<![CDATA[
hls_label_0:5  %zext_ln142 = zext i32 %nf_assign to i64

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:6  %threshs_m_thresholds_14 = getelementptr [64 x i18]* @threshs_m_thresholds_13, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_14"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="6">
<![CDATA[
hls_label_0:7  %threshs_m_thresholds_15 = load i18* %threshs_m_thresholds_14, align 8

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_15"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:11  %threshs_m_thresholds_16 = getelementptr [64 x i18]* @threshs_m_thresholds_12, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_16"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="6">
<![CDATA[
hls_label_0:12  %threshs_m_thresholds_17 = load i18* %threshs_m_thresholds_16, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_17"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:16  %threshs_m_thresholds_18 = getelementptr [64 x i18]* @threshs_m_thresholds_7, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_18"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="6">
<![CDATA[
hls_label_0:17  %threshs_m_thresholds_19 = load i18* %threshs_m_thresholds_18, align 8

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_19"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:21  %threshs_m_thresholds_20 = getelementptr [64 x i18]* @threshs_m_thresholds_6, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_20"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="6">
<![CDATA[
hls_label_0:22  %threshs_m_thresholds_21 = load i18* %threshs_m_thresholds_20, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_21"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:26  %threshs_m_thresholds_22 = getelementptr [64 x i18]* @threshs_m_thresholds_5, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_22"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="6">
<![CDATA[
hls_label_0:27  %threshs_m_thresholds_23 = load i18* %threshs_m_thresholds_22, align 8

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_23"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:31  %threshs_m_thresholds_24 = getelementptr [64 x i18]* @threshs_m_thresholds_4, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_24"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="6">
<![CDATA[
hls_label_0:32  %threshs_m_thresholds_25 = load i18* %threshs_m_thresholds_24, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_25"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:36  %threshs_m_thresholds_26 = getelementptr [64 x i17]* @threshs_m_thresholds_3, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_26"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:37  %threshs_m_thresholds_27 = load i17* %threshs_m_thresholds_26, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_27"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:41  %threshs_m_thresholds_28 = getelementptr [64 x i17]* @threshs_m_thresholds_2, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_28"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:42  %threshs_m_thresholds_29 = load i17* %threshs_m_thresholds_28, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_29"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:46  %threshs_m_thresholds_30 = getelementptr [64 x i17]* @threshs_m_thresholds_1, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_30"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:47  %threshs_m_thresholds_31 = load i17* %threshs_m_thresholds_30, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_31"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:51  %threshs_m_thresholds_32 = getelementptr [64 x i17]* @threshs_m_thresholds, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_32"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:52  %threshs_m_thresholds_33 = load i17* %threshs_m_thresholds_32, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_33"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:56  %threshs_m_thresholds_34 = getelementptr [64 x i17]* @threshs_m_thresholds_11, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_34"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:57  %threshs_m_thresholds_35 = load i17* %threshs_m_thresholds_34, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_35"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:61  %threshs_m_thresholds_36 = getelementptr [64 x i17]* @threshs_m_thresholds_10, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_36"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="2" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:62  %threshs_m_thresholds_37 = load i17* %threshs_m_thresholds_36, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_37"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:66  %threshs_m_thresholds_38 = getelementptr [64 x i17]* @threshs_m_thresholds_9, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_38"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:67  %threshs_m_thresholds_39 = load i17* %threshs_m_thresholds_38, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_39"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:71  %threshs_m_thresholds_40 = getelementptr [64 x i17]* @threshs_m_thresholds_8, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_40"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:72  %threshs_m_thresholds_41 = load i17* %threshs_m_thresholds_40, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_41"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:99  %nf = add i32 %nf_assign, 1

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:100  %icmp_ln235 = icmp eq i32 %nf, 64

]]></Node>
<StgValue><ssdm name="icmp_ln235"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_0:101  %nf_1 = select i1 %icmp_ln235, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="nf_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="16">
<![CDATA[
hls_label_0:3  %sext_ln68 = sext i16 %tmp_V_1 to i18

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:4  %sext_ln137 = sext i16 %tmp_V_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="6">
<![CDATA[
hls_label_0:7  %threshs_m_thresholds_15 = load i18* %threshs_m_thresholds_14, align 8

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_15"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0:8  %icmp_ln899 = icmp slt i18 %sext_ln68, %threshs_m_thresholds_15

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="6">
<![CDATA[
hls_label_0:12  %threshs_m_thresholds_17 = load i18* %threshs_m_thresholds_16, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_17"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0:13  %icmp_ln899_1 = icmp slt i18 %sext_ln68, %threshs_m_thresholds_17

]]></Node>
<StgValue><ssdm name="icmp_ln899_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="6">
<![CDATA[
hls_label_0:17  %threshs_m_thresholds_19 = load i18* %threshs_m_thresholds_18, align 8

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_19"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0:18  %icmp_ln899_2 = icmp slt i18 %sext_ln68, %threshs_m_thresholds_19

]]></Node>
<StgValue><ssdm name="icmp_ln899_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="6">
<![CDATA[
hls_label_0:22  %threshs_m_thresholds_21 = load i18* %threshs_m_thresholds_20, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_21"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0:23  %icmp_ln899_3 = icmp slt i18 %sext_ln68, %threshs_m_thresholds_21

]]></Node>
<StgValue><ssdm name="icmp_ln899_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="6">
<![CDATA[
hls_label_0:27  %threshs_m_thresholds_23 = load i18* %threshs_m_thresholds_22, align 8

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_23"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0:28  %icmp_ln899_4 = icmp slt i18 %sext_ln68, %threshs_m_thresholds_23

]]></Node>
<StgValue><ssdm name="icmp_ln899_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="6">
<![CDATA[
hls_label_0:32  %threshs_m_thresholds_25 = load i18* %threshs_m_thresholds_24, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_25"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0:33  %icmp_ln899_5 = icmp slt i18 %sext_ln68, %threshs_m_thresholds_25

]]></Node>
<StgValue><ssdm name="icmp_ln899_5"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:37  %threshs_m_thresholds_27 = load i17* %threshs_m_thresholds_26, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_27"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:38  %icmp_ln899_6 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_27

]]></Node>
<StgValue><ssdm name="icmp_ln899_6"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:42  %threshs_m_thresholds_29 = load i17* %threshs_m_thresholds_28, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_29"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:43  %icmp_ln899_7 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_29

]]></Node>
<StgValue><ssdm name="icmp_ln899_7"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:44  %xor_ln899_7 = xor i1 %icmp_ln899_7, true

]]></Node>
<StgValue><ssdm name="xor_ln899_7"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:45  %zext_ln142_7 = zext i1 %xor_ln899_7 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_7"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:47  %threshs_m_thresholds_31 = load i17* %threshs_m_thresholds_30, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_31"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:48  %icmp_ln899_8 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_31

]]></Node>
<StgValue><ssdm name="icmp_ln899_8"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:49  %xor_ln899_8 = xor i1 %icmp_ln899_8, true

]]></Node>
<StgValue><ssdm name="xor_ln899_8"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:50  %zext_ln142_8 = zext i1 %xor_ln899_8 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_8"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:52  %threshs_m_thresholds_33 = load i17* %threshs_m_thresholds_32, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_33"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:53  %icmp_ln899_9 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_33

]]></Node>
<StgValue><ssdm name="icmp_ln899_9"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:54  %xor_ln899_9 = xor i1 %icmp_ln899_9, true

]]></Node>
<StgValue><ssdm name="xor_ln899_9"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:55  %zext_ln142_9 = zext i1 %xor_ln899_9 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_9"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:57  %threshs_m_thresholds_35 = load i17* %threshs_m_thresholds_34, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_35"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:58  %icmp_ln899_10 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_35

]]></Node>
<StgValue><ssdm name="icmp_ln899_10"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:62  %threshs_m_thresholds_37 = load i17* %threshs_m_thresholds_36, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_37"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:63  %icmp_ln899_11 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_37

]]></Node>
<StgValue><ssdm name="icmp_ln899_11"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:67  %threshs_m_thresholds_39 = load i17* %threshs_m_thresholds_38, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_39"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:68  %icmp_ln899_12 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_39

]]></Node>
<StgValue><ssdm name="icmp_ln899_12"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>ROM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="6">
<![CDATA[
hls_label_0:72  %threshs_m_thresholds_41 = load i17* %threshs_m_thresholds_40, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_41"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:73  %icmp_ln899_13 = icmp slt i17 %sext_ln137, %threshs_m_thresholds_41

]]></Node>
<StgValue><ssdm name="icmp_ln899_13"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0:86  %add_ln700_6 = add i2 %zext_ln142_8, %zext_ln142_9

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0:87  %add_ln700_7 = add i2 %add_ln700_6, %zext_ln142_7

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln223"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:9  %xor_ln899 = xor i1 %icmp_ln899, true

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_0:10  %select_ln700 = select i1 %xor_ln899, i4 -6, i4 -7

]]></Node>
<StgValue><ssdm name="select_ln700"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:14  %xor_ln899_1 = xor i1 %icmp_ln899_1, true

]]></Node>
<StgValue><ssdm name="xor_ln899_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:15  %zext_ln142_1 = zext i1 %xor_ln899_1 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:19  %xor_ln899_2 = xor i1 %icmp_ln899_2, true

]]></Node>
<StgValue><ssdm name="xor_ln899_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:20  %zext_ln142_2 = zext i1 %xor_ln899_2 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:24  %xor_ln899_3 = xor i1 %icmp_ln899_3, true

]]></Node>
<StgValue><ssdm name="xor_ln899_3"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:25  %zext_ln142_3 = zext i1 %xor_ln899_3 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_3"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:29  %xor_ln899_4 = xor i1 %icmp_ln899_4, true

]]></Node>
<StgValue><ssdm name="xor_ln899_4"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:30  %zext_ln142_4 = zext i1 %xor_ln899_4 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_4"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:34  %xor_ln899_5 = xor i1 %icmp_ln899_5, true

]]></Node>
<StgValue><ssdm name="xor_ln899_5"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:35  %zext_ln142_5 = zext i1 %xor_ln899_5 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_5"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:39  %xor_ln899_6 = xor i1 %icmp_ln899_6, true

]]></Node>
<StgValue><ssdm name="xor_ln899_6"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:40  %zext_ln142_6 = zext i1 %xor_ln899_6 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_6"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:59  %xor_ln899_10 = xor i1 %icmp_ln899_10, true

]]></Node>
<StgValue><ssdm name="xor_ln899_10"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:60  %zext_ln142_10 = zext i1 %xor_ln899_10 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_10"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:64  %xor_ln899_11 = xor i1 %icmp_ln899_11, true

]]></Node>
<StgValue><ssdm name="xor_ln899_11"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:65  %zext_ln142_11 = zext i1 %xor_ln899_11 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_11"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:69  %xor_ln899_12 = xor i1 %icmp_ln899_12, true

]]></Node>
<StgValue><ssdm name="xor_ln899_12"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:70  %zext_ln142_12 = zext i1 %xor_ln899_12 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_12"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:74  %xor_ln899_13 = xor i1 %icmp_ln899_13, true

]]></Node>
<StgValue><ssdm name="xor_ln899_13"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="1">
<![CDATA[
hls_label_0:75  %zext_ln700 = zext i1 %xor_ln899_13 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0:76  %add_ln700 = add i2 %zext_ln142_1, %zext_ln142_2

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="4" op_0_bw="2">
<![CDATA[
hls_label_0:77  %zext_ln700_1 = zext i2 %add_ln700 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_0:78  %add_ln700_1 = add i4 %zext_ln700_1, %select_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0:79  %add_ln700_2 = add i2 %zext_ln142_3, %zext_ln142_4

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="2">
<![CDATA[
hls_label_0:80  %zext_ln700_2 = zext i2 %add_ln700_2 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0:81  %add_ln700_3 = add i2 %zext_ln142_5, %zext_ln142_6

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="2">
<![CDATA[
hls_label_0:82  %zext_ln700_3 = zext i2 %add_ln700_3 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_3"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_0:83  %add_ln700_4 = add i3 %zext_ln700_3, %zext_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="3">
<![CDATA[
hls_label_0:84  %zext_ln700_4 = zext i3 %add_ln700_4 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_4"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_0:85  %add_ln700_5 = add i4 %zext_ln700_4, %add_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="2">
<![CDATA[
hls_label_0:88  %zext_ln700_5 = zext i2 %add_ln700_7 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_5"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0:89  %add_ln700_8 = add i2 %zext_ln142_10, %zext_ln142_11

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="2">
<![CDATA[
hls_label_0:90  %zext_ln700_6 = zext i2 %add_ln700_8 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_6"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_0:91  %add_ln700_9 = add i2 %zext_ln142_12, %zext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="2">
<![CDATA[
hls_label_0:92  %zext_ln700_7 = zext i2 %add_ln700_9 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_7"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_0:93  %add_ln700_10 = add i3 %zext_ln700_7, %zext_ln700_6

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_0:94  %add_ln700_11 = add i3 %add_ln700_10, %zext_ln700_5

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="3">
<![CDATA[
hls_label_0:95  %zext_ln700_8 = zext i3 %add_ln700_11 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_8"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_0:96  %tmp_V = add i4 %zext_ln700_8, %add_ln700_5

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="4">
<![CDATA[
hls_label_0:97  %zext_ln182 = zext i4 %tmp_V to i8

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_0:98  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %out_V_V, i8 %zext_ln182)

]]></Node>
<StgValue><ssdm name="write_ln234"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:102  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln221" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:103  br label %1

]]></Node>
<StgValue><ssdm name="br_ln221"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln240"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
