// Seed: 4263195917
module module_0 (
    input tri1 id_0,
    input tri1 id_1
);
  assign id_3 = 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    output wand id_5,
    output tri id_6,
    input wand id_7,
    output uwire id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_7(
      id_4, id_3
  );
  assign module_0.id_3 = 0;
  wire id_8;
endmodule
