
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002346                       # Number of seconds simulated
sim_ticks                                  2345744500                       # Number of ticks simulated
final_tick                                 2345744500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 238736                       # Simulator instruction rate (inst/s)
host_op_rate                                   361885                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              112915545                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648080                       # Number of bytes of host memory used
host_seconds                                    20.77                       # Real time elapsed on the host
sim_insts                                     4959569                       # Number of instructions simulated
sim_ops                                       7517907                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           30656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           62592                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               93248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        30656                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          30656                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              479                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              978                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1457                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           13068772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           26683213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               39751985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      13068772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          13068772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          13068772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          26683213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              39751985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       479.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       978.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001100750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 3194                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1457                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1457                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   93248                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    93248                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                140                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                140                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                194                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  1                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                51                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                87                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               117                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                97                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2345661000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1457                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1187                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      210                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       49                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          393                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     232.712468                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    131.809444                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    273.082445                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           239     60.81%     60.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           38      9.67%     70.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           21      5.34%     75.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           11      2.80%     78.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           13      3.31%     81.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           51     12.98%     94.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      0.76%     95.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      0.51%     96.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           15      3.82%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           393                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        30656                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        62592                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 13068771.982626412064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 26683212.941562902182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          479                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          978                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     17839750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     59341500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37243.74                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     60676.38                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      49862500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 77181250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     7285000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      34222.72                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 52972.72                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         39.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      39.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.31                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.31                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1054                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  72.34                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1609925.19                       # Average gap between requests
system.mem_ctrl.pageHitRate                     72.34                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2199120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1153680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  7511280                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          180089520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              46650510                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               8595360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        558676950                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        364455360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          38288460                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1207620240                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             514.813203                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2221019750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      15006500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       76180000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF      46789750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    949128500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       33498000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1225141750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    678300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2891700                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               5955360                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                394080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         30133050                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          6619680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         540705780                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               595091385                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             253.689771                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2331427000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        706500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        3120000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2248339000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     17238250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       10248750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     66092000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  268166                       # Number of BP lookups
system.cpu.branchPred.condPredicted            268166                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4965                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               196354                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   29161                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 66                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          196354                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             196176                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              178                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          151                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1884313                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      303437                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            95                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            27                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      516168                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           161                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2345744500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4691490                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              32753                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5141256                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      268166                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             225337                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4629157                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   10146                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1393                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    516047                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   341                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4668489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.668847                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.696505                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   615372     13.18%     13.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   315240      6.75%     19.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3737877     80.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4668489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.057160                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.095868                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   235410                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                549609                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3621125                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                257272                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   5073                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                7675166                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 16537                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   5073                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   377416                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   24777                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2302                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3735249                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                523672                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7657621                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  8901                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    25                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  54751                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 257630                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  74805                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             8887                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            10281092                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              17193070                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12169586                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            686293                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10093581                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   187511                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    325955                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1901106                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              305124                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            306493                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              235                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7640399                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 242                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7574580                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             11510                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          122733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       176395                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            233                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4668489                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.622491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.652875                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              446423      9.56%      9.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              869552     18.63%     28.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3352514     71.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4668489                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       1      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  5108      1.07%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    250      0.05%      1.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     59      0.01%      1.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.00%      1.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   116      0.02%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.03%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 466002     97.91%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4289      0.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               615      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4236758     55.93%     55.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               391159      5.16%     61.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    41      0.00%     61.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              548655      7.24%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6093      0.08%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     68.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                9532      0.13%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           90000      1.19%     69.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            9300      0.12%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          90000      1.19%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1617836     21.36%     92.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              201124      2.66%     95.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          270071      3.57%     98.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         102727      1.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7574580                       # Type of FU issued
system.cpu.iq.rate                           1.614536                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      475967                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.062837                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18041498                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6609983                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6434630                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2263628                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1153416                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1124327                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6916696                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1133236                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           394569                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        32512                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2294                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3106                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   5073                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4837                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6912                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7640641                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1533                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1901106                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               305124                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 97                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5778                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             25                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3718                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1508                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 5226                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7562582                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1884309                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11998                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2187746                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   258887                       # Number of branches executed
system.cpu.iew.exec_stores                     303437                       # Number of stores executed
system.cpu.iew.exec_rate                     1.611979                       # Inst execution rate
system.cpu.iew.wb_sent                        7559804                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7558957                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5866658                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9315175                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.611206                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.629796                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          113490                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              5050                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4659465                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.613470                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.753834                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       771470     16.56%     16.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       258083      5.54%     22.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3629912     77.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4659465                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4959569                       # Number of instructions committed
system.cpu.commit.committedOps                7517907                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2170612                       # Number of memory references committed
system.cpu.commit.loads                       1868594                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     258206                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1118846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6781078                       # Number of committed integer instructions.
system.cpu.commit.function_calls                28023                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          105      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4210661     56.01%     56.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          390928      5.20%     61.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               39      0.00%     61.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         540010      7.18%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6070      0.08%     68.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     68.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           9514      0.13%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        90000      1.20%     69.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9300      0.12%     69.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        90000      1.20%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1598538     21.26%     92.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         199302      2.65%     95.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       270056      3.59%     98.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       102716      1.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7517907                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3629912                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      8660950                       # The number of ROB reads
system.cpu.rob.rob_writes                    15271824                       # The number of ROB writes
system.cpu.timesIdled                             257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4959569                       # Number of Instructions Simulated
system.cpu.committedOps                       7517907                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.945947                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.945947                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.057142                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.057142                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 12004788                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6366211                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    686030                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1021609                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1560522                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2753349                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2725936                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.723164                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1791361                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6626                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            270.353305                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.723164                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987200                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987200                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14339922                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14339922                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1483600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1483600                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       301135                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         301135                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1784735                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1784735                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1784735                       # number of overall hits
system.cpu.dcache.overall_hits::total         1784735                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6044                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6044                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          883                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         6927                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6927                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6927                       # number of overall misses
system.cpu.dcache.overall_misses::total          6927                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    128144000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    128144000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     99207000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     99207000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    227351000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    227351000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    227351000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    227351000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1489644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1489644                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       302018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       302018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1791662                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1791662                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1791662                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1791662                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004057                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004057                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002924                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002924                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003866                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003866                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003866                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003866                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21201.853077                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21201.853077                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 112352.208381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 112352.208381                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32820.990328                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32820.990328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32820.990328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32820.990328                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          167                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.750000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         6301                       # number of writebacks
system.cpu.dcache.writebacks::total              6301                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          299                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          299                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5745                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5745                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          881                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          881                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         6626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6626                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6626                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     74721000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     74721000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     98180500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     98180500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    172901500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    172901500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    172901500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    172901500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002917                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002917                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003698                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003698                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003698                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003698                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13006.266319                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13006.266319                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111442.111237                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111442.111237                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26094.400845                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26094.400845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26094.400845                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26094.400845                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6370                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.754379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              515905                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               491                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1050.723014                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.754379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995134                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          211                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4128867                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4128867                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       515414                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          515414                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       515414                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           515414                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       515414                       # number of overall hits
system.cpu.icache.overall_hits::total          515414                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          633                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           633                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          633                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            633                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          633                       # number of overall misses
system.cpu.icache.overall_misses::total           633                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52210500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52210500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     52210500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52210500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52210500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52210500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       516047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       516047                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       516047                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       516047                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       516047                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       516047                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001227                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001227                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001227                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001227                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001227                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001227                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82481.042654                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82481.042654                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82481.042654                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82481.042654                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82481.042654                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82481.042654                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           78                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           78                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          141                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          492                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          492                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          492                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          492                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41840000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41840000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41840000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41840000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41840000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41840000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000953                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000953                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000953                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000953                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000953                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000953                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85040.650407                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85040.650407                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85040.650407                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85040.650407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85040.650407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85040.650407                       # average overall mshr miss latency
system.cpu.icache.replacements                    235                       # number of replacements
system.l2bus.snoop_filter.tot_requests          13723                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         6605                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                6236                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          6301                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               319                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                881                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               881                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           6237                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1218                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        19622                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   20840                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        31424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       827328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   858752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                15                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               7133                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000561                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.023676                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     7129     99.94%     99.94% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.06%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 7133                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             19463500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1227500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            16565000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1213.213854                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13418                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1459                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.196710                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   426.552405                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   786.661449                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.208278                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.384112                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.592390                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1444                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1286                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               108811                       # Number of tag accesses
system.l2cache.tags.data_accesses              108811                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         6301                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         6301                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           11                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               11                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5637                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5647                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5648                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                5658                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5648                       # number of overall hits
system.l2cache.overall_hits::total               5658                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          870                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            870                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          482                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          108                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          590                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           482                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           978                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1460                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          482                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          978                       # number of overall misses
system.l2cache.overall_misses::total             1460                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     96749000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     96749000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     41002000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9725000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     50727000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     41002000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    106474000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    147476000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     41002000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    106474000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    147476000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         6301                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         6301                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          881                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          881                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          492                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         5745                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         6237                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          492                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         6626                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            7118                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          492                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         6626                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           7118                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.987514                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.987514                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.979675                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.018799                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.094597                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.979675                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.147600                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.205114                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.979675                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.147600                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.205114                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 111205.747126                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 111205.747126                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85066.390041                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 90046.296296                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85977.966102                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85066.390041                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 108869.120654                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 101010.958904                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85066.390041                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 108869.120654                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 101010.958904                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          870                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          870                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          482                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          108                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          590                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          482                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          978                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1460                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          482                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          978                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1460                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     95009000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     95009000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     40040000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9509000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     49549000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     40040000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    104518000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    144558000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     40040000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    104518000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    144558000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.987514                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.987514                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.979675                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.018799                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.094597                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.979675                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.147600                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.205114                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.979675                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.147600                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.205114                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 109205.747126                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 109205.747126                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83070.539419                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88046.296296                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83981.355932                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83070.539419                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 106869.120654                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 99012.328767                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83070.539419                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 106869.120654                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 99012.328767                       # average overall mshr miss latency
system.l2cache.replacements                        15                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1470                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           11                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 589                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                11                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                870                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               870                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            589                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2929                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        93376                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1459                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1459    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1459                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               735000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             3647500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1219.833652                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1459                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1457                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.001373                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   433.170952                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   786.662700                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.026439                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.048014                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.074453                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1457                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1300                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.088928                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                24801                       # Number of tag accesses
system.l3cache.tags.data_accesses               24801                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadSharedReq_hits::.cpu.inst            2                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst               2                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                   2                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst              2                       # number of overall hits
system.l3cache.overall_hits::total                  2                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          870                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            870                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          479                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          108                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          587                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           479                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           978                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1457                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          479                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          978                       # number of overall misses
system.l3cache.overall_misses::total             1457                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     87179000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     87179000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     35667000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8537000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     44204000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     35667000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     95716000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    131383000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     35667000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     95716000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    131383000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          870                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          870                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          481                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          108                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          589                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          481                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          978                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1459                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          481                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          978                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1459                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.995842                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.996604                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.995842                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.998629                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.995842                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.998629                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 100205.747126                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 100205.747126                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74461.377871                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 79046.296296                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75304.940375                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74461.377871                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 97869.120654                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 90173.644475                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74461.377871                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 97869.120654                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 90173.644475                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          870                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          870                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          479                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          108                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          587                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          479                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          978                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1457                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          479                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          978                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1457                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     85439000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     85439000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     34709000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8321000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     43030000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     34709000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     93760000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    128469000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     34709000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     93760000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    128469000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.995842                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.996604                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.995842                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.998629                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.995842                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.998629                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 98205.747126                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 98205.747126                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72461.377871                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77046.296296                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73304.940375                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72461.377871                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 95869.120654                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 88173.644475                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72461.377871                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 95869.120654                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 88173.644475                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1457                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2345744500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                587                       # Transaction distribution
system.membus.trans_dist::ReadExReq               870                       # Transaction distribution
system.membus.trans_dist::ReadExResp              870                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           587                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2914                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        93248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        93248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   93248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1457                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1457    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1457                       # Request fanout histogram
system.membus.reqLayer0.occupancy              728500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3935250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
