#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1149-ge3c22348)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fffde6608c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fffde65e1b0 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
 .timescale 0 0;
P_0x7fffde62eb00 .param/str "RAM_INIT_FILE" 0 3 54, "test1_ram.mem";
P_0x7fffde62eb40 .param/str "ROM_INIT_FILE" 0 3 53, "test1_rom.mem";
L_0x7fffde639bd0 .functor AND 1, v0x7fffde664a80_0, L_0x7fffde698e40, C4<1>, C4<1>;
v0x7fffde686150_0 .net *"_ivl_1", 23 0, L_0x7fffde698610;  1 drivers
v0x7fffde686250_0 .net *"_ivl_10", 9 0, L_0x7fffde698920;  1 drivers
L_0x7f60d6e800f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde686330_0 .net *"_ivl_13", 1 0, L_0x7f60d6e800f0;  1 drivers
L_0x7f60d6e80138 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fffde6863f0_0 .net *"_ivl_14", 31 0, L_0x7f60d6e80138;  1 drivers
v0x7fffde6864d0_0 .net *"_ivl_19", 23 0, L_0x7fffde698d10;  1 drivers
L_0x7f60d6e800a8 .functor BUFT 1, C4<101111111100000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde686600_0 .net/2u *"_ivl_2", 23 0, L_0x7f60d6e800a8;  1 drivers
L_0x7f60d6e80180 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde6866e0_0 .net/2u *"_ivl_20", 23 0, L_0x7f60d6e80180;  1 drivers
v0x7fffde6867c0_0 .net *"_ivl_22", 0 0, L_0x7fffde698e40;  1 drivers
v0x7fffde686880_0 .net *"_ivl_25", 0 0, L_0x7fffde639bd0;  1 drivers
v0x7fffde686940_0 .net *"_ivl_26", 31 0, L_0x7fffde699010;  1 drivers
v0x7fffde686a20_0 .net *"_ivl_29", 7 0, L_0x7fffde6990b0;  1 drivers
v0x7fffde686b00_0 .net *"_ivl_30", 9 0, L_0x7fffde6991b0;  1 drivers
L_0x7f60d6e801c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffde686be0_0 .net *"_ivl_33", 1 0, L_0x7f60d6e801c8;  1 drivers
L_0x7f60d6e80210 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fffde686cc0_0 .net *"_ivl_34", 31 0, L_0x7f60d6e80210;  1 drivers
v0x7fffde686da0_0 .net *"_ivl_4", 0 0, L_0x7fffde698740;  1 drivers
v0x7fffde686e60_0 .net *"_ivl_6", 31 0, L_0x7fffde6987e0;  1 drivers
v0x7fffde686f40_0 .net *"_ivl_9", 7 0, L_0x7fffde698880;  1 drivers
v0x7fffde687130_0 .net "active", 0 0, v0x7fffde685040_0;  1 drivers
v0x7fffde6871d0_0 .var "clk", 0 0;
v0x7fffde687270_0 .var "clk_enable", 0 0;
v0x7fffde687310_0 .net "data_address", 31 0, L_0x7fffde664b60;  1 drivers
v0x7fffde6873b0_0 .net "data_read", 0 0, v0x7fffde664a80_0;  1 drivers
v0x7fffde687450_0 .net "data_readdata", 31 0, L_0x7fffde6992f0;  1 drivers
v0x7fffde687540_0 .net "data_write", 0 0, v0x7fffde664c80_0;  1 drivers
v0x7fffde6875e0_0 .net "data_writedata", 31 0, L_0x7fffde6560b0;  1 drivers
v0x7fffde6876f0_0 .net "instr_address", 31 0, v0x7fffde67fb10_0;  1 drivers
v0x7fffde6877b0_0 .net "instr_readdata", 31 0, L_0x7fffde698b00;  1 drivers
v0x7fffde687870 .array "ram", 255 0, 31 0;
v0x7fffde687930_0 .net "register_v0", 31 0, v0x7fffde685c80_0;  1 drivers
v0x7fffde6879f0_0 .var "reset", 0 0;
v0x7fffde687a90 .array "rom", 255 0, 31 0;
E_0x7fffde5e4280 .event negedge, v0x7fffde67fbf0_0;
L_0x7fffde698610 .part v0x7fffde67fb10_0, 8, 24;
L_0x7fffde698740 .cmp/eq 24, L_0x7fffde698610, L_0x7f60d6e800a8;
L_0x7fffde6987e0 .array/port v0x7fffde687a90, L_0x7fffde698920;
L_0x7fffde698880 .part v0x7fffde67fb10_0, 0, 8;
L_0x7fffde698920 .concat [ 8 2 0 0], L_0x7fffde698880, L_0x7f60d6e800f0;
L_0x7fffde698b00 .functor MUXZ 32, L_0x7f60d6e80138, L_0x7fffde6987e0, L_0x7fffde698740, C4<>;
L_0x7fffde698d10 .part L_0x7fffde664b60, 8, 24;
L_0x7fffde698e40 .cmp/eq 24, L_0x7fffde698d10, L_0x7f60d6e80180;
L_0x7fffde699010 .array/port v0x7fffde687870, L_0x7fffde6991b0;
L_0x7fffde6990b0 .part L_0x7fffde664b60, 0, 8;
L_0x7fffde6991b0 .concat [ 8 2 0 0], L_0x7fffde6990b0, L_0x7f60d6e801c8;
L_0x7fffde6992f0 .functor MUXZ 32, L_0x7f60d6e80210, L_0x7fffde699010, L_0x7fffde639bd0, C4<>;
S_0x7fffde61df30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 58, 3 58 0, S_0x7fffde65e1b0;
 .timescale 0 0;
v0x7fffde61cfc0_0 .var/i "i", 31 0;
S_0x7fffde67dee0 .scope module, "dut" "mips_cpu_harvard" 3 26, 4 1 0, S_0x7fffde65e1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
v0x7fffde684b90_0 .net "ALUOp", 5 0, v0x7fffde664430_0;  1 drivers
v0x7fffde684c70_0 .net "ALUSrc", 0 0, v0x7fffde6646a0_0;  1 drivers
v0x7fffde684d30_0 .net "Branch", 0 0, v0x7fffde664880_0;  1 drivers
v0x7fffde684dd0_0 .net "MemtoReg", 0 0, v0x7fffde6561d0_0;  1 drivers
v0x7fffde684e70_0 .net "RegDst", 0 0, v0x7fffde67e990_0;  1 drivers
v0x7fffde684f10_0 .net "RegWrite", 0 0, v0x7fffde67ea50_0;  1 drivers
v0x7fffde685040_0 .var "active", 0 0;
v0x7fffde6850e0_0 .net "alu_immediate", 15 0, v0x7fffde67f000_0;  1 drivers
v0x7fffde685180_0 .net "clk", 0 0, v0x7fffde6871d0_0;  1 drivers
v0x7fffde685340_0 .net "clk_enable", 0 0, v0x7fffde687270_0;  1 drivers
v0x7fffde685400_0 .net "data_address", 31 0, L_0x7fffde664b60;  alias, 1 drivers
v0x7fffde6854c0_0 .net "data_read", 0 0, v0x7fffde664a80_0;  alias, 1 drivers
v0x7fffde685560_0 .net "data_readdata", 31 0, L_0x7fffde6992f0;  alias, 1 drivers
v0x7fffde685600_0 .net "data_write", 0 0, v0x7fffde664c80_0;  alias, 1 drivers
v0x7fffde6856a0_0 .net "data_writedata", 31 0, L_0x7fffde6560b0;  alias, 1 drivers
v0x7fffde685740_0 .net "func_code", 5 0, v0x7fffde67f100_0;  1 drivers
v0x7fffde685870_0 .net "instr_address", 31 0, v0x7fffde67fb10_0;  alias, 1 drivers
v0x7fffde685a40_0 .net "instr_readdata", 31 0, L_0x7fffde698b00;  alias, 1 drivers
v0x7fffde685b00_0 .net "rd", 4 0, v0x7fffde67f340_0;  1 drivers
v0x7fffde685bc0_0 .net "reg_read_data_0", 31 0, v0x7fffde682570_0;  1 drivers
v0x7fffde685c80_0 .var "register_v0", 31 0;
v0x7fffde685d60_0 .net "reset", 0 0, v0x7fffde6879f0_0;  1 drivers
v0x7fffde685e50_0 .net "rs", 4 0, v0x7fffde67f550_0;  1 drivers
v0x7fffde685f10_0 .net "rt", 4 0, v0x7fffde67f630_0;  1 drivers
S_0x7fffde67e1c0 .scope module, "controlpathblock" "controlpath" 4 30, 5 1 0, S_0x7fffde67dee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_read_data";
    .port_info 1 /INPUT 32 "reg_read_data_0";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 16 "alu_immediate";
    .port_info 4 /OUTPUT 5 "rs";
    .port_info 5 /OUTPUT 5 "rd";
    .port_info 6 /OUTPUT 5 "rt";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 1 "MemtoReg";
    .port_info 10 /OUTPUT 6 "ALUOp";
    .port_info 11 /OUTPUT 1 "ALUSrc";
    .port_info 12 /OUTPUT 1 "RegWrite";
    .port_info 13 /OUTPUT 32 "instr_read_addr";
    .port_info 14 /OUTPUT 6 "func_code";
    .port_info 15 /OUTPUT 1 "data_read";
    .port_info 16 /OUTPUT 1 "data_write";
v0x7fffde67fdc0_0 .net "ALUOp", 5 0, v0x7fffde664430_0;  alias, 1 drivers
v0x7fffde67fea0_0 .net "ALUSrc", 0 0, v0x7fffde6646a0_0;  alias, 1 drivers
v0x7fffde67ff70_0 .net "Branch", 0 0, v0x7fffde664880_0;  alias, 1 drivers
v0x7fffde680090_0 .net "MemtoReg", 0 0, v0x7fffde6561d0_0;  alias, 1 drivers
v0x7fffde680130_0 .net "RegDst", 0 0, v0x7fffde67e990_0;  alias, 1 drivers
v0x7fffde680220_0 .net "RegWrite", 0 0, v0x7fffde67ea50_0;  alias, 1 drivers
v0x7fffde6802f0_0 .net "alu_immediate", 15 0, v0x7fffde67f000_0;  alias, 1 drivers
v0x7fffde6803c0_0 .net "clk", 0 0, v0x7fffde6871d0_0;  alias, 1 drivers
v0x7fffde680490_0 .net "data_read", 0 0, v0x7fffde664a80_0;  alias, 1 drivers
v0x7fffde680560_0 .net "data_write", 0 0, v0x7fffde664c80_0;  alias, 1 drivers
v0x7fffde680630_0 .net "func_code", 5 0, v0x7fffde67f100_0;  alias, 1 drivers
v0x7fffde680700_0 .net "instr_read_addr", 31 0, v0x7fffde67fb10_0;  alias, 1 drivers
v0x7fffde6807d0_0 .net "instr_read_data", 31 0, L_0x7fffde698b00;  alias, 1 drivers
v0x7fffde6808a0_0 .net "instruction_opcode", 5 0, v0x7fffde67f1e0_0;  1 drivers
v0x7fffde680940_0 .net "instruction_word", 31 0, v0x7fffde67f280_0;  1 drivers
v0x7fffde6809e0_0 .net "rd", 4 0, v0x7fffde67f340_0;  alias, 1 drivers
v0x7fffde680ab0_0 .net "reg_read_data_0", 31 0, v0x7fffde682570_0;  alias, 1 drivers
v0x7fffde680b80_0 .net "rs", 4 0, v0x7fffde67f550_0;  alias, 1 drivers
v0x7fffde680c50_0 .net "rt", 4 0, v0x7fffde67f630_0;  alias, 1 drivers
S_0x7fffde67e4f0 .scope module, "controlblock" "control" 5 39, 6 1 0, S_0x7fffde67e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instruction_opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 6 "ALUOp";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
v0x7fffde664430_0 .var "ALUOp", 5 0;
v0x7fffde6646a0_0 .var "ALUSrc", 0 0;
v0x7fffde664880_0 .var "Branch", 0 0;
v0x7fffde664a80_0 .var "MemRead", 0 0;
v0x7fffde664c80_0 .var "MemWrite", 0 0;
v0x7fffde6561d0_0 .var "MemtoReg", 0 0;
v0x7fffde67e990_0 .var "RegDst", 0 0;
v0x7fffde67ea50_0 .var "RegWrite", 0 0;
v0x7fffde67eb10_0 .net "instruction_opcode", 5 0, v0x7fffde67f1e0_0;  alias, 1 drivers
E_0x7fffde5e4560 .event anyedge, v0x7fffde67eb10_0;
S_0x7fffde67ed10 .scope module, "irblock" "ir" 5 21, 7 1 0, S_0x7fffde67e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data";
    .port_info 1 /OUTPUT 6 "instruction_opcode";
    .port_info 2 /OUTPUT 32 "instruction_word";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 5 "rt";
    .port_info 6 /OUTPUT 16 "alu_immediate";
    .port_info 7 /OUTPUT 6 "func_code";
v0x7fffde67f000_0 .var "alu_immediate", 15 0;
v0x7fffde67f100_0 .var "func_code", 5 0;
v0x7fffde67f1e0_0 .var "instruction_opcode", 5 0;
v0x7fffde67f280_0 .var "instruction_word", 31 0;
v0x7fffde67f340_0 .var "rd", 4 0;
v0x7fffde67f470_0 .net "read_data", 31 0, L_0x7fffde698b00;  alias, 1 drivers
v0x7fffde67f550_0 .var "rs", 4 0;
v0x7fffde67f630_0 .var "rt", 4 0;
E_0x7fffde607800 .event anyedge, v0x7fffde67f470_0, v0x7fffde67f280_0;
S_0x7fffde67f860 .scope module, "pcblock" "pc" 5 32, 8 1 0, S_0x7fffde67e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "immediate";
    .port_info 1 /INPUT 32 "Rd";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 32 "addr";
v0x7fffde67fa10_0 .net "Rd", 31 0, v0x7fffde682570_0;  alias, 1 drivers
v0x7fffde67fb10_0 .var "addr", 31 0;
v0x7fffde67fbf0_0 .net "clk", 0 0, v0x7fffde6871d0_0;  alias, 1 drivers
v0x7fffde67fc90_0 .net "immediate", 0 0, v0x7fffde664880_0;  alias, 1 drivers
E_0x7fffde663ab0 .event posedge, v0x7fffde67fbf0_0;
S_0x7fffde680e40 .scope module, "datapathblock" "datapath" 4 51, 9 1 0, S_0x7fffde67dee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "MemtoReg";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 5 "rs";
    .port_info 7 /INPUT 5 "rt";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /INPUT 6 "func_code";
    .port_info 10 /INPUT 6 "ALUOp";
    .port_info 11 /INPUT 16 "alu_immediate";
    .port_info 12 /INPUT 32 "data_readdata";
    .port_info 13 /OUTPUT 32 "data_address";
    .port_info 14 /OUTPUT 32 "data_writedata";
    .port_info 15 /OUTPUT 32 "reg_read_data_0";
L_0x7fffde6628a0 .functor BUFZ 5, v0x7fffde67f550_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffde664960 .functor BUFZ 5, v0x7fffde67f630_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffde664b60 .functor BUFZ 32, v0x7fffde6816c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffde6560b0 .functor BUFZ 32, v0x7fffde682630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffde6830b0_0 .net "ALUOp", 5 0, v0x7fffde664430_0;  alias, 1 drivers
v0x7fffde683190_0 .net "ALUSrc", 0 0, v0x7fffde6646a0_0;  alias, 1 drivers
v0x7fffde683250_0 .net "MemtoReg", 0 0, v0x7fffde6561d0_0;  alias, 1 drivers
v0x7fffde683340_0 .net "RegDst", 0 0, v0x7fffde67e990_0;  alias, 1 drivers
v0x7fffde683430_0 .net "RegWrite", 0 0, v0x7fffde67ea50_0;  alias, 1 drivers
v0x7fffde683520_0 .net *"_ivl_10", 31 0, L_0x7fffde697fb0;  1 drivers
L_0x7f60d6e80060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffde6835c0_0 .net/2u *"_ivl_12", 15 0, L_0x7f60d6e80060;  1 drivers
v0x7fffde6836a0_0 .net *"_ivl_14", 31 0, L_0x7fffde698050;  1 drivers
v0x7fffde683780_0 .net *"_ivl_7", 0 0, L_0x7fffde687e70;  1 drivers
L_0x7f60d6e80018 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7fffde6838f0_0 .net/2u *"_ivl_8", 15 0, L_0x7f60d6e80018;  1 drivers
v0x7fffde6839d0_0 .net "alu_immediate", 15 0, v0x7fffde67f000_0;  alias, 1 drivers
v0x7fffde683a90_0 .net "alu_out", 31 0, v0x7fffde6816c0_0;  1 drivers
v0x7fffde683b50_0 .net "clk", 0 0, v0x7fffde6871d0_0;  alias, 1 drivers
v0x7fffde683bf0_0 .net "data_address", 31 0, L_0x7fffde664b60;  alias, 1 drivers
v0x7fffde683cb0_0 .net "data_readdata", 31 0, L_0x7fffde6992f0;  alias, 1 drivers
v0x7fffde683d90_0 .net "data_writedata", 31 0, L_0x7fffde6560b0;  alias, 1 drivers
v0x7fffde683e70_0 .net "func_code", 5 0, v0x7fffde67f100_0;  alias, 1 drivers
v0x7fffde684040_0 .net "op2", 31 0, L_0x7fffde698230;  1 drivers
v0x7fffde684100_0 .net "rd", 4 0, v0x7fffde67f340_0;  alias, 1 drivers
v0x7fffde6841f0_0 .net "reg_read_addr_0", 4 0, L_0x7fffde6628a0;  1 drivers
v0x7fffde6842b0_0 .net "reg_read_addr_1", 4 0, L_0x7fffde664960;  1 drivers
v0x7fffde684350_0 .net "reg_read_data_0", 31 0, v0x7fffde682570_0;  alias, 1 drivers
v0x7fffde6843f0_0 .net "reg_read_data_1", 31 0, v0x7fffde682630_0;  1 drivers
v0x7fffde6844b0_0 .net "reg_write_addr", 4 0, L_0x7fffde687c70;  1 drivers
v0x7fffde684550_0 .net "reg_write_data", 31 0, L_0x7fffde698490;  1 drivers
v0x7fffde6845f0_0 .net "reset", 0 0, v0x7fffde6879f0_0;  alias, 1 drivers
v0x7fffde684690_0 .net "rs", 4 0, v0x7fffde67f550_0;  alias, 1 drivers
v0x7fffde684730_0 .net "rt", 4 0, v0x7fffde67f630_0;  alias, 1 drivers
v0x7fffde684820_0 .net "sign_extended", 31 0, L_0x7fffde6980f0;  1 drivers
L_0x7fffde687c70 .functor MUXZ 5, v0x7fffde67f630_0, v0x7fffde67f340_0, v0x7fffde67e990_0, C4<>;
L_0x7fffde687e70 .part v0x7fffde67f000_0, 15, 1;
L_0x7fffde697fb0 .concat [ 16 16 0 0], v0x7fffde67f000_0, L_0x7f60d6e80018;
L_0x7fffde698050 .concat [ 16 16 0 0], v0x7fffde67f000_0, L_0x7f60d6e80060;
L_0x7fffde6980f0 .functor MUXZ 32, L_0x7fffde698050, L_0x7fffde697fb0, L_0x7fffde687e70, C4<>;
L_0x7fffde698230 .functor MUXZ 32, L_0x7fffde6980f0, v0x7fffde682630_0, v0x7fffde6646a0_0, C4<>;
L_0x7fffde698490 .functor MUXZ 32, v0x7fffde6816c0_0, L_0x7fffde6992f0, v0x7fffde6561d0_0, C4<>;
S_0x7fffde6811d0 .scope module, "alu_0" "alu" 9 40, 10 3 0, S_0x7fffde680e40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 6 "ALUOp";
    .port_info 3 /INPUT 6 "func_code";
    .port_info 4 /OUTPUT 32 "alu_out";
v0x7fffde6814b0_0 .net "ALUOp", 5 0, v0x7fffde664430_0;  alias, 1 drivers
v0x7fffde6815e0_0 .var "alu_control", 11 0;
v0x7fffde6816c0_0 .var "alu_out", 31 0;
v0x7fffde681780_0 .net "func_code", 5 0, v0x7fffde67f100_0;  alias, 1 drivers
v0x7fffde681890_0 .net "op1", 31 0, v0x7fffde682570_0;  alias, 1 drivers
v0x7fffde6819f0_0 .net "op2", 31 0, L_0x7fffde698230;  alias, 1 drivers
E_0x7fffde663b30 .event anyedge, v0x7fffde664430_0, v0x7fffde67f100_0, v0x7fffde67fa10_0, v0x7fffde6819f0_0;
S_0x7fffde681b70 .scope module, "regfile_0" "regfile" 9 25, 11 1 0, S_0x7fffde680e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "write_addr";
    .port_info 5 /INPUT 5 "read_addr_0";
    .port_info 6 /INPUT 5 "read_addr_1";
    .port_info 7 /OUTPUT 32 "read_data_0";
    .port_info 8 /OUTPUT 32 "read_data_1";
v0x7fffde6822c0_0 .net "clk", 0 0, v0x7fffde6871d0_0;  alias, 1 drivers
v0x7fffde6823d0_0 .net "read_addr_0", 4 0, L_0x7fffde6628a0;  alias, 1 drivers
v0x7fffde6824b0_0 .net "read_addr_1", 4 0, L_0x7fffde664960;  alias, 1 drivers
v0x7fffde682570_0 .var "read_data_0", 31 0;
v0x7fffde682630_0 .var "read_data_1", 31 0;
v0x7fffde682760 .array "regs", 0 31, 31 0;
v0x7fffde682c20_0 .net "reset", 0 0, v0x7fffde6879f0_0;  alias, 1 drivers
v0x7fffde682ce0_0 .net "wen", 0 0, v0x7fffde67ea50_0;  alias, 1 drivers
v0x7fffde682dd0_0 .net "write_addr", 4 0, L_0x7fffde687c70;  alias, 1 drivers
v0x7fffde682eb0_0 .net "write_data", 31 0, L_0x7fffde698490;  alias, 1 drivers
v0x7fffde682760_0 .array/port v0x7fffde682760, 0;
v0x7fffde682760_1 .array/port v0x7fffde682760, 1;
v0x7fffde682760_2 .array/port v0x7fffde682760, 2;
E_0x7fffde663b70/0 .event anyedge, v0x7fffde6823d0_0, v0x7fffde682760_0, v0x7fffde682760_1, v0x7fffde682760_2;
v0x7fffde682760_3 .array/port v0x7fffde682760, 3;
v0x7fffde682760_4 .array/port v0x7fffde682760, 4;
v0x7fffde682760_5 .array/port v0x7fffde682760, 5;
v0x7fffde682760_6 .array/port v0x7fffde682760, 6;
E_0x7fffde663b70/1 .event anyedge, v0x7fffde682760_3, v0x7fffde682760_4, v0x7fffde682760_5, v0x7fffde682760_6;
v0x7fffde682760_7 .array/port v0x7fffde682760, 7;
v0x7fffde682760_8 .array/port v0x7fffde682760, 8;
v0x7fffde682760_9 .array/port v0x7fffde682760, 9;
v0x7fffde682760_10 .array/port v0x7fffde682760, 10;
E_0x7fffde663b70/2 .event anyedge, v0x7fffde682760_7, v0x7fffde682760_8, v0x7fffde682760_9, v0x7fffde682760_10;
v0x7fffde682760_11 .array/port v0x7fffde682760, 11;
v0x7fffde682760_12 .array/port v0x7fffde682760, 12;
v0x7fffde682760_13 .array/port v0x7fffde682760, 13;
v0x7fffde682760_14 .array/port v0x7fffde682760, 14;
E_0x7fffde663b70/3 .event anyedge, v0x7fffde682760_11, v0x7fffde682760_12, v0x7fffde682760_13, v0x7fffde682760_14;
v0x7fffde682760_15 .array/port v0x7fffde682760, 15;
v0x7fffde682760_16 .array/port v0x7fffde682760, 16;
v0x7fffde682760_17 .array/port v0x7fffde682760, 17;
v0x7fffde682760_18 .array/port v0x7fffde682760, 18;
E_0x7fffde663b70/4 .event anyedge, v0x7fffde682760_15, v0x7fffde682760_16, v0x7fffde682760_17, v0x7fffde682760_18;
v0x7fffde682760_19 .array/port v0x7fffde682760, 19;
v0x7fffde682760_20 .array/port v0x7fffde682760, 20;
v0x7fffde682760_21 .array/port v0x7fffde682760, 21;
v0x7fffde682760_22 .array/port v0x7fffde682760, 22;
E_0x7fffde663b70/5 .event anyedge, v0x7fffde682760_19, v0x7fffde682760_20, v0x7fffde682760_21, v0x7fffde682760_22;
v0x7fffde682760_23 .array/port v0x7fffde682760, 23;
v0x7fffde682760_24 .array/port v0x7fffde682760, 24;
v0x7fffde682760_25 .array/port v0x7fffde682760, 25;
v0x7fffde682760_26 .array/port v0x7fffde682760, 26;
E_0x7fffde663b70/6 .event anyedge, v0x7fffde682760_23, v0x7fffde682760_24, v0x7fffde682760_25, v0x7fffde682760_26;
v0x7fffde682760_27 .array/port v0x7fffde682760, 27;
v0x7fffde682760_28 .array/port v0x7fffde682760, 28;
v0x7fffde682760_29 .array/port v0x7fffde682760, 29;
v0x7fffde682760_30 .array/port v0x7fffde682760, 30;
E_0x7fffde663b70/7 .event anyedge, v0x7fffde682760_27, v0x7fffde682760_28, v0x7fffde682760_29, v0x7fffde682760_30;
v0x7fffde682760_31 .array/port v0x7fffde682760, 31;
E_0x7fffde663b70/8 .event anyedge, v0x7fffde682760_31, v0x7fffde6824b0_0;
E_0x7fffde663b70 .event/or E_0x7fffde663b70/0, E_0x7fffde663b70/1, E_0x7fffde663b70/2, E_0x7fffde663b70/3, E_0x7fffde663b70/4, E_0x7fffde663b70/5, E_0x7fffde663b70/6, E_0x7fffde663b70/7, E_0x7fffde663b70/8;
S_0x7fffde681fc0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 11 13, 11 13 0, S_0x7fffde681b70;
 .timescale 0 0;
v0x7fffde6821c0_0 .var/i "i", 31 0;
    .scope S_0x7fffde67ed10;
T_0 ;
    %wait E_0x7fffde607800;
    %load/vec4 v0x7fffde67f470_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fffde67f1e0_0, 0, 6;
    %load/vec4 v0x7fffde67f470_0;
    %store/vec4 v0x7fffde67f280_0, 0, 32;
    %load/vec4 v0x7fffde67f280_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7fffde67f550_0, 0, 5;
    %load/vec4 v0x7fffde67f280_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7fffde67f630_0, 0, 5;
    %load/vec4 v0x7fffde67f280_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7fffde67f000_0, 0, 16;
    %load/vec4 v0x7fffde67f280_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7fffde67f100_0, 0, 6;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffde67f860;
T_1 ;
    %wait E_0x7fffde663ab0;
    %load/vec4 v0x7fffde67fc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffde67fa10_0;
    %assign/vec4 v0x7fffde67fb10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffde67fb10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fffde67fb10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffde67e4f0;
T_2 ;
Ewait_0 .event/or E_0x7fffde5e4560, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fffde67eb10_0;
    %store/vec4 v0x7fffde664430_0, 0, 6;
    %load/vec4 v0x7fffde67eb10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde67e990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde664880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde664a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde6561d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde664c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde6646a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde67ea50_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffde67eb10_0;
    %cmpi/e 2, 1, 6;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde67e990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde664880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde664a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde6561d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde664c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde6646a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde67ea50_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde67e990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde664880_0, 0, 1;
    %load/vec4 v0x7fffde67eb10_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde664a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde6561d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde664c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde6646a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde67ea50_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fffde67eb10_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde664a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde6561d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde664c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde6646a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde67ea50_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde664a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde6561d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde664c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffde6646a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde67ea50_0, 0, 1;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffde681b70;
T_3 ;
    %wait E_0x7fffde663ab0;
    %load/vec4 v0x7fffde682c20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %fork t_1, S_0x7fffde681fc0;
    %jmp t_0;
    .scope S_0x7fffde681fc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde6821c0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7fffde6821c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffde6821c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde682760, 0, 4;
    %load/vec4 v0x7fffde6821c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde6821c0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x7fffde681b70;
t_0 %join;
T_3.0 ;
    %load/vec4 v0x7fffde682ce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fffde682dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x7fffde682eb0_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %load/vec4 v0x7fffde682dd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fffde682760, 4, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffde681b70;
T_4 ;
Ewait_1 .event/or E_0x7fffde663b70, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7fffde6823d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x7fffde6823d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde682760, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x7fffde682570_0, 0, 32;
    %load/vec4 v0x7fffde6824b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x7fffde6824b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffde682760, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x7fffde682630_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffde6811d0;
T_5 ;
Ewait_2 .event/or E_0x7fffde663b30, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7fffde6814b0_0;
    %load/vec4 v0x7fffde681780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffde6815e0_0, 0, 12;
    %load/vec4 v0x7fffde6815e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %pushi/vec4 4095, 4095, 32;
    %store/vec4 v0x7fffde6816c0_0, 0, 32;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x7fffde681890_0;
    %load/vec4 v0x7fffde6819f0_0;
    %add;
    %store/vec4 v0x7fffde6816c0_0, 0, 32;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffde65e1b0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffde6871d0_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x7fffde6871d0_0;
    %nor/r;
    %store/vec4 v0x7fffde6871d0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$fatal", 32'sb00000000000000000000000000000010, "Simulation ended in 100 clock cycles" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fffde65e1b0;
T_7 ;
    %fork t_3, S_0x7fffde61df30;
    %jmp t_2;
    .scope S_0x7fffde61df30;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffde61cfc0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fffde61cfc0_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffde61cfc0_0;
    %store/vec4a v0x7fffde687a90, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffde61cfc0_0;
    %store/vec4a v0x7fffde687870, 4, 0;
    %load/vec4 v0x7fffde61cfc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffde61cfc0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x7fffde65e1b0;
t_2 %join;
    %vpi_call/w 3 64 "$display", "ROM : INIT : Loading RAM contents from %s", P_0x7fffde62eb00 {0 0 0};
    %vpi_call/w 3 65 "$readmemb", P_0x7fffde62eb40, v0x7fffde687a90 {0 0 0};
    %vpi_call/w 3 69 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7fffde62eb00 {0 0 0};
    %vpi_call/w 3 70 "$readmemh", P_0x7fffde62eb00, v0x7fffde687870 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fffde65e1b0;
T_8 ;
    %wait E_0x7fffde663ab0;
    %load/vec4 v0x7fffde687540_0;
    %load/vec4 v0x7fffde687310_0;
    %parti/s 24, 8, 5;
    %pushi/vec4 0, 0, 24;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffde6875e0_0;
    %load/vec4 v0x7fffde687310_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffde687870, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffde65e1b0;
T_9 ;
    %wait E_0x7fffde5e4280;
    %wait E_0x7fffde5e4280;
    %wait E_0x7fffde5e4280;
    %wait E_0x7fffde5e4280;
    %wait E_0x7fffde5e4280;
    %vpi_call/w 3 93 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_harvard_tb.v";
    "mips_cpu_harvard.v";
    "controlpath.v";
    "control.v";
    "ir.v";
    "pc.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
