#include "apic.h"

#include <sys/vmm.h>
#include <stddef.h>
#include <assert.h>
#include <stdio.h>

/*
 * IntelÂ®
 * 82093AA I/O ADVANCED
 * PROGRAMMABLE INTERRUPT
 * CONTROLLER (IOAPIC)
 */

#define IOAPIC_IOREGSEL 0x0
#define IOAPIC_IOWIN    0x4

#define IOAPIC_REG_ID     0x0
#define IOAPIC_REG_VER    0x1
#define IOAPIC_REG_ARB    0x2
#define IOAPIC_REG_REDTBL 0x10

#define IOAPIC_R_DST_MASK    (0xFFULL << 56)
#define IOAPIC_R_INT_MASK    (0x1     << 16)
#define IOAPIC_R_TRIG_MASK   (0x1     << 15)
#define IOAPIC_R_IRR_MASK    (0x1     << 14)
#define IOAPIC_R_INTPOL_MASK (0x1     << 13)
#define IOAPIC_R_DELIVS_MASK (0x1     << 12)
#define IOAPIC_R_DSTMOD_MASK (0x1     << 11)
#define IOAPIC_R_DELMOD_MASK (0x7     << 8)
#define IOAPIC_R_INTVEC_MASK (0xFF    << 0)

struct ioapic
{
	uint32_t volatile *data;
};

static struct ioapic g_ioapic0;
static struct ioapic *g_ioapics[1];
static int g_ioapics_nb;

void ioapic_enable_int(uint8_t id, uint8_t intid);

static uint32_t ioapic_rd(struct ioapic *ioapic, uint32_t reg)
{
	ioapic->data[IOAPIC_IOREGSEL] = reg;
	return ioapic->data[IOAPIC_IOWIN];
}

static void ioapic_wr(struct ioapic *ioapic, uint32_t reg, uint32_t v)
{
	ioapic->data[IOAPIC_IOREGSEL] = reg;
	ioapic->data[IOAPIC_IOWIN] = v;
}

void ioapic_init(uint8_t id)
{
	g_ioapics[0] = &g_ioapic0; /* XXX: don't hardcode */
	g_ioapics_nb = 1; /* XXX: don't hardcode */

	assert(id < g_ioapics_nb, "invalid ioapic id");
	struct ioapic *ioapic = g_ioapics[id];
	assert(ioapic, "ioapic is NULL");
	ioapic->data = vmap(0xFEC00000 + id * 0x100, 4096); /* XXX: use addr from ACPI */
#if 0
	printf("ioapic id: 0x%lx\n", ioapic_rd(ioapic, IOAPIC_REG_ID));
	printf("ioapic version: 0x%lx\n", ioapic_rd(ioapic, IOAPIC_REG_VER));
#endif
}

void ioapic_enable_irq(uint8_t id, enum isa_irq_id irqid)
{
	assert(id < g_ioapics_nb, "invalid ioapic id");
	struct ioapic *ioapic = g_ioapics[id];
	assert(ioapic, "ioapic is NULL");
	uint32_t reg_base = IOAPIC_REG_REDTBL + g_isa_irq[irqid] * 2;
	ioapic_wr(ioapic, reg_base + 0, g_isa_irq[irqid] + 32); /* XXX: set logical mode */
	ioapic_wr(ioapic, reg_base + 1, 0xFF << 24); /* XXX: set cpu mask ? */
}

void ioapic_disable_irq(uint8_t id, enum isa_irq_id irqid)
{
	assert(id < g_ioapics_nb, "invalid ioapic id");
	struct ioapic *ioapic = g_ioapics[id];
	assert(ioapic, "ioapic is NULL");
	uint32_t reg_base = IOAPIC_REG_REDTBL + g_isa_irq[irqid] * 2;
	ioapic_wr(ioapic, reg_base + 0, IOAPIC_R_INT_MASK);
	ioapic_wr(ioapic, reg_base + 1, 0);
}
