# **HDL_comparing**
    This is repository for comparing HDL (Hardware Description Languages).

## Quickstart:
For loading project with git program:

    $ git clone https://github.com/Dmitriy0111/HDL_comparing.git 
    $ cd HDL_comparing 
    $ git checkout HDL_comparing

Or download project from GitHub site <a href="https://github.com/Dmitriy0111/HDL_comparing">HDL_comparing</a>

## Examples:
| Example name          | Language      | Description                                                                                       |
| --------------------- | ------------- | ------------------------------------------------------------------------------------------------- |
| 00_simple_connect     | (SV,V,VHDL)   | - Consist simple connect input bus to output bus                                                  |
| 01_small_comb_logic   | (SV,V,VHDL)   | - Consist simple connect input bus to output bus with combination logic (or, and, xor, not, sum)  |
| 02_simple_reg         | (SV,V,VHDL)   | - Consist simple 8 bit register                                                                   |
| 03_param_reg          | (SV,V,VHDL)   | - Consist register with width parameter input/output data bus                                     |
| 04_simple_adder       | (SV,V,VHDL)   | - Consist simple adder with parameter input/output data bus width                                 |
| 05_pipe_adder         | (SV,V,VHDL)   | - Consist pipeline adder with four stages                                                         |
| 06_uart_transmitter   | (SV,V,VHDL)   | - Consist uart transmitter module                                                                 |

SV - SystemVerilog, V - Verilog
