

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Verilog &mdash;   documentation</title>
  

  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  

  

  
        <link rel="index" title="Index"
              href="../../genindex.html"/>
        <link rel="search" title="Search" href="../../search.html"/>
    <link rel="top" title="  documentation" href="../../index.html"/>
        <link rel="up" title="Tools" href="../index.html"/>
        <link rel="next" title="SSH" href="../ssh/ssh.html"/>
        <link rel="prev" title="Rst Slides" href="../ReST/template/slides.html"/> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">

  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> 
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../design/index.html">Design</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../compiler/index.html">compiler</a></li>
<li class="toctree-l2"><a class="reference internal" href="../yocto/adt-toolchain-install.html">Cross Compiler</a></li>
<li class="toctree-l2"><a class="reference internal" href="../yocto/yocto.html">Yocto Install</a></li>
<li class="toctree-l2"><a class="reference internal" href="../python/index.html">Python</a></li>
<li class="toctree-l2"><a class="reference internal" href="../GIT/index.html">Git Internals</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ReST/template/index.html">Restructured Text</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Verilog</a></li>
<li class="toctree-l2"><a class="reference internal" href="../ssh/ssh.html">SSH</a></li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="../../index.html"></a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../../index.html">Docs</a> &raquo;</li>
      
          <li><a href="../index.html">Tools</a> &raquo;</li>
      
    <li>Verilog</li>
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="../../_sources/tools/verilog/verilog.txt" rel="nofollow"> View page source</a>
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="verilog">
<h1>Verilog<a class="headerlink" href="#verilog" title="Permalink to this headline">¶</a></h1>
<div class="highlight-text"><div class="highlight"><pre><span></span>*.v : Verilog file
*.xco : configuration parameters for Xilinx CORE Generator IP GUI
*.ngc : XILINX-XDB 0.1 STUB 0.1 - debugger image.


fpgaDevice.inc
  ../src/fpgaDevice.v
  ../src/fpgaDevice_core.v
  &lt;&lt; Include all verilog files&gt;
</pre></div>
</div>
<div class="highlight-shell"><div class="highlight"><pre><span></span>sim/src/build.cfg : include fpgaDevice.inc
    +module fpgaDevice
      +rtl
      -f ../../../fpgaDevice/src/top/fpgaDevice.inc
      +gate
      -f ../../../fpgaDevice/syn/fpgaDevice_gate.inc

sim/work/csrc/vcs_rebuild :
vcs <span class="s1">&#39;-sverilog&#39;</span> <span class="s1">&#39;+lint=all,noPORTFRC,noVCDE&#39;</span> <span class="s1">&#39;-lca&#39;</span> <span class="s1">&#39;-C&#39;</span> <span class="s1">&#39;-V&#39;</span> <span class="s1">&#39;+vcs+lic+wait&#39;</span> <span class="s1">&#39;+v2k&#39;</span> <span class="s1">&#39;-notice&#39;</span> <span class="s1">&#39;-line&#39;</span> <span class="s1">&#39;-I&#39;</span> <span class="s1">&#39;-f&#39;</span> <span class="s1">&#39;../../src/top/fpgaDevice.inc&#39;</span> 2&gt;<span class="p">&amp;</span>1

sim/work/csrc/build_db:
vcs <span class="s1">&#39;-sverilog&#39;</span> <span class="s1">&#39;+lint=all,noPORTFRC,noVCDE&#39;</span> <span class="s1">&#39;-lca&#39;</span> <span class="s1">&#39;-C&#39;</span> <span class="s1">&#39;-V&#39;</span> <span class="s1">&#39;+vcs+lic+wait&#39;</span> <span class="s1">&#39;+v2k&#39;</span> <span class="s1">&#39;-notice&#39;</span> <span class="s1">&#39;-line&#39;</span> <span class="s1">&#39;-I&#39;</span> <span class="s1">&#39;-f&#39;</span> <span class="s1">&#39;../../src/top/fpgaDevice.inc&#39;</span>  -static_dbgen_only -daidir<span class="o">=</span><span class="nv">$1</span> 2&gt;<span class="p">&amp;</span>1
</pre></div>
</div>
<div class="section" id="verilog-code">
<h2>Verilog code<a class="headerlink" href="#verilog-code" title="Permalink to this headline">¶</a></h2>
<div class="highlight-verilog"><div class="highlight"><pre><span></span> <span class="k">module</span> <span class="n">fpgaDevice</span> <span class="p">(</span>

<span class="c1">//////////////////////////////////////</span>
<span class="c1">//// Input and Output wire bindings</span>
<span class="c1">/////////////////////////////////////</span>
    <span class="c1">// PCIE Bus</span>
    <span class="c1">//</span>
    <span class="k">input</span> <span class="kt">wire</span> <span class="no">PCIE_REFCLK_N</span><span class="p">,</span>    <span class="c1">//</span>
    <span class="k">input</span> <span class="kt">wire</span> <span class="no">PCIE_REFCLK_P</span><span class="p">,</span>    <span class="c1">//</span>
    <span class="k">input</span>   <span class="kt">wire</span> <span class="no">PCIE_RX_N</span><span class="p">,</span>           <span class="c1">//</span>
    <span class="k">input</span>   <span class="kt">wire</span> <span class="no">PCIE_RX_P</span><span class="p">,</span>           <span class="c1">//</span>
    <span class="k">output</span> <span class="kt">wire</span> <span class="no">PCIE_TX_N</span><span class="p">,</span>            <span class="c1">//</span>
    <span class="k">output</span> <span class="kt">wire</span> <span class="no">PCIE_TX_P</span><span class="p">,</span>            <span class="c1">//</span>

    <span class="c1">// I2C Temperature Sensors</span>
    <span class="c1">//</span>
    <span class="k">inout</span> <span class="kt">tri</span>       <span class="no">I2C_2_SCL</span><span class="p">,</span>                    <span class="c1">//</span>
    <span class="k">inout</span>   <span class="kt">tri</span> <span class="no">I2C_2_SDA</span><span class="p">,</span>                <span class="c1">//</span>
    <span class="k">input</span> <span class="kt">wire</span> <span class="no">TEMP_ALRM_L</span><span class="p">,</span>     <span class="c1">//</span>

<span class="c1">//////////////////////////////////////</span>
<span class="c1">//// On Pos and Neg Edge cycles of signals</span>
<span class="c1">//////////////////////////////////////</span>
    <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">core_clk</span><span class="p">)</span>

    <span class="k">if</span> <span class="p">(</span><span class="n">core_reset</span><span class="p">)</span> <span class="k">begin</span>
            <span class="n">lpc_reg_addr_pipe</span>       <span class="o">&lt;=</span> <span class="mh">16</span><span class="p">&#39;</span><span class="n">h</span> <span class="mh">0</span><span class="p">;</span>
            <span class="n">lpc_reg_dir_pipe</span>        <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">&#39;</span><span class="n">b</span> <span class="mh">0</span><span class="p">;</span>
            <span class="n">lpc_reg_mem_pipe</span>        <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">&#39;</span><span class="n">b</span> <span class="mh">0</span><span class="p">;</span>
            <span class="n">lpc_reg_req_pipe</span>        <span class="o">&lt;=</span> <span class="mh">2</span><span class="p">&#39;</span><span class="n">h</span> <span class="mh">0</span><span class="p">;</span>
            <span class="n">lpc_reg_wdata_pipe</span>      <span class="o">&lt;=</span> <span class="mh">8</span><span class="p">&#39;</span><span class="n">h</span> <span class="mh">0</span><span class="p">;</span>
        <span class="k">end</span>
        <span class="k">else</span> <span class="k">begin</span>
            <span class="n">lpc_reg_addr_pipe</span>       <span class="o">&lt;=</span> <span class="n">lpc_reg_addr</span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
            <span class="n">lpc_reg_dir_pipe</span>        <span class="o">&lt;=</span> <span class="n">lpc_reg_dir</span><span class="p">;</span>
            <span class="n">lpc_reg_mem_pipe</span>        <span class="o">&lt;=</span> <span class="n">lpc_reg_mem</span><span class="p">;</span>
            <span class="n">lpc_reg_req_pipe</span>        <span class="o">&lt;=</span> <span class="p">{</span><span class="n">lpc_reg_req_pipe</span><span class="p">[</span><span class="mh">0</span><span class="p">],</span> <span class="n">lpc_reg_req</span><span class="p">};</span>
            <span class="n">lpc_reg_wdata_pipe</span>      <span class="o">&lt;=</span> <span class="n">lpc_reg_wdata</span><span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">];</span>
        <span class="k">end</span>

    <span class="c1">/// ASSIGN SIGNAL</span>
    <span class="k">assign</span>  <span class="n">reg_req</span>         <span class="o">=</span> <span class="n">lpc_reg_req_pipe</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">~</span><span class="n">lpc_reg_req_pipe</span><span class="p">[</span><span class="mh">1</span><span class="p">],</span>

    <span class="c1">//// ON NEGATIVE EDGE</span>
    <span class="k">always</span> <span class="p">@(</span><span class="k">negedge</span> <span class="no">PWR_GOOD</span> <span class="k">or</span> <span class="k">posedge</span> <span class="n">lpc_reset_cause_pcie_wr</span><span class="p">)</span>

        <span class="k">if</span> <span class="p">(</span><span class="n">lpc_reset_cause_pcie_wr</span><span class="p">)</span>
            <span class="n">lpc_reset_cause_pcie</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">&#39;</span><span class="n">b</span> <span class="mh">0</span><span class="p">;</span>
        <span class="k">else</span>
            <span class="n">lpc_reset_cause_pcie</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span> <span class="o">&lt;=</span> <span class="n">pcie_arm</span><span class="p">;</span>


<span class="p">);</span>
</pre></div>
</div>
</div>
</div>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="../ssh/ssh.html" class="btn btn-neutral float-right" title="SSH" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="../ReST/template/slides.html" class="btn btn-neutral" title="Rst Slides" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright .

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/snide/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../',
            VERSION:'',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="../../_static/jquery.js"></script>
      <script type="text/javascript" src="../../_static/underscore.js"></script>
      <script type="text/javascript" src="../../_static/doctools.js"></script>
      <script type="text/javascript" src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>

  

  
  
    <script type="text/javascript" src="../../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
      });
  </script>
   

</body>
</html>