
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0



IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (1 3)  (313 530)  (313 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (1 11)  (313 538)  (313 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 1)  (347 529)  (347 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (347 531)  (347 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (16 9)  (346 537)  (346 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (17 9)  (401 537)  (401 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (6 14)  (414 543)  (414 543)  routing T_8_33.span4_vert_15 <X> T_8_33.lc_trk_g1_7
 (7 14)  (415 543)  (415 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (416 543)  (416 543)  routing T_8_33.span4_vert_15 <X> T_8_33.lc_trk_g1_7
 (8 15)  (416 542)  (416 542)  routing T_8_33.span4_vert_15 <X> T_8_33.lc_trk_g1_7


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (11 1)  (525 529)  (525 529)  routing T_10_33.span4_horz_l_12 <X> T_10_33.span4_vert_25
 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (14 6)  (528 535)  (528 535)  routing T_10_33.span4_horz_l_14 <X> T_10_33.span4_vert_13


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (16 10)  (550 539)  (550 539)  IOB_1 IO Functioning bit
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit
 (17 14)  (551 543)  (551 543)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0



IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (5 4)  (1053 532)  (1053 532)  routing T_20_33.span4_horz_r_13 <X> T_20_33.lc_trk_g0_5
 (7 4)  (1055 532)  (1055 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1056 532)  (1056 532)  routing T_20_33.span4_horz_r_13 <X> T_20_33.lc_trk_g0_5
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_6 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_6 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (4 6)  (1052 535)  (1052 535)  routing T_20_33.span4_vert_14 <X> T_20_33.lc_trk_g0_6
 (4 7)  (1052 534)  (1052 534)  routing T_20_33.span4_vert_14 <X> T_20_33.lc_trk_g0_6
 (6 7)  (1054 534)  (1054 534)  routing T_20_33.span4_vert_14 <X> T_20_33.lc_trk_g0_6
 (7 7)  (1055 534)  (1055 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_14 lc_trk_g0_6
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_5 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (11 2)  (1123 531)  (1123 531)  routing T_21_33.span4_vert_7 <X> T_21_33.span4_horz_l_13
 (12 2)  (1124 531)  (1124 531)  routing T_21_33.span4_vert_7 <X> T_21_33.span4_horz_l_13
 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (17 4)  (1311 532)  (1311 532)  IOB_0 IO Functioning bit
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0



IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (4 10)  (1364 539)  (1364 539)  routing T_26_33.span4_vert_10 <X> T_26_33.lc_trk_g1_2
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_2 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (4 11)  (1364 538)  (1364 538)  routing T_26_33.span4_vert_10 <X> T_26_33.lc_trk_g1_2
 (6 11)  (1366 538)  (1366 538)  routing T_26_33.span4_vert_10 <X> T_26_33.lc_trk_g1_2
 (7 11)  (1367 538)  (1367 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g1_2 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (4 2)  (1418 531)  (1418 531)  routing T_27_33.span4_vert_34 <X> T_27_33.lc_trk_g0_2
 (5 3)  (1419 530)  (1419 530)  routing T_27_33.span4_vert_34 <X> T_27_33.lc_trk_g0_2
 (6 3)  (1420 530)  (1420 530)  routing T_27_33.span4_vert_34 <X> T_27_33.lc_trk_g0_2
 (7 3)  (1421 530)  (1421 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_2 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (5 8)  (1473 536)  (1473 536)  routing T_28_33.span4_vert_25 <X> T_28_33.lc_trk_g1_1
 (6 8)  (1474 536)  (1474 536)  routing T_28_33.span4_vert_25 <X> T_28_33.lc_trk_g1_1
 (7 8)  (1475 536)  (1475 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_25 lc_trk_g1_1
 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (4 9)  (1472 537)  (1472 537)  routing T_28_33.span12_vert_16 <X> T_28_33.lc_trk_g1_0
 (6 9)  (1474 537)  (1474 537)  routing T_28_33.span12_vert_16 <X> T_28_33.lc_trk_g1_0
 (7 9)  (1475 537)  (1475 537)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_16 lc_trk_g1_0
 (8 9)  (1476 537)  (1476 537)  routing T_28_33.span4_vert_25 <X> T_28_33.lc_trk_g1_1
 (11 10)  (1489 539)  (1489 539)  routing T_28_33.lc_trk_g1_1 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_0 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0



IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0



IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0



IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_21_32

 (19 7)  (1109 519)  (1109 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


LogicTile_10_31

 (4 12)  (496 508)  (496 508)  routing T_10_31.sp4_v_t_36 <X> T_10_31.sp4_v_b_9
 (6 12)  (498 508)  (498 508)  routing T_10_31.sp4_v_t_36 <X> T_10_31.sp4_v_b_9


LogicTile_12_31

 (3 4)  (603 500)  (603 500)  routing T_12_31.sp12_v_b_0 <X> T_12_31.sp12_h_r_0
 (3 5)  (603 501)  (603 501)  routing T_12_31.sp12_v_b_0 <X> T_12_31.sp12_h_r_0


LogicTile_20_31

 (2 8)  (1038 504)  (1038 504)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_23_31

 (11 5)  (1209 501)  (1209 501)  routing T_23_31.sp4_h_l_44 <X> T_23_31.sp4_h_r_5
 (13 5)  (1211 501)  (1211 501)  routing T_23_31.sp4_h_l_44 <X> T_23_31.sp4_h_r_5


LogicTile_24_31

 (12 8)  (1264 504)  (1264 504)  routing T_24_31.sp4_v_b_2 <X> T_24_31.sp4_h_r_8
 (11 9)  (1263 505)  (1263 505)  routing T_24_31.sp4_v_b_2 <X> T_24_31.sp4_h_r_8
 (13 9)  (1265 505)  (1265 505)  routing T_24_31.sp4_v_b_2 <X> T_24_31.sp4_h_r_8


LogicTile_27_31

 (10 15)  (1412 511)  (1412 511)  routing T_27_31.sp4_h_l_40 <X> T_27_31.sp4_v_t_47


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0
 (10 3)  (1466 499)  (1466 499)  routing T_28_31.sp4_h_l_45 <X> T_28_31.sp4_v_t_36


IO_Tile_33_31

 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_2_30

 (19 15)  (91 495)  (91 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_30

 (4 12)  (238 492)  (238 492)  routing T_5_30.sp4_h_l_38 <X> T_5_30.sp4_v_b_9
 (6 12)  (240 492)  (240 492)  routing T_5_30.sp4_h_l_38 <X> T_5_30.sp4_v_b_9
 (5 13)  (239 493)  (239 493)  routing T_5_30.sp4_h_l_38 <X> T_5_30.sp4_v_b_9


LogicTile_6_30

 (3 12)  (291 492)  (291 492)  routing T_6_30.sp12_v_b_1 <X> T_6_30.sp12_h_r_1
 (3 13)  (291 493)  (291 493)  routing T_6_30.sp12_v_b_1 <X> T_6_30.sp12_h_r_1


RAM_Tile_8_30

 (13 2)  (409 482)  (409 482)  routing T_8_30.sp4_h_r_2 <X> T_8_30.sp4_v_t_39
 (12 3)  (408 483)  (408 483)  routing T_8_30.sp4_h_r_2 <X> T_8_30.sp4_v_t_39


LogicTile_9_30

 (19 14)  (457 494)  (457 494)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_10_30

 (11 8)  (503 488)  (503 488)  routing T_10_30.sp4_v_t_37 <X> T_10_30.sp4_v_b_8
 (13 8)  (505 488)  (505 488)  routing T_10_30.sp4_v_t_37 <X> T_10_30.sp4_v_b_8


LogicTile_16_30

 (5 4)  (821 484)  (821 484)  routing T_16_30.sp4_v_b_9 <X> T_16_30.sp4_h_r_3
 (4 5)  (820 485)  (820 485)  routing T_16_30.sp4_v_b_9 <X> T_16_30.sp4_h_r_3
 (6 5)  (822 485)  (822 485)  routing T_16_30.sp4_v_b_9 <X> T_16_30.sp4_h_r_3


LogicTile_20_30

 (5 7)  (1041 487)  (1041 487)  routing T_20_30.sp4_h_l_38 <X> T_20_30.sp4_v_t_38


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0



IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_11_29

 (3 4)  (549 468)  (549 468)  routing T_11_29.sp12_v_b_0 <X> T_11_29.sp12_h_r_0
 (3 5)  (549 469)  (549 469)  routing T_11_29.sp12_v_b_0 <X> T_11_29.sp12_h_r_0


LogicTile_19_29

 (2 8)  (984 472)  (984 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_29

 (11 5)  (1155 469)  (1155 469)  routing T_22_29.sp4_h_l_44 <X> T_22_29.sp4_h_r_5
 (13 5)  (1157 469)  (1157 469)  routing T_22_29.sp4_h_l_44 <X> T_22_29.sp4_h_r_5


LogicTile_26_29

 (10 15)  (1358 479)  (1358 479)  routing T_26_29.sp4_h_l_40 <X> T_26_29.sp4_v_t_47


LogicTile_28_29

 (3 6)  (1459 470)  (1459 470)  routing T_28_29.sp12_v_b_0 <X> T_28_29.sp12_v_t_23


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0



IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 456)  (1 456)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 457)  (1 457)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_2_28

 (3 1)  (75 449)  (75 449)  routing T_2_28.sp12_h_l_23 <X> T_2_28.sp12_v_b_0
 (2 4)  (74 452)  (74 452)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_5_28

 (8 9)  (242 457)  (242 457)  routing T_5_28.sp4_h_l_42 <X> T_5_28.sp4_v_b_7
 (9 9)  (243 457)  (243 457)  routing T_5_28.sp4_h_l_42 <X> T_5_28.sp4_v_b_7


RAM_Tile_8_28

 (2 12)  (398 460)  (398 460)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_10_28

 (3 1)  (495 449)  (495 449)  routing T_10_28.sp12_h_l_23 <X> T_10_28.sp12_v_b_0


LogicTile_11_28

 (13 12)  (559 460)  (559 460)  routing T_11_28.sp4_h_l_46 <X> T_11_28.sp4_v_b_11
 (12 13)  (558 461)  (558 461)  routing T_11_28.sp4_h_l_46 <X> T_11_28.sp4_v_b_11


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0



IO_Tile_0_27

 (2 1)  (15 433)  (15 433)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (1 8)  (16 440)  (16 440)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_2_27

 (11 0)  (83 432)  (83 432)  routing T_2_27.sp4_h_l_45 <X> T_2_27.sp4_v_b_2
 (13 0)  (85 432)  (85 432)  routing T_2_27.sp4_h_l_45 <X> T_2_27.sp4_v_b_2
 (12 1)  (84 433)  (84 433)  routing T_2_27.sp4_h_l_45 <X> T_2_27.sp4_v_b_2
 (8 5)  (80 437)  (80 437)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_4
 (9 5)  (81 437)  (81 437)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_4


RAM_Tile_8_27

 (3 0)  (399 432)  (399 432)  routing T_8_27.sp12_v_t_23 <X> T_8_27.sp12_v_b_0


LogicTile_10_27

 (6 0)  (498 432)  (498 432)  routing T_10_27.sp4_v_t_44 <X> T_10_27.sp4_v_b_0
 (5 1)  (497 433)  (497 433)  routing T_10_27.sp4_v_t_44 <X> T_10_27.sp4_v_b_0


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_v_b_0


LogicTile_24_27

 (11 2)  (1263 434)  (1263 434)  routing T_24_27.sp4_v_b_6 <X> T_24_27.sp4_v_t_39
 (13 2)  (1265 434)  (1265 434)  routing T_24_27.sp4_v_b_6 <X> T_24_27.sp4_v_t_39


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0



IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_5_26

 (6 0)  (240 416)  (240 416)  routing T_5_26.sp4_v_t_44 <X> T_5_26.sp4_v_b_0
 (5 1)  (239 417)  (239 417)  routing T_5_26.sp4_v_t_44 <X> T_5_26.sp4_v_b_0


LogicTile_10_26

 (11 12)  (503 428)  (503 428)  routing T_10_26.sp4_v_t_45 <X> T_10_26.sp4_v_b_11
 (12 13)  (504 429)  (504 429)  routing T_10_26.sp4_v_t_45 <X> T_10_26.sp4_v_b_11


LogicTile_16_26

 (4 14)  (820 430)  (820 430)  routing T_16_26.sp4_v_b_1 <X> T_16_26.sp4_v_t_44
 (6 14)  (822 430)  (822 430)  routing T_16_26.sp4_v_b_1 <X> T_16_26.sp4_v_t_44


LogicTile_21_26

 (3 14)  (1093 430)  (1093 430)  routing T_21_26.sp12_v_b_1 <X> T_21_26.sp12_v_t_22


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (0 3)  (17 403)  (17 403)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25

 (12 8)  (30 408)  (30 408)  routing T_1_25.sp4_h_l_40 <X> T_1_25.sp4_h_r_8
 (13 9)  (31 409)  (31 409)  routing T_1_25.sp4_h_l_40 <X> T_1_25.sp4_h_r_8


LogicTile_2_25

 (2 0)  (74 400)  (74 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (11 0)  (245 400)  (245 400)  routing T_5_25.sp4_h_l_45 <X> T_5_25.sp4_v_b_2
 (13 0)  (247 400)  (247 400)  routing T_5_25.sp4_h_l_45 <X> T_5_25.sp4_v_b_2
 (12 1)  (246 401)  (246 401)  routing T_5_25.sp4_h_l_45 <X> T_5_25.sp4_v_b_2
 (13 4)  (247 404)  (247 404)  routing T_5_25.sp4_h_l_40 <X> T_5_25.sp4_v_b_5
 (12 5)  (246 405)  (246 405)  routing T_5_25.sp4_h_l_40 <X> T_5_25.sp4_v_b_5


LogicTile_6_25



LogicTile_7_25

 (3 4)  (345 404)  (345 404)  routing T_7_25.sp12_v_t_23 <X> T_7_25.sp12_h_r_0


RAM_Tile_8_25



LogicTile_9_25

 (19 15)  (457 415)  (457 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_25

 (19 2)  (511 402)  (511 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_11_25



LogicTile_12_25

 (4 4)  (604 404)  (604 404)  routing T_12_25.sp4_h_l_38 <X> T_12_25.sp4_v_b_3
 (5 5)  (605 405)  (605 405)  routing T_12_25.sp4_h_l_38 <X> T_12_25.sp4_v_b_3


LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (19 1)  (835 401)  (835 401)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (4 4)  (238 388)  (238 388)  routing T_5_24.sp4_v_t_42 <X> T_5_24.sp4_v_b_3
 (6 4)  (240 388)  (240 388)  routing T_5_24.sp4_v_t_42 <X> T_5_24.sp4_v_b_3


LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24

 (22 1)  (460 385)  (460 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (22 6)  (460 390)  (460 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (461 390)  (461 390)  routing T_9_24.sp4_v_b_23 <X> T_9_24.lc_trk_g1_7
 (24 6)  (462 390)  (462 390)  routing T_9_24.sp4_v_b_23 <X> T_9_24.lc_trk_g1_7
 (22 8)  (460 392)  (460 392)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (28 8)  (466 392)  (466 392)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 392)  (467 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 392)  (468 392)  routing T_9_24.lc_trk_g2_5 <X> T_9_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 392)  (470 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 392)  (471 392)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 392)  (473 392)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.input_2_4
 (36 8)  (474 392)  (474 392)  LC_4 Logic Functioning bit
 (52 8)  (490 392)  (490 392)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (21 9)  (459 393)  (459 393)  routing T_9_24.sp4_r_v_b_35 <X> T_9_24.lc_trk_g2_3
 (26 9)  (464 393)  (464 393)  routing T_9_24.lc_trk_g0_2 <X> T_9_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 393)  (467 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 393)  (469 393)  routing T_9_24.lc_trk_g2_3 <X> T_9_24.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 393)  (470 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (472 393)  (472 393)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.input_2_4
 (35 9)  (473 393)  (473 393)  routing T_9_24.lc_trk_g1_7 <X> T_9_24.input_2_4
 (17 10)  (455 394)  (455 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (456 395)  (456 395)  routing T_9_24.sp4_r_v_b_37 <X> T_9_24.lc_trk_g2_5


LogicTile_10_24



LogicTile_11_24

 (9 9)  (555 393)  (555 393)  routing T_11_24.sp4_v_t_46 <X> T_11_24.sp4_v_b_7
 (10 9)  (556 393)  (556 393)  routing T_11_24.sp4_v_t_46 <X> T_11_24.sp4_v_b_7


LogicTile_12_24



LogicTile_13_24

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24



LogicTile_16_24

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24

 (31 10)  (1229 394)  (1229 394)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.wire_logic_cluster/lc_5/in_3
 (32 10)  (1230 394)  (1230 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 394)  (1231 394)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 394)  (1232 394)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.wire_logic_cluster/lc_5/in_3
 (40 10)  (1238 394)  (1238 394)  LC_5 Logic Functioning bit
 (41 10)  (1239 394)  (1239 394)  LC_5 Logic Functioning bit
 (42 10)  (1240 394)  (1240 394)  LC_5 Logic Functioning bit
 (43 10)  (1241 394)  (1241 394)  LC_5 Logic Functioning bit
 (31 11)  (1229 395)  (1229 395)  routing T_23_24.lc_trk_g3_7 <X> T_23_24.wire_logic_cluster/lc_5/in_3
 (40 11)  (1238 395)  (1238 395)  LC_5 Logic Functioning bit
 (41 11)  (1239 395)  (1239 395)  LC_5 Logic Functioning bit
 (42 11)  (1240 395)  (1240 395)  LC_5 Logic Functioning bit
 (43 11)  (1241 395)  (1241 395)  LC_5 Logic Functioning bit
 (53 11)  (1251 395)  (1251 395)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (22 14)  (1220 398)  (1220 398)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_2_23

 (9 4)  (81 372)  (81 372)  routing T_2_23.sp4_v_t_41 <X> T_2_23.sp4_h_r_4
 (10 8)  (82 376)  (82 376)  routing T_2_23.sp4_v_t_39 <X> T_2_23.sp4_h_r_7


LogicTile_5_23

 (21 0)  (255 368)  (255 368)  routing T_5_23.wire_logic_cluster/lc_3/out <X> T_5_23.lc_trk_g0_3
 (22 0)  (256 368)  (256 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (261 368)  (261 368)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 368)  (262 368)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 368)  (263 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 368)  (264 368)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 368)  (266 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 368)  (267 368)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 368)  (268 368)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 368)  (269 368)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.input_2_0
 (28 1)  (262 369)  (262 369)  routing T_5_23.lc_trk_g2_0 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 369)  (263 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 369)  (266 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (269 369)  (269 369)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.input_2_0
 (40 1)  (274 369)  (274 369)  LC_0 Logic Functioning bit
 (25 2)  (259 370)  (259 370)  routing T_5_23.sp4_v_t_3 <X> T_5_23.lc_trk_g0_6
 (22 3)  (256 371)  (256 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (257 371)  (257 371)  routing T_5_23.sp4_v_t_3 <X> T_5_23.lc_trk_g0_6
 (25 3)  (259 371)  (259 371)  routing T_5_23.sp4_v_t_3 <X> T_5_23.lc_trk_g0_6
 (14 4)  (248 372)  (248 372)  routing T_5_23.wire_logic_cluster/lc_0/out <X> T_5_23.lc_trk_g1_0
 (17 5)  (251 373)  (251 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 6)  (260 374)  (260 374)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (32 6)  (266 374)  (266 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 374)  (267 374)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 374)  (270 374)  LC_3 Logic Functioning bit
 (38 6)  (272 374)  (272 374)  LC_3 Logic Functioning bit
 (28 7)  (262 375)  (262 375)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 375)  (263 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 375)  (265 375)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (37 7)  (271 375)  (271 375)  LC_3 Logic Functioning bit
 (39 7)  (273 375)  (273 375)  LC_3 Logic Functioning bit
 (14 8)  (248 376)  (248 376)  routing T_5_23.sp4_v_b_24 <X> T_5_23.lc_trk_g2_0
 (25 8)  (259 376)  (259 376)  routing T_5_23.sp4_v_b_26 <X> T_5_23.lc_trk_g2_2
 (27 8)  (261 376)  (261 376)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 376)  (262 376)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 376)  (263 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 376)  (265 376)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 376)  (266 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 376)  (267 376)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (40 8)  (274 376)  (274 376)  LC_4 Logic Functioning bit
 (42 8)  (276 376)  (276 376)  LC_4 Logic Functioning bit
 (16 9)  (250 377)  (250 377)  routing T_5_23.sp4_v_b_24 <X> T_5_23.lc_trk_g2_0
 (17 9)  (251 377)  (251 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (256 377)  (256 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (257 377)  (257 377)  routing T_5_23.sp4_v_b_26 <X> T_5_23.lc_trk_g2_2
 (26 9)  (260 377)  (260 377)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 377)  (262 377)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 377)  (263 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 377)  (264 377)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (16 10)  (250 378)  (250 378)  routing T_5_23.sp4_v_t_16 <X> T_5_23.lc_trk_g2_5
 (17 10)  (251 378)  (251 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (252 378)  (252 378)  routing T_5_23.sp4_v_t_16 <X> T_5_23.lc_trk_g2_5
 (27 10)  (261 378)  (261 378)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 378)  (262 378)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 378)  (263 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 378)  (265 378)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 378)  (266 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 378)  (267 378)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 378)  (268 378)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (47 10)  (281 378)  (281 378)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (284 378)  (284 378)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (286 378)  (286 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (249 379)  (249 379)  routing T_5_23.sp4_v_t_33 <X> T_5_23.lc_trk_g2_4
 (16 11)  (250 379)  (250 379)  routing T_5_23.sp4_v_t_33 <X> T_5_23.lc_trk_g2_4
 (17 11)  (251 379)  (251 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (27 11)  (261 379)  (261 379)  routing T_5_23.lc_trk_g1_0 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 379)  (263 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (42 11)  (276 379)  (276 379)  LC_5 Logic Functioning bit
 (46 11)  (280 379)  (280 379)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (15 12)  (249 380)  (249 380)  routing T_5_23.sp4_h_r_41 <X> T_5_23.lc_trk_g3_1
 (16 12)  (250 380)  (250 380)  routing T_5_23.sp4_h_r_41 <X> T_5_23.lc_trk_g3_1
 (17 12)  (251 380)  (251 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (252 380)  (252 380)  routing T_5_23.sp4_h_r_41 <X> T_5_23.lc_trk_g3_1
 (25 12)  (259 380)  (259 380)  routing T_5_23.sp4_h_r_42 <X> T_5_23.lc_trk_g3_2
 (26 12)  (260 380)  (260 380)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 380)  (261 380)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (262 380)  (262 380)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 380)  (263 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 380)  (266 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 380)  (267 380)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 380)  (268 380)  routing T_5_23.lc_trk_g3_0 <X> T_5_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 380)  (269 380)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.input_2_6
 (36 12)  (270 380)  (270 380)  LC_6 Logic Functioning bit
 (15 13)  (249 381)  (249 381)  routing T_5_23.sp4_v_t_29 <X> T_5_23.lc_trk_g3_0
 (16 13)  (250 381)  (250 381)  routing T_5_23.sp4_v_t_29 <X> T_5_23.lc_trk_g3_0
 (17 13)  (251 381)  (251 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (252 381)  (252 381)  routing T_5_23.sp4_h_r_41 <X> T_5_23.lc_trk_g3_1
 (22 13)  (256 381)  (256 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (257 381)  (257 381)  routing T_5_23.sp4_h_r_42 <X> T_5_23.lc_trk_g3_2
 (24 13)  (258 381)  (258 381)  routing T_5_23.sp4_h_r_42 <X> T_5_23.lc_trk_g3_2
 (25 13)  (259 381)  (259 381)  routing T_5_23.sp4_h_r_42 <X> T_5_23.lc_trk_g3_2
 (26 13)  (260 381)  (260 381)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 381)  (263 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 381)  (264 381)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (266 381)  (266 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (267 381)  (267 381)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.input_2_6
 (16 14)  (250 382)  (250 382)  routing T_5_23.sp4_v_b_37 <X> T_5_23.lc_trk_g3_5
 (17 14)  (251 382)  (251 382)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (252 382)  (252 382)  routing T_5_23.sp4_v_b_37 <X> T_5_23.lc_trk_g3_5
 (27 14)  (261 382)  (261 382)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 382)  (262 382)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 382)  (263 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 382)  (265 382)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 382)  (266 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 382)  (267 382)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 382)  (268 382)  routing T_5_23.lc_trk_g3_5 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 382)  (270 382)  LC_7 Logic Functioning bit
 (50 14)  (284 382)  (284 382)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (286 382)  (286 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (249 383)  (249 383)  routing T_5_23.sp4_v_t_33 <X> T_5_23.lc_trk_g3_4
 (16 15)  (250 383)  (250 383)  routing T_5_23.sp4_v_t_33 <X> T_5_23.lc_trk_g3_4
 (17 15)  (251 383)  (251 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (252 383)  (252 383)  routing T_5_23.sp4_v_b_37 <X> T_5_23.lc_trk_g3_5
 (26 15)  (260 383)  (260 383)  routing T_5_23.lc_trk_g0_3 <X> T_5_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 383)  (263 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (46 15)  (280 383)  (280 383)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_7_23

 (3 4)  (345 372)  (345 372)  routing T_7_23.sp12_v_t_23 <X> T_7_23.sp12_h_r_0


RAM_Tile_8_23

 (4 12)  (400 380)  (400 380)  routing T_8_23.sp4_h_l_38 <X> T_8_23.sp4_v_b_9
 (6 12)  (402 380)  (402 380)  routing T_8_23.sp4_h_l_38 <X> T_8_23.sp4_v_b_9
 (5 13)  (401 381)  (401 381)  routing T_8_23.sp4_h_l_38 <X> T_8_23.sp4_v_b_9


LogicTile_9_23

 (8 5)  (446 373)  (446 373)  routing T_9_23.sp4_h_l_47 <X> T_9_23.sp4_v_b_4
 (9 5)  (447 373)  (447 373)  routing T_9_23.sp4_h_l_47 <X> T_9_23.sp4_v_b_4
 (10 5)  (448 373)  (448 373)  routing T_9_23.sp4_h_l_47 <X> T_9_23.sp4_v_b_4


LogicTile_12_23

 (27 0)  (627 368)  (627 368)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 368)  (628 368)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 368)  (629 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 368)  (630 368)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 368)  (632 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 368)  (633 368)  routing T_12_23.lc_trk_g2_3 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 368)  (636 368)  LC_0 Logic Functioning bit
 (37 0)  (637 368)  (637 368)  LC_0 Logic Functioning bit
 (38 0)  (638 368)  (638 368)  LC_0 Logic Functioning bit
 (39 0)  (639 368)  (639 368)  LC_0 Logic Functioning bit
 (40 0)  (640 368)  (640 368)  LC_0 Logic Functioning bit
 (41 0)  (641 368)  (641 368)  LC_0 Logic Functioning bit
 (42 0)  (642 368)  (642 368)  LC_0 Logic Functioning bit
 (43 0)  (643 368)  (643 368)  LC_0 Logic Functioning bit
 (52 0)  (652 368)  (652 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (626 369)  (626 369)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 369)  (627 369)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 369)  (629 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 369)  (631 369)  routing T_12_23.lc_trk_g2_3 <X> T_12_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 369)  (632 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 369)  (634 369)  routing T_12_23.lc_trk_g1_1 <X> T_12_23.input_2_0
 (36 1)  (636 369)  (636 369)  LC_0 Logic Functioning bit
 (37 1)  (637 369)  (637 369)  LC_0 Logic Functioning bit
 (38 1)  (638 369)  (638 369)  LC_0 Logic Functioning bit
 (39 1)  (639 369)  (639 369)  LC_0 Logic Functioning bit
 (40 1)  (640 369)  (640 369)  LC_0 Logic Functioning bit
 (41 1)  (641 369)  (641 369)  LC_0 Logic Functioning bit
 (43 1)  (643 369)  (643 369)  LC_0 Logic Functioning bit
 (16 4)  (616 372)  (616 372)  routing T_12_23.sp12_h_l_14 <X> T_12_23.lc_trk_g1_1
 (17 4)  (617 372)  (617 372)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (623 372)  (623 372)  routing T_12_23.sp12_h_r_11 <X> T_12_23.lc_trk_g1_3
 (18 5)  (618 373)  (618 373)  routing T_12_23.sp12_h_l_14 <X> T_12_23.lc_trk_g1_1
 (21 8)  (621 376)  (621 376)  routing T_12_23.sp4_v_t_14 <X> T_12_23.lc_trk_g2_3
 (22 8)  (622 376)  (622 376)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (623 376)  (623 376)  routing T_12_23.sp4_v_t_14 <X> T_12_23.lc_trk_g2_3
 (14 15)  (614 383)  (614 383)  routing T_12_23.sp4_r_v_b_44 <X> T_12_23.lc_trk_g3_4
 (17 15)  (617 383)  (617 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_16_23

 (3 0)  (819 368)  (819 368)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_v_b_0


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0



IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (0 3)  (17 355)  (17 355)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_1_22

 (11 5)  (29 357)  (29 357)  routing T_1_22.sp4_h_l_40 <X> T_1_22.sp4_h_r_5


LogicTile_5_22

 (12 7)  (246 359)  (246 359)  routing T_5_22.sp4_h_l_40 <X> T_5_22.sp4_v_t_40
 (4 14)  (238 366)  (238 366)  routing T_5_22.sp4_h_r_9 <X> T_5_22.sp4_v_t_44
 (5 15)  (239 367)  (239 367)  routing T_5_22.sp4_h_r_9 <X> T_5_22.sp4_v_t_44


LogicTile_6_22

 (2 8)  (290 360)  (290 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_22

 (19 10)  (361 362)  (361 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_13_22

 (6 14)  (660 366)  (660 366)  routing T_13_22.sp4_v_b_6 <X> T_13_22.sp4_v_t_44
 (5 15)  (659 367)  (659 367)  routing T_13_22.sp4_v_b_6 <X> T_13_22.sp4_v_t_44


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_5_21

 (4 2)  (238 338)  (238 338)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_37
 (5 3)  (239 339)  (239 339)  routing T_5_21.sp4_h_r_0 <X> T_5_21.sp4_v_t_37


LogicTile_9_21

 (4 3)  (442 339)  (442 339)  routing T_9_21.sp4_v_b_7 <X> T_9_21.sp4_h_l_37
 (8 15)  (446 351)  (446 351)  routing T_9_21.sp4_v_b_7 <X> T_9_21.sp4_v_t_47
 (10 15)  (448 351)  (448 351)  routing T_9_21.sp4_v_b_7 <X> T_9_21.sp4_v_t_47


LogicTile_16_21

 (12 4)  (828 340)  (828 340)  routing T_16_21.sp4_v_b_5 <X> T_16_21.sp4_h_r_5
 (11 5)  (827 341)  (827 341)  routing T_16_21.sp4_v_b_5 <X> T_16_21.sp4_h_r_5


LogicTile_20_21

 (11 5)  (1047 341)  (1047 341)  routing T_20_21.sp4_h_l_40 <X> T_20_21.sp4_h_r_5


LogicTile_24_21

 (10 15)  (1262 351)  (1262 351)  routing T_24_21.sp4_h_l_40 <X> T_24_21.sp4_v_t_47


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0



IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_6_20

 (2 4)  (290 324)  (290 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_20

 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (2 12)  (398 332)  (398 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_20

 (8 9)  (446 329)  (446 329)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_7
 (9 9)  (447 329)  (447 329)  routing T_9_20.sp4_h_l_42 <X> T_9_20.sp4_v_b_7
 (4 12)  (442 332)  (442 332)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_9
 (5 13)  (443 333)  (443 333)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_v_b_9


LogicTile_11_20

 (11 4)  (557 324)  (557 324)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (13 4)  (559 324)  (559 324)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (12 5)  (558 325)  (558 325)  routing T_11_20.sp4_h_l_46 <X> T_11_20.sp4_v_b_5
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (8 13)  (554 333)  (554 333)  routing T_11_20.sp4_v_t_42 <X> T_11_20.sp4_v_b_10
 (10 13)  (556 333)  (556 333)  routing T_11_20.sp4_v_t_42 <X> T_11_20.sp4_v_b_10


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0



IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0
 (9 12)  (351 316)  (351 316)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_h_r_10
 (19 13)  (361 317)  (361 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_8_19

 (13 1)  (409 305)  (409 305)  routing T_8_19.sp4_v_t_44 <X> T_8_19.sp4_h_r_2


LogicTile_9_19

 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (461 305)  (461 305)  routing T_9_19.sp4_v_b_18 <X> T_9_19.lc_trk_g0_2
 (24 1)  (462 305)  (462 305)  routing T_9_19.sp4_v_b_18 <X> T_9_19.lc_trk_g0_2
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 306)  (469 306)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 306)  (472 306)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 306)  (473 306)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.input_2_1
 (39 2)  (477 306)  (477 306)  LC_1 Logic Functioning bit
 (26 3)  (464 307)  (464 307)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 307)  (466 307)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 307)  (468 307)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 307)  (469 307)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 307)  (470 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (472 307)  (472 307)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.input_2_1
 (35 3)  (473 307)  (473 307)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.input_2_1
 (46 3)  (484 307)  (484 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (21 6)  (459 310)  (459 310)  routing T_9_19.sp4_h_l_2 <X> T_9_19.lc_trk_g1_7
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (461 310)  (461 310)  routing T_9_19.sp4_h_l_2 <X> T_9_19.lc_trk_g1_7
 (24 6)  (462 310)  (462 310)  routing T_9_19.sp4_h_l_2 <X> T_9_19.lc_trk_g1_7
 (25 6)  (463 310)  (463 310)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g1_6
 (22 7)  (460 311)  (460 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (461 311)  (461 311)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g1_6
 (25 7)  (463 311)  (463 311)  routing T_9_19.sp4_v_t_3 <X> T_9_19.lc_trk_g1_6
 (21 8)  (459 312)  (459 312)  routing T_9_19.sp4_v_t_22 <X> T_9_19.lc_trk_g2_3
 (22 8)  (460 312)  (460 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (461 312)  (461 312)  routing T_9_19.sp4_v_t_22 <X> T_9_19.lc_trk_g2_3
 (8 9)  (446 313)  (446 313)  routing T_9_19.sp4_v_t_41 <X> T_9_19.sp4_v_b_7
 (10 9)  (448 313)  (448 313)  routing T_9_19.sp4_v_t_41 <X> T_9_19.sp4_v_b_7
 (21 9)  (459 313)  (459 313)  routing T_9_19.sp4_v_t_22 <X> T_9_19.lc_trk_g2_3
 (4 13)  (442 317)  (442 317)  routing T_9_19.sp4_v_t_41 <X> T_9_19.sp4_h_r_9
 (19 15)  (457 319)  (457 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_10_19

 (21 2)  (513 306)  (513 306)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g0_7
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (516 306)  (516 306)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g0_7
 (26 2)  (518 306)  (518 306)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 306)  (519 306)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 306)  (520 306)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 306)  (523 306)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 306)  (525 306)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 306)  (527 306)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.input_2_1
 (37 2)  (529 306)  (529 306)  LC_1 Logic Functioning bit
 (21 3)  (513 307)  (513 307)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g0_7
 (26 3)  (518 307)  (518 307)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 307)  (522 307)  routing T_10_19.lc_trk_g3_3 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 307)  (523 307)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 307)  (524 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (527 307)  (527 307)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.input_2_1
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (8 9)  (500 313)  (500 313)  routing T_10_19.sp4_h_l_36 <X> T_10_19.sp4_v_b_7
 (9 9)  (501 313)  (501 313)  routing T_10_19.sp4_h_l_36 <X> T_10_19.sp4_v_b_7
 (10 9)  (502 313)  (502 313)  routing T_10_19.sp4_h_l_36 <X> T_10_19.sp4_v_b_7
 (21 10)  (513 314)  (513 314)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g2_7
 (22 10)  (514 314)  (514 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (515 314)  (515 314)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g2_7
 (24 10)  (516 314)  (516 314)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g2_7
 (21 11)  (513 315)  (513 315)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g2_7
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (515 315)  (515 315)  routing T_10_19.sp4_h_r_30 <X> T_10_19.lc_trk_g2_6
 (24 11)  (516 315)  (516 315)  routing T_10_19.sp4_h_r_30 <X> T_10_19.lc_trk_g2_6
 (25 11)  (517 315)  (517 315)  routing T_10_19.sp4_h_r_30 <X> T_10_19.lc_trk_g2_6
 (22 12)  (514 316)  (514 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (515 316)  (515 316)  routing T_10_19.sp12_v_b_19 <X> T_10_19.lc_trk_g3_3
 (21 13)  (513 317)  (513 317)  routing T_10_19.sp12_v_b_19 <X> T_10_19.lc_trk_g3_3


LogicTile_11_19

 (16 0)  (562 304)  (562 304)  routing T_11_19.sp4_v_b_9 <X> T_11_19.lc_trk_g0_1
 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (564 304)  (564 304)  routing T_11_19.sp4_v_b_9 <X> T_11_19.lc_trk_g0_1
 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 304)  (580 304)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 304)  (581 304)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.input_2_0
 (46 0)  (592 304)  (592 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (18 1)  (564 305)  (564 305)  routing T_11_19.sp4_v_b_9 <X> T_11_19.lc_trk_g0_1
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (580 305)  (580 305)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.input_2_0
 (35 1)  (581 305)  (581 305)  routing T_11_19.lc_trk_g1_7 <X> T_11_19.input_2_0
 (41 1)  (587 305)  (587 305)  LC_0 Logic Functioning bit
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (40 2)  (586 306)  (586 306)  LC_1 Logic Functioning bit
 (50 2)  (596 306)  (596 306)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (561 307)  (561 307)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g0_4
 (16 3)  (562 307)  (562 307)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g0_4
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (27 3)  (573 307)  (573 307)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (41 3)  (587 307)  (587 307)  LC_1 Logic Functioning bit
 (15 4)  (561 308)  (561 308)  routing T_11_19.lft_op_1 <X> T_11_19.lc_trk_g1_1
 (17 4)  (563 308)  (563 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 308)  (564 308)  routing T_11_19.lft_op_1 <X> T_11_19.lc_trk_g1_1
 (27 4)  (573 308)  (573 308)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 308)  (574 308)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 308)  (580 308)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 308)  (583 308)  LC_2 Logic Functioning bit
 (42 4)  (588 308)  (588 308)  LC_2 Logic Functioning bit
 (43 4)  (589 308)  (589 308)  LC_2 Logic Functioning bit
 (50 4)  (596 308)  (596 308)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (598 308)  (598 308)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (8 5)  (554 309)  (554 309)  routing T_11_19.sp4_h_l_47 <X> T_11_19.sp4_v_b_4
 (9 5)  (555 309)  (555 309)  routing T_11_19.sp4_h_l_47 <X> T_11_19.sp4_v_b_4
 (10 5)  (556 309)  (556 309)  routing T_11_19.sp4_h_l_47 <X> T_11_19.sp4_v_b_4
 (15 5)  (561 309)  (561 309)  routing T_11_19.sp4_v_t_5 <X> T_11_19.lc_trk_g1_0
 (16 5)  (562 309)  (562 309)  routing T_11_19.sp4_v_t_5 <X> T_11_19.lc_trk_g1_0
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (571 309)  (571 309)  routing T_11_19.sp4_r_v_b_26 <X> T_11_19.lc_trk_g1_2
 (27 5)  (573 309)  (573 309)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 309)  (576 309)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (37 5)  (583 309)  (583 309)  LC_2 Logic Functioning bit
 (42 5)  (588 309)  (588 309)  LC_2 Logic Functioning bit
 (43 5)  (589 309)  (589 309)  LC_2 Logic Functioning bit
 (22 6)  (568 310)  (568 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (569 310)  (569 310)  routing T_11_19.sp4_v_b_23 <X> T_11_19.lc_trk_g1_7
 (24 6)  (570 310)  (570 310)  routing T_11_19.sp4_v_b_23 <X> T_11_19.lc_trk_g1_7
 (8 12)  (554 316)  (554 316)  routing T_11_19.sp4_h_l_47 <X> T_11_19.sp4_h_r_10
 (14 12)  (560 316)  (560 316)  routing T_11_19.rgt_op_0 <X> T_11_19.lc_trk_g3_0
 (15 13)  (561 317)  (561 317)  routing T_11_19.rgt_op_0 <X> T_11_19.lc_trk_g3_0
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (569 317)  (569 317)  routing T_11_19.sp4_h_l_15 <X> T_11_19.lc_trk_g3_2
 (24 13)  (570 317)  (570 317)  routing T_11_19.sp4_h_l_15 <X> T_11_19.lc_trk_g3_2
 (25 13)  (571 317)  (571 317)  routing T_11_19.sp4_h_l_15 <X> T_11_19.lc_trk_g3_2
 (19 14)  (565 318)  (565 318)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_12_19

 (27 0)  (627 304)  (627 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 304)  (628 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 304)  (629 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 304)  (630 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (26 1)  (626 305)  (626 305)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 305)  (627 305)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 305)  (628 305)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 305)  (629 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 305)  (631 305)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 305)  (634 305)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.input_2_0
 (35 1)  (635 305)  (635 305)  routing T_12_19.lc_trk_g1_3 <X> T_12_19.input_2_0
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (21 2)  (621 306)  (621 306)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g0_7
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g0_7
 (21 3)  (621 307)  (621 307)  routing T_12_19.sp4_h_l_10 <X> T_12_19.lc_trk_g0_7
 (22 4)  (622 308)  (622 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (623 308)  (623 308)  routing T_12_19.sp12_h_r_11 <X> T_12_19.lc_trk_g1_3
 (6 11)  (606 315)  (606 315)  routing T_12_19.sp4_h_r_6 <X> T_12_19.sp4_h_l_43
 (4 12)  (604 316)  (604 316)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_9
 (6 12)  (606 316)  (606 316)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_9
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (5 13)  (605 317)  (605 317)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_9
 (21 13)  (621 317)  (621 317)  routing T_12_19.sp4_r_v_b_43 <X> T_12_19.lc_trk_g3_3
 (14 14)  (614 318)  (614 318)  routing T_12_19.sp4_h_r_44 <X> T_12_19.lc_trk_g3_4
 (14 15)  (614 319)  (614 319)  routing T_12_19.sp4_h_r_44 <X> T_12_19.lc_trk_g3_4
 (15 15)  (615 319)  (615 319)  routing T_12_19.sp4_h_r_44 <X> T_12_19.lc_trk_g3_4
 (16 15)  (616 319)  (616 319)  routing T_12_19.sp4_h_r_44 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_13_19

 (21 0)  (675 304)  (675 304)  routing T_13_19.sp4_h_r_19 <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (677 304)  (677 304)  routing T_13_19.sp4_h_r_19 <X> T_13_19.lc_trk_g0_3
 (24 0)  (678 304)  (678 304)  routing T_13_19.sp4_h_r_19 <X> T_13_19.lc_trk_g0_3
 (21 1)  (675 305)  (675 305)  routing T_13_19.sp4_h_r_19 <X> T_13_19.lc_trk_g0_3
 (28 2)  (682 306)  (682 306)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (39 2)  (693 306)  (693 306)  LC_1 Logic Functioning bit
 (40 2)  (694 306)  (694 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (42 2)  (696 306)  (696 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (47 2)  (701 306)  (701 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (51 2)  (705 306)  (705 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (689 307)  (689 307)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.input_2_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (37 3)  (691 307)  (691 307)  LC_1 Logic Functioning bit
 (38 3)  (692 307)  (692 307)  LC_1 Logic Functioning bit
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (40 3)  (694 307)  (694 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (43 3)  (697 307)  (697 307)  LC_1 Logic Functioning bit
 (14 4)  (668 308)  (668 308)  routing T_13_19.lft_op_0 <X> T_13_19.lc_trk_g1_0
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp12_h_l_16 <X> T_13_19.lc_trk_g1_3
 (15 5)  (669 309)  (669 309)  routing T_13_19.lft_op_0 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 5)  (675 309)  (675 309)  routing T_13_19.sp12_h_l_16 <X> T_13_19.lc_trk_g1_3
 (14 8)  (668 312)  (668 312)  routing T_13_19.sp4_h_r_40 <X> T_13_19.lc_trk_g2_0
 (14 9)  (668 313)  (668 313)  routing T_13_19.sp4_h_r_40 <X> T_13_19.lc_trk_g2_0
 (15 9)  (669 313)  (669 313)  routing T_13_19.sp4_h_r_40 <X> T_13_19.lc_trk_g2_0
 (16 9)  (670 313)  (670 313)  routing T_13_19.sp4_h_r_40 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0


LogicTile_14_19

 (11 8)  (719 312)  (719 312)  routing T_14_19.sp4_h_l_39 <X> T_14_19.sp4_v_b_8
 (13 8)  (721 312)  (721 312)  routing T_14_19.sp4_h_l_39 <X> T_14_19.sp4_v_b_8
 (12 9)  (720 313)  (720 313)  routing T_14_19.sp4_h_l_39 <X> T_14_19.sp4_v_b_8


LogicTile_16_19

 (3 2)  (819 306)  (819 306)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_h_l_23
 (3 3)  (819 307)  (819 307)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_h_l_23
 (5 10)  (821 314)  (821 314)  routing T_16_19.sp4_v_b_6 <X> T_16_19.sp4_h_l_43


LogicTile_28_19

 (3 2)  (1459 306)  (1459 306)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0



IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_5_18

 (3 12)  (237 300)  (237 300)  routing T_5_18.sp12_v_t_22 <X> T_5_18.sp12_h_r_1


LogicTile_6_18

 (2 8)  (290 296)  (290 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 14)  (291 302)  (291 302)  routing T_6_18.sp12_h_r_1 <X> T_6_18.sp12_v_t_22
 (3 15)  (291 303)  (291 303)  routing T_6_18.sp12_h_r_1 <X> T_6_18.sp12_v_t_22


RAM_Tile_8_18

 (2 12)  (398 300)  (398 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_18

 (16 0)  (454 288)  (454 288)  routing T_9_18.sp12_h_r_9 <X> T_9_18.lc_trk_g0_1
 (17 0)  (455 288)  (455 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (22 3)  (460 291)  (460 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (462 291)  (462 291)  routing T_9_18.bot_op_6 <X> T_9_18.lc_trk_g0_6
 (4 4)  (442 292)  (442 292)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_3
 (6 4)  (444 292)  (444 292)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_3
 (5 5)  (443 293)  (443 293)  routing T_9_18.sp4_h_l_44 <X> T_9_18.sp4_v_b_3
 (22 6)  (460 294)  (460 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (461 294)  (461 294)  routing T_9_18.sp12_h_r_23 <X> T_9_18.lc_trk_g1_7
 (27 6)  (465 294)  (465 294)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 294)  (466 294)  routing T_9_18.lc_trk_g3_1 <X> T_9_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 294)  (467 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (469 294)  (469 294)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 294)  (470 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 294)  (472 294)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 294)  (474 294)  LC_3 Logic Functioning bit
 (38 6)  (476 294)  (476 294)  LC_3 Logic Functioning bit
 (21 7)  (459 295)  (459 295)  routing T_9_18.sp12_h_r_23 <X> T_9_18.lc_trk_g1_7
 (31 7)  (469 295)  (469 295)  routing T_9_18.lc_trk_g1_7 <X> T_9_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (474 295)  (474 295)  LC_3 Logic Functioning bit
 (38 7)  (476 295)  (476 295)  LC_3 Logic Functioning bit
 (26 8)  (464 296)  (464 296)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 296)  (469 296)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 296)  (471 296)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 296)  (474 296)  LC_4 Logic Functioning bit
 (50 8)  (488 296)  (488 296)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 297)  (461 297)  routing T_9_18.sp4_v_b_42 <X> T_9_18.lc_trk_g2_2
 (24 9)  (462 297)  (462 297)  routing T_9_18.sp4_v_b_42 <X> T_9_18.lc_trk_g2_2
 (26 9)  (464 297)  (464 297)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 297)  (469 297)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (21 10)  (459 298)  (459 298)  routing T_9_18.sp4_v_t_18 <X> T_9_18.lc_trk_g2_7
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (461 298)  (461 298)  routing T_9_18.sp4_v_t_18 <X> T_9_18.lc_trk_g2_7
 (26 10)  (464 298)  (464 298)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (465 298)  (465 298)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 298)  (466 298)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 298)  (467 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 298)  (468 298)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 298)  (474 298)  LC_5 Logic Functioning bit
 (38 10)  (476 298)  (476 298)  LC_5 Logic Functioning bit
 (47 10)  (485 298)  (485 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (488 298)  (488 298)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (465 299)  (465 299)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 299)  (466 299)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 299)  (467 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 299)  (468 299)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 299)  (469 299)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 299)  (474 299)  LC_5 Logic Functioning bit
 (37 11)  (475 299)  (475 299)  LC_5 Logic Functioning bit
 (38 11)  (476 299)  (476 299)  LC_5 Logic Functioning bit
 (16 12)  (454 300)  (454 300)  routing T_9_18.sp4_v_b_33 <X> T_9_18.lc_trk_g3_1
 (17 12)  (455 300)  (455 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (456 300)  (456 300)  routing T_9_18.sp4_v_b_33 <X> T_9_18.lc_trk_g3_1
 (18 13)  (456 301)  (456 301)  routing T_9_18.sp4_v_b_33 <X> T_9_18.lc_trk_g3_1
 (22 14)  (460 302)  (460 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (14 15)  (452 303)  (452 303)  routing T_9_18.sp12_v_b_20 <X> T_9_18.lc_trk_g3_4
 (16 15)  (454 303)  (454 303)  routing T_9_18.sp12_v_b_20 <X> T_9_18.lc_trk_g3_4
 (17 15)  (455 303)  (455 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_10_18

 (21 0)  (513 288)  (513 288)  routing T_10_18.wire_logic_cluster/lc_3/out <X> T_10_18.lc_trk_g0_3
 (22 0)  (514 288)  (514 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (22 1)  (514 289)  (514 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (517 289)  (517 289)  routing T_10_18.sp4_r_v_b_33 <X> T_10_18.lc_trk_g0_2
 (26 4)  (518 292)  (518 292)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (31 4)  (523 292)  (523 292)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 292)  (525 292)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 292)  (528 292)  LC_2 Logic Functioning bit
 (38 4)  (530 292)  (530 292)  LC_2 Logic Functioning bit
 (15 5)  (507 293)  (507 293)  routing T_10_18.sp4_v_t_5 <X> T_10_18.lc_trk_g1_0
 (16 5)  (508 293)  (508 293)  routing T_10_18.sp4_v_t_5 <X> T_10_18.lc_trk_g1_0
 (17 5)  (509 293)  (509 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (28 5)  (520 293)  (520 293)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 293)  (523 293)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 293)  (529 293)  LC_2 Logic Functioning bit
 (39 5)  (531 293)  (531 293)  LC_2 Logic Functioning bit
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (519 294)  (519 294)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 294)  (522 294)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (50 6)  (542 294)  (542 294)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (510 295)  (510 295)  routing T_10_18.sp4_r_v_b_29 <X> T_10_18.lc_trk_g1_5
 (27 7)  (519 295)  (519 295)  routing T_10_18.lc_trk_g1_0 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 295)  (523 295)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (529 295)  (529 295)  LC_3 Logic Functioning bit
 (26 10)  (518 298)  (518 298)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 298)  (523 298)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 298)  (526 298)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (529 298)  (529 298)  LC_5 Logic Functioning bit
 (39 10)  (531 298)  (531 298)  LC_5 Logic Functioning bit
 (14 11)  (506 299)  (506 299)  routing T_10_18.sp12_v_b_20 <X> T_10_18.lc_trk_g2_4
 (16 11)  (508 299)  (508 299)  routing T_10_18.sp12_v_b_20 <X> T_10_18.lc_trk_g2_4
 (17 11)  (509 299)  (509 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 11)  (518 299)  (518 299)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 299)  (519 299)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 299)  (520 299)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 299)  (521 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 299)  (522 299)  routing T_10_18.lc_trk_g0_2 <X> T_10_18.wire_logic_cluster/lc_5/in_1
 (26 12)  (518 300)  (518 300)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 300)  (525 300)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 300)  (526 300)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (529 300)  (529 300)  LC_6 Logic Functioning bit
 (39 12)  (531 300)  (531 300)  LC_6 Logic Functioning bit
 (40 12)  (532 300)  (532 300)  LC_6 Logic Functioning bit
 (42 12)  (534 300)  (534 300)  LC_6 Logic Functioning bit
 (50 12)  (542 300)  (542 300)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (506 301)  (506 301)  routing T_10_18.sp4_r_v_b_40 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (520 301)  (520 301)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 301)  (522 301)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (37 13)  (529 301)  (529 301)  LC_6 Logic Functioning bit
 (39 13)  (531 301)  (531 301)  LC_6 Logic Functioning bit
 (40 13)  (532 301)  (532 301)  LC_6 Logic Functioning bit
 (46 13)  (538 301)  (538 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (25 14)  (517 302)  (517 302)  routing T_10_18.sp4_h_r_46 <X> T_10_18.lc_trk_g3_6
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (515 303)  (515 303)  routing T_10_18.sp4_h_r_46 <X> T_10_18.lc_trk_g3_6
 (24 15)  (516 303)  (516 303)  routing T_10_18.sp4_h_r_46 <X> T_10_18.lc_trk_g3_6
 (25 15)  (517 303)  (517 303)  routing T_10_18.sp4_h_r_46 <X> T_10_18.lc_trk_g3_6


LogicTile_11_18

 (27 2)  (573 290)  (573 290)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (38 2)  (584 290)  (584 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (41 2)  (587 290)  (587 290)  LC_1 Logic Functioning bit
 (43 2)  (589 290)  (589 290)  LC_1 Logic Functioning bit
 (47 2)  (593 290)  (593 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (573 291)  (573 291)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 291)  (576 291)  routing T_11_18.lc_trk_g1_3 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (37 3)  (583 291)  (583 291)  LC_1 Logic Functioning bit
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (40 3)  (586 291)  (586 291)  LC_1 Logic Functioning bit
 (41 3)  (587 291)  (587 291)  LC_1 Logic Functioning bit
 (42 3)  (588 291)  (588 291)  LC_1 Logic Functioning bit
 (43 3)  (589 291)  (589 291)  LC_1 Logic Functioning bit
 (14 4)  (560 292)  (560 292)  routing T_11_18.sp4_v_b_8 <X> T_11_18.lc_trk_g1_0
 (22 4)  (568 292)  (568 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (14 5)  (560 293)  (560 293)  routing T_11_18.sp4_v_b_8 <X> T_11_18.lc_trk_g1_0
 (16 5)  (562 293)  (562 293)  routing T_11_18.sp4_v_b_8 <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (21 5)  (567 293)  (567 293)  routing T_11_18.sp4_r_v_b_27 <X> T_11_18.lc_trk_g1_3
 (15 9)  (561 297)  (561 297)  routing T_11_18.tnr_op_0 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (13 12)  (559 300)  (559 300)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_11
 (12 13)  (558 301)  (558 301)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_11


LogicTile_13_18

 (1 3)  (655 291)  (655 291)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (21 4)  (675 292)  (675 292)  routing T_13_18.bnr_op_3 <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g2_1 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (15 5)  (669 293)  (669 293)  routing T_13_18.bot_op_0 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (675 293)  (675 293)  routing T_13_18.bnr_op_3 <X> T_13_18.lc_trk_g1_3
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (38 5)  (692 293)  (692 293)  LC_2 Logic Functioning bit
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (50 6)  (704 294)  (704 294)  Cascade bit: LH_LC03_inmux02_5

 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (15 8)  (669 296)  (669 296)  routing T_13_18.rgt_op_1 <X> T_13_18.lc_trk_g2_1
 (17 8)  (671 296)  (671 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 296)  (672 296)  routing T_13_18.rgt_op_1 <X> T_13_18.lc_trk_g2_1
 (25 8)  (679 296)  (679 296)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g2_2
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 297)  (678 297)  routing T_13_18.rgt_op_2 <X> T_13_18.lc_trk_g2_2
 (6 10)  (660 298)  (660 298)  routing T_13_18.sp4_h_l_36 <X> T_13_18.sp4_v_t_43


LogicTile_14_18

 (0 0)  (708 288)  (708 288)  Negative Clock bit

 (15 0)  (723 288)  (723 288)  routing T_14_18.bot_op_1 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 288)  (732 288)  routing T_14_18.bot_op_3 <X> T_14_18.lc_trk_g0_3
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 290)  (730 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 290)  (732 290)  routing T_14_18.bot_op_7 <X> T_14_18.lc_trk_g0_7
 (28 2)  (736 290)  (736 290)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 290)  (742 290)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 290)  (743 290)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.input_2_1
 (39 2)  (747 290)  (747 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (26 3)  (734 291)  (734 291)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (743 291)  (743 291)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.input_2_1
 (38 3)  (746 291)  (746 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (45 3)  (753 291)  (753 291)  LC_1 Logic Functioning bit
 (51 3)  (759 291)  (759 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (45 4)  (753 292)  (753 292)  LC_2 Logic Functioning bit
 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (40 5)  (748 293)  (748 293)  LC_2 Logic Functioning bit
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (45 5)  (753 293)  (753 293)  LC_2 Logic Functioning bit
 (14 6)  (722 294)  (722 294)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g1_4
 (15 6)  (723 294)  (723 294)  routing T_14_18.sp4_v_b_21 <X> T_14_18.lc_trk_g1_5
 (16 6)  (724 294)  (724 294)  routing T_14_18.sp4_v_b_21 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (729 294)  (729 294)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (25 8)  (733 296)  (733 296)  routing T_14_18.wire_logic_cluster/lc_2/out <X> T_14_18.lc_trk_g2_2
 (26 8)  (734 296)  (734 296)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 296)  (735 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 296)  (736 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 296)  (738 296)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (41 8)  (749 296)  (749 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 297)  (738 297)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (45 9)  (753 297)  (753 297)  LC_4 Logic Functioning bit
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g3_1
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 300)  (743 300)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_6
 (40 12)  (748 300)  (748 300)  LC_6 Logic Functioning bit
 (42 12)  (750 300)  (750 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 301)  (741 301)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_6
 (40 13)  (748 301)  (748 301)  LC_6 Logic Functioning bit
 (42 13)  (750 301)  (750 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (45 13)  (753 301)  (753 301)  LC_6 Logic Functioning bit
 (52 13)  (760 301)  (760 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (733 302)  (733 302)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g3_6
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (31 14)  (739 302)  (739 302)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 302)  (743 302)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.input_2_7
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (0 15)  (708 303)  (708 303)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 303)  (709 303)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (734 303)  (734 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 303)  (740 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (743 303)  (743 303)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.input_2_7
 (38 15)  (746 303)  (746 303)  LC_7 Logic Functioning bit
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (45 15)  (753 303)  (753 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (0 0)  (816 288)  (816 288)  Negative Clock bit

 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (838 290)  (838 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (839 290)  (839 290)  routing T_16_18.sp4_v_b_23 <X> T_16_18.lc_trk_g0_7
 (24 2)  (840 290)  (840 290)  routing T_16_18.sp4_v_b_23 <X> T_16_18.lc_trk_g0_7
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 291)  (840 291)  routing T_16_18.bot_op_6 <X> T_16_18.lc_trk_g0_6
 (0 4)  (816 292)  (816 292)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 293)  (816 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 5)  (817 293)  (817 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (8 5)  (824 293)  (824 293)  routing T_16_18.sp4_h_l_41 <X> T_16_18.sp4_v_b_4
 (9 5)  (825 293)  (825 293)  routing T_16_18.sp4_h_l_41 <X> T_16_18.sp4_v_b_4
 (22 5)  (838 293)  (838 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 293)  (840 293)  routing T_16_18.bot_op_2 <X> T_16_18.lc_trk_g1_2
 (19 6)  (835 294)  (835 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 8)  (835 296)  (835 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (851 296)  (851 296)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_4
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (37 8)  (853 296)  (853 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (39 8)  (855 296)  (855 296)  LC_4 Logic Functioning bit
 (40 8)  (856 296)  (856 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (51 8)  (867 296)  (867 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (842 297)  (842 297)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 297)  (846 297)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 297)  (847 297)  routing T_16_18.lc_trk_g0_7 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (848 297)  (848 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (849 297)  (849 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_4
 (34 9)  (850 297)  (850 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_4
 (35 9)  (851 297)  (851 297)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.input_2_4
 (36 9)  (852 297)  (852 297)  LC_4 Logic Functioning bit
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (38 9)  (854 297)  (854 297)  LC_4 Logic Functioning bit
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (40 9)  (856 297)  (856 297)  LC_4 Logic Functioning bit
 (41 9)  (857 297)  (857 297)  LC_4 Logic Functioning bit
 (42 9)  (858 297)  (858 297)  LC_4 Logic Functioning bit
 (43 9)  (859 297)  (859 297)  LC_4 Logic Functioning bit
 (21 12)  (837 300)  (837 300)  routing T_16_18.sp4_v_t_22 <X> T_16_18.lc_trk_g3_3
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 300)  (839 300)  routing T_16_18.sp4_v_t_22 <X> T_16_18.lc_trk_g3_3
 (21 13)  (837 301)  (837 301)  routing T_16_18.sp4_v_t_22 <X> T_16_18.lc_trk_g3_3
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (839 302)  (839 302)  routing T_16_18.sp12_v_t_12 <X> T_16_18.lc_trk_g3_7


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0



LogicTile_9_17

 (14 0)  (452 272)  (452 272)  routing T_9_17.sp4_v_b_0 <X> T_9_17.lc_trk_g0_0
 (26 0)  (464 272)  (464 272)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 272)  (466 272)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 272)  (468 272)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 272)  (469 272)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 272)  (471 272)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 272)  (472 272)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (16 1)  (454 273)  (454 273)  routing T_9_17.sp4_v_b_0 <X> T_9_17.lc_trk_g0_0
 (17 1)  (455 273)  (455 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (26 1)  (464 273)  (464 273)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 273)  (465 273)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 273)  (466 273)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 273)  (468 273)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (40 1)  (478 273)  (478 273)  LC_0 Logic Functioning bit
 (42 1)  (480 273)  (480 273)  LC_0 Logic Functioning bit
 (25 2)  (463 274)  (463 274)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g0_6
 (22 3)  (460 275)  (460 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (461 275)  (461 275)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g0_6
 (25 3)  (463 275)  (463 275)  routing T_9_17.sp4_v_t_3 <X> T_9_17.lc_trk_g0_6
 (21 4)  (459 276)  (459 276)  routing T_9_17.sp4_v_b_3 <X> T_9_17.lc_trk_g1_3
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (461 276)  (461 276)  routing T_9_17.sp4_v_b_3 <X> T_9_17.lc_trk_g1_3
 (27 4)  (465 276)  (465 276)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 276)  (466 276)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 276)  (468 276)  routing T_9_17.lc_trk_g3_4 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 276)  (469 276)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 276)  (471 276)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 276)  (473 276)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.input_2_2
 (40 4)  (478 276)  (478 276)  LC_2 Logic Functioning bit
 (46 4)  (484 276)  (484 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 277)  (469 277)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (470 277)  (470 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (473 277)  (473 277)  routing T_9_17.lc_trk_g0_6 <X> T_9_17.input_2_2
 (22 10)  (460 282)  (460 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (8 11)  (446 283)  (446 283)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_42
 (9 11)  (447 283)  (447 283)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_42
 (27 12)  (465 284)  (465 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 284)  (466 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 284)  (467 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 284)  (468 284)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 284)  (469 284)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 284)  (470 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 284)  (471 284)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 284)  (474 284)  LC_6 Logic Functioning bit
 (53 12)  (491 284)  (491 284)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (26 13)  (464 285)  (464 285)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 285)  (465 285)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 285)  (467 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 285)  (468 285)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 285)  (469 285)  routing T_9_17.lc_trk_g2_7 <X> T_9_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 285)  (470 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (11 14)  (449 286)  (449 286)  routing T_9_17.sp4_v_b_3 <X> T_9_17.sp4_v_t_46
 (13 14)  (451 286)  (451 286)  routing T_9_17.sp4_v_b_3 <X> T_9_17.sp4_v_t_46
 (21 14)  (459 286)  (459 286)  routing T_9_17.sp4_v_t_18 <X> T_9_17.lc_trk_g3_7
 (22 14)  (460 286)  (460 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (461 286)  (461 286)  routing T_9_17.sp4_v_t_18 <X> T_9_17.lc_trk_g3_7
 (25 14)  (463 286)  (463 286)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g3_6
 (15 15)  (453 287)  (453 287)  routing T_9_17.sp4_v_t_33 <X> T_9_17.lc_trk_g3_4
 (16 15)  (454 287)  (454 287)  routing T_9_17.sp4_v_t_33 <X> T_9_17.lc_trk_g3_4
 (17 15)  (455 287)  (455 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (460 287)  (460 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 287)  (461 287)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g3_6
 (25 15)  (463 287)  (463 287)  routing T_9_17.sp4_v_b_38 <X> T_9_17.lc_trk_g3_6


LogicTile_10_17

 (25 2)  (517 274)  (517 274)  routing T_10_17.lft_op_6 <X> T_10_17.lc_trk_g0_6
 (22 3)  (514 275)  (514 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 275)  (516 275)  routing T_10_17.lft_op_6 <X> T_10_17.lc_trk_g0_6
 (2 4)  (494 276)  (494 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (26 12)  (518 284)  (518 284)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 284)  (519 284)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g3_0 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 284)  (525 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (14 13)  (506 285)  (506 285)  routing T_10_17.sp4_r_v_b_40 <X> T_10_17.lc_trk_g3_0
 (17 13)  (509 285)  (509 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (518 285)  (518 285)  routing T_10_17.lc_trk_g0_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g3_6 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (22 15)  (514 287)  (514 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_11_17

 (8 1)  (554 273)  (554 273)  routing T_11_17.sp4_h_r_1 <X> T_11_17.sp4_v_b_1
 (13 6)  (559 278)  (559 278)  routing T_11_17.sp4_v_b_5 <X> T_11_17.sp4_v_t_40


LogicTile_12_17

 (11 2)  (611 274)  (611 274)  routing T_12_17.sp4_h_l_44 <X> T_12_17.sp4_v_t_39
 (19 13)  (619 285)  (619 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_17

 (0 0)  (654 272)  (654 272)  Negative Clock bit

 (26 0)  (680 272)  (680 272)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 272)  (685 272)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (45 0)  (699 272)  (699 272)  LC_0 Logic Functioning bit
 (28 1)  (682 273)  (682 273)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 273)  (685 273)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (40 1)  (694 273)  (694 273)  LC_0 Logic Functioning bit
 (41 1)  (695 273)  (695 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (45 1)  (699 273)  (699 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 274)  (689 274)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_1
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (687 275)  (687 275)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_1
 (35 3)  (689 275)  (689 275)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_1
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (45 3)  (699 275)  (699 275)  LC_1 Logic Functioning bit
 (14 4)  (668 276)  (668 276)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g1_0
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g1_3
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (21 5)  (675 277)  (675 277)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g1_3
 (16 6)  (670 278)  (670 278)  routing T_13_17.sp4_v_b_5 <X> T_13_17.lc_trk_g1_5
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (672 278)  (672 278)  routing T_13_17.sp4_v_b_5 <X> T_13_17.lc_trk_g1_5
 (25 6)  (679 278)  (679 278)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g1_6
 (22 7)  (676 279)  (676 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (14 10)  (668 282)  (668 282)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g2_4
 (21 10)  (675 282)  (675 282)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 282)  (678 282)  routing T_13_17.rgt_op_7 <X> T_13_17.lc_trk_g2_7
 (15 11)  (669 283)  (669 283)  routing T_13_17.rgt_op_4 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g3_1
 (27 12)  (681 284)  (681 284)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (41 12)  (695 284)  (695 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (27 13)  (681 285)  (681 285)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 285)  (682 285)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 285)  (684 285)  routing T_13_17.lc_trk_g1_6 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 285)  (686 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (688 285)  (688 285)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.input_2_6
 (35 13)  (689 285)  (689 285)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.input_2_6
 (41 13)  (695 285)  (695 285)  LC_6 Logic Functioning bit
 (42 13)  (696 285)  (696 285)  LC_6 Logic Functioning bit
 (43 13)  (697 285)  (697 285)  LC_6 Logic Functioning bit
 (45 13)  (699 285)  (699 285)  LC_6 Logic Functioning bit
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (654 287)  (654 287)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 287)  (655 287)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_7/s_r


LogicTile_14_17

 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (26 0)  (734 272)  (734 272)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 272)  (736 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 272)  (738 272)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (748 272)  (748 272)  LC_0 Logic Functioning bit
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 1)  (734 273)  (734 273)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 273)  (740 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 273)  (742 273)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.input_2_0
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.top_op_7 <X> T_14_17.lc_trk_g0_7
 (25 2)  (733 274)  (733 274)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g0_6
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (50 2)  (758 274)  (758 274)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (729 275)  (729 275)  routing T_14_17.top_op_7 <X> T_14_17.lc_trk_g0_7
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g0_6
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 275)  (739 275)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (14 4)  (722 276)  (722 276)  routing T_14_17.lft_op_0 <X> T_14_17.lc_trk_g1_0
 (15 4)  (723 276)  (723 276)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 276)  (726 276)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g1_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 276)  (738 276)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 276)  (748 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (15 5)  (723 277)  (723 277)  routing T_14_17.lft_op_0 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (25 5)  (733 277)  (733 277)  routing T_14_17.top_op_2 <X> T_14_17.lc_trk_g1_2
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (17 6)  (725 278)  (725 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (35 6)  (743 278)  (743 278)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.input_2_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (14 7)  (722 279)  (722 279)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (726 279)  (726 279)  routing T_14_17.sp4_r_v_b_29 <X> T_14_17.lc_trk_g1_5
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (742 279)  (742 279)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.input_2_3
 (25 8)  (733 280)  (733 280)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g2_2
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (50 8)  (758 280)  (758 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (731 282)  (731 282)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g2_7
 (24 10)  (732 282)  (732 282)  routing T_14_17.sp4_v_b_47 <X> T_14_17.lc_trk_g2_7
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 282)  (738 282)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 282)  (742 282)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 282)  (743 282)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.input_2_5
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 283)  (738 283)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (742 283)  (742 283)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.input_2_5
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 284)  (726 284)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g3_1
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (50 12)  (758 284)  (758 284)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 285)  (732 285)  routing T_14_17.tnl_op_2 <X> T_14_17.lc_trk_g3_2
 (25 13)  (733 285)  (733 285)  routing T_14_17.tnl_op_2 <X> T_14_17.lc_trk_g3_2
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 286)  (738 286)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (42 14)  (750 286)  (750 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (50 14)  (758 286)  (758 286)  Cascade bit: LH_LC07_inmux02_5

 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (42 15)  (750 287)  (750 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (0 0)  (816 272)  (816 272)  Negative Clock bit

 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 274)  (830 274)  routing T_16_17.wire_logic_cluster/lc_4/out <X> T_16_17.lc_trk_g0_4
 (3 3)  (819 275)  (819 275)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_h_l_23
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 4)  (842 276)  (842 276)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 276)  (843 276)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 276)  (846 276)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (42 4)  (858 276)  (858 276)  LC_2 Logic Functioning bit
 (43 4)  (859 276)  (859 276)  LC_2 Logic Functioning bit
 (45 4)  (861 276)  (861 276)  LC_2 Logic Functioning bit
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 277)  (843 277)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 277)  (846 277)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 277)  (848 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (849 277)  (849 277)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.input_2_2
 (43 5)  (859 277)  (859 277)  LC_2 Logic Functioning bit
 (25 6)  (841 278)  (841 278)  routing T_16_17.wire_logic_cluster/lc_6/out <X> T_16_17.lc_trk_g1_6
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 278)  (846 278)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 278)  (851 278)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.input_2_3
 (39 6)  (855 278)  (855 278)  LC_3 Logic Functioning bit
 (40 6)  (856 278)  (856 278)  LC_3 Logic Functioning bit
 (22 7)  (838 279)  (838 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (842 279)  (842 279)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 279)  (844 279)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 279)  (848 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (850 279)  (850 279)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.input_2_3
 (35 7)  (851 279)  (851 279)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.input_2_3
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (40 7)  (856 279)  (856 279)  LC_3 Logic Functioning bit
 (41 7)  (857 279)  (857 279)  LC_3 Logic Functioning bit
 (42 7)  (858 279)  (858 279)  LC_3 Logic Functioning bit
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 280)  (849 280)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (39 8)  (855 280)  (855 280)  LC_4 Logic Functioning bit
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (47 8)  (863 280)  (863 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (866 280)  (866 280)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (830 281)  (830 281)  routing T_16_17.sp12_v_b_16 <X> T_16_17.lc_trk_g2_0
 (16 9)  (832 281)  (832 281)  routing T_16_17.sp12_v_b_16 <X> T_16_17.lc_trk_g2_0
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (40 9)  (856 281)  (856 281)  LC_4 Logic Functioning bit
 (42 9)  (858 281)  (858 281)  LC_4 Logic Functioning bit
 (25 12)  (841 284)  (841 284)  routing T_16_17.wire_logic_cluster/lc_2/out <X> T_16_17.lc_trk_g3_2
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 284)  (846 284)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 284)  (849 284)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (43 12)  (859 284)  (859 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (14 13)  (830 285)  (830 285)  routing T_16_17.sp12_v_b_16 <X> T_16_17.lc_trk_g3_0
 (16 13)  (832 285)  (832 285)  routing T_16_17.sp12_v_b_16 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (844 285)  (844 285)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 285)  (846 285)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (853 285)  (853 285)  LC_6 Logic Functioning bit
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (21 14)  (837 286)  (837 286)  routing T_16_17.bnl_op_7 <X> T_16_17.lc_trk_g3_7
 (22 14)  (838 286)  (838 286)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (28 14)  (844 286)  (844 286)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 286)  (851 286)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.input_2_7
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (37 14)  (853 286)  (853 286)  LC_7 Logic Functioning bit
 (39 14)  (855 286)  (855 286)  LC_7 Logic Functioning bit
 (40 14)  (856 286)  (856 286)  LC_7 Logic Functioning bit
 (42 14)  (858 286)  (858 286)  LC_7 Logic Functioning bit
 (43 14)  (859 286)  (859 286)  LC_7 Logic Functioning bit
 (51 14)  (867 286)  (867 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (21 15)  (837 287)  (837 287)  routing T_16_17.bnl_op_7 <X> T_16_17.lc_trk_g3_7
 (26 15)  (842 287)  (842 287)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 287)  (843 287)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 287)  (844 287)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 287)  (848 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (850 287)  (850 287)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.input_2_7
 (35 15)  (851 287)  (851 287)  routing T_16_17.lc_trk_g1_6 <X> T_16_17.input_2_7
 (37 15)  (853 287)  (853 287)  LC_7 Logic Functioning bit
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit
 (40 15)  (856 287)  (856 287)  LC_7 Logic Functioning bit
 (41 15)  (857 287)  (857 287)  LC_7 Logic Functioning bit
 (42 15)  (858 287)  (858 287)  LC_7 Logic Functioning bit


LogicTile_24_17

 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_v_b_0 <X> T_24_17.sp12_h_l_23


LogicTile_28_17

 (3 7)  (1459 279)  (1459 279)  routing T_28_17.sp12_h_l_23 <X> T_28_17.sp12_v_t_23


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0



LogicTile_2_16

 (3 4)  (75 260)  (75 260)  routing T_2_16.sp12_v_t_23 <X> T_2_16.sp12_h_r_0


LogicTile_4_16

 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0


LogicTile_5_16

 (3 12)  (237 268)  (237 268)  routing T_5_16.sp12_v_t_22 <X> T_5_16.sp12_h_r_1


LogicTile_6_16

 (19 15)  (307 271)  (307 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_16

 (3 8)  (399 264)  (399 264)  routing T_8_16.sp12_h_r_1 <X> T_8_16.sp12_v_b_1
 (3 9)  (399 265)  (399 265)  routing T_8_16.sp12_h_r_1 <X> T_8_16.sp12_v_b_1


LogicTile_9_16

 (26 0)  (464 256)  (464 256)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 256)  (465 256)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 256)  (467 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 256)  (469 256)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 256)  (470 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 256)  (471 256)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 256)  (472 256)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 256)  (474 256)  LC_0 Logic Functioning bit
 (37 0)  (475 256)  (475 256)  LC_0 Logic Functioning bit
 (38 0)  (476 256)  (476 256)  LC_0 Logic Functioning bit
 (39 0)  (477 256)  (477 256)  LC_0 Logic Functioning bit
 (40 0)  (478 256)  (478 256)  LC_0 Logic Functioning bit
 (41 0)  (479 256)  (479 256)  LC_0 Logic Functioning bit
 (42 0)  (480 256)  (480 256)  LC_0 Logic Functioning bit
 (43 0)  (481 256)  (481 256)  LC_0 Logic Functioning bit
 (51 0)  (489 256)  (489 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (4 1)  (442 257)  (442 257)  routing T_9_16.sp4_v_t_42 <X> T_9_16.sp4_h_r_0
 (13 1)  (451 257)  (451 257)  routing T_9_16.sp4_v_t_44 <X> T_9_16.sp4_h_r_2
 (27 1)  (465 257)  (465 257)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 257)  (467 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 257)  (469 257)  routing T_9_16.lc_trk_g3_6 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 257)  (470 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (471 257)  (471 257)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.input_2_0
 (35 1)  (473 257)  (473 257)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.input_2_0
 (37 1)  (475 257)  (475 257)  LC_0 Logic Functioning bit
 (38 1)  (476 257)  (476 257)  LC_0 Logic Functioning bit
 (39 1)  (477 257)  (477 257)  LC_0 Logic Functioning bit
 (40 1)  (478 257)  (478 257)  LC_0 Logic Functioning bit
 (41 1)  (479 257)  (479 257)  LC_0 Logic Functioning bit
 (42 1)  (480 257)  (480 257)  LC_0 Logic Functioning bit
 (43 1)  (481 257)  (481 257)  LC_0 Logic Functioning bit
 (22 2)  (460 258)  (460 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (461 258)  (461 258)  routing T_9_16.sp12_h_l_12 <X> T_9_16.lc_trk_g0_7
 (22 4)  (460 260)  (460 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (461 260)  (461 260)  routing T_9_16.sp12_h_r_11 <X> T_9_16.lc_trk_g1_3
 (14 5)  (452 261)  (452 261)  routing T_9_16.top_op_0 <X> T_9_16.lc_trk_g1_0
 (15 5)  (453 261)  (453 261)  routing T_9_16.top_op_0 <X> T_9_16.lc_trk_g1_0
 (17 5)  (455 261)  (455 261)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (16 6)  (454 262)  (454 262)  routing T_9_16.sp4_v_b_13 <X> T_9_16.lc_trk_g1_5
 (17 6)  (455 262)  (455 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (456 262)  (456 262)  routing T_9_16.sp4_v_b_13 <X> T_9_16.lc_trk_g1_5
 (25 6)  (463 262)  (463 262)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g1_6
 (5 7)  (443 263)  (443 263)  routing T_9_16.sp4_h_l_38 <X> T_9_16.sp4_v_t_38
 (18 7)  (456 263)  (456 263)  routing T_9_16.sp4_v_b_13 <X> T_9_16.lc_trk_g1_5
 (22 7)  (460 263)  (460 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (461 263)  (461 263)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g1_6
 (25 7)  (463 263)  (463 263)  routing T_9_16.sp4_v_t_3 <X> T_9_16.lc_trk_g1_6
 (25 8)  (463 264)  (463 264)  routing T_9_16.rgt_op_2 <X> T_9_16.lc_trk_g2_2
 (22 9)  (460 265)  (460 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 265)  (462 265)  routing T_9_16.rgt_op_2 <X> T_9_16.lc_trk_g2_2
 (5 12)  (443 268)  (443 268)  routing T_9_16.sp4_v_t_44 <X> T_9_16.sp4_h_r_9
 (21 12)  (459 268)  (459 268)  routing T_9_16.sp4_v_t_14 <X> T_9_16.lc_trk_g3_3
 (22 12)  (460 268)  (460 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (461 268)  (461 268)  routing T_9_16.sp4_v_t_14 <X> T_9_16.lc_trk_g3_3
 (29 12)  (467 268)  (467 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 268)  (468 268)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 268)  (469 268)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 268)  (470 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 268)  (472 268)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 268)  (474 268)  LC_6 Logic Functioning bit
 (26 13)  (464 269)  (464 269)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 269)  (465 269)  routing T_9_16.lc_trk_g1_3 <X> T_9_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 269)  (467 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 269)  (468 269)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 269)  (469 269)  routing T_9_16.lc_trk_g1_6 <X> T_9_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 269)  (470 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (471 269)  (471 269)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.input_2_6
 (34 13)  (472 269)  (472 269)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.input_2_6
 (35 13)  (473 269)  (473 269)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.input_2_6
 (25 14)  (463 270)  (463 270)  routing T_9_16.wire_logic_cluster/lc_6/out <X> T_9_16.lc_trk_g3_6
 (27 14)  (465 270)  (465 270)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 270)  (467 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 270)  (468 270)  routing T_9_16.lc_trk_g1_5 <X> T_9_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 270)  (470 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 270)  (471 270)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (50 14)  (488 270)  (488 270)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (460 271)  (460 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (465 271)  (465 271)  routing T_9_16.lc_trk_g1_0 <X> T_9_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 271)  (467 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 271)  (469 271)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (475 271)  (475 271)  LC_7 Logic Functioning bit
 (46 15)  (484 271)  (484 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (491 271)  (491 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_16

 (26 0)  (518 256)  (518 256)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 256)  (521 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 256)  (522 256)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 256)  (524 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 256)  (526 256)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 256)  (527 256)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.input_2_0
 (14 1)  (506 257)  (506 257)  routing T_10_16.sp4_r_v_b_35 <X> T_10_16.lc_trk_g0_0
 (17 1)  (509 257)  (509 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (28 1)  (520 257)  (520 257)  routing T_10_16.lc_trk_g2_4 <X> T_10_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 257)  (521 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 257)  (524 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (40 1)  (532 257)  (532 257)  LC_0 Logic Functioning bit
 (14 2)  (506 258)  (506 258)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g0_4
 (15 2)  (507 258)  (507 258)  routing T_10_16.sp4_h_r_13 <X> T_10_16.lc_trk_g0_5
 (16 2)  (508 258)  (508 258)  routing T_10_16.sp4_h_r_13 <X> T_10_16.lc_trk_g0_5
 (17 2)  (509 258)  (509 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (510 258)  (510 258)  routing T_10_16.sp4_h_r_13 <X> T_10_16.lc_trk_g0_5
 (14 3)  (506 259)  (506 259)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g0_4
 (15 3)  (507 259)  (507 259)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g0_4
 (16 3)  (508 259)  (508 259)  routing T_10_16.sp4_h_l_9 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (29 4)  (521 260)  (521 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 260)  (522 260)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 260)  (524 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 260)  (525 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 260)  (526 260)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (14 5)  (506 261)  (506 261)  routing T_10_16.sp12_h_r_16 <X> T_10_16.lc_trk_g1_0
 (16 5)  (508 261)  (508 261)  routing T_10_16.sp12_h_r_16 <X> T_10_16.lc_trk_g1_0
 (17 5)  (509 261)  (509 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (27 5)  (519 261)  (519 261)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 261)  (520 261)  routing T_10_16.lc_trk_g3_1 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 261)  (523 261)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (528 261)  (528 261)  LC_2 Logic Functioning bit
 (38 5)  (530 261)  (530 261)  LC_2 Logic Functioning bit
 (14 8)  (506 264)  (506 264)  routing T_10_16.wire_logic_cluster/lc_0/out <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 10)  (518 266)  (518 266)  routing T_10_16.lc_trk_g0_5 <X> T_10_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 266)  (521 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 266)  (523 266)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 266)  (524 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 266)  (528 266)  LC_5 Logic Functioning bit
 (38 10)  (530 266)  (530 266)  LC_5 Logic Functioning bit
 (17 11)  (509 267)  (509 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (29 11)  (521 267)  (521 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (17 12)  (509 268)  (509 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (27 12)  (519 268)  (519 268)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 268)  (520 268)  routing T_10_16.lc_trk_g3_0 <X> T_10_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 268)  (521 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 268)  (524 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 268)  (526 268)  routing T_10_16.lc_trk_g1_0 <X> T_10_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 268)  (528 268)  LC_6 Logic Functioning bit
 (38 12)  (530 268)  (530 268)  LC_6 Logic Functioning bit
 (41 12)  (533 268)  (533 268)  LC_6 Logic Functioning bit
 (43 12)  (535 268)  (535 268)  LC_6 Logic Functioning bit
 (50 12)  (542 268)  (542 268)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (509 269)  (509 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (510 269)  (510 269)  routing T_10_16.sp4_r_v_b_41 <X> T_10_16.lc_trk_g3_1
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (515 269)  (515 269)  routing T_10_16.sp4_v_b_42 <X> T_10_16.lc_trk_g3_2
 (24 13)  (516 269)  (516 269)  routing T_10_16.sp4_v_b_42 <X> T_10_16.lc_trk_g3_2
 (28 13)  (520 269)  (520 269)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 269)  (521 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (528 269)  (528 269)  LC_6 Logic Functioning bit
 (37 13)  (529 269)  (529 269)  LC_6 Logic Functioning bit
 (39 13)  (531 269)  (531 269)  LC_6 Logic Functioning bit
 (40 13)  (532 269)  (532 269)  LC_6 Logic Functioning bit
 (42 13)  (534 269)  (534 269)  LC_6 Logic Functioning bit
 (46 13)  (538 269)  (538 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_11_16

 (22 0)  (568 256)  (568 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (569 256)  (569 256)  routing T_11_16.sp12_h_l_16 <X> T_11_16.lc_trk_g0_3
 (25 0)  (571 256)  (571 256)  routing T_11_16.lft_op_2 <X> T_11_16.lc_trk_g0_2
 (29 0)  (575 256)  (575 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 256)  (577 256)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 256)  (578 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 256)  (579 256)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 256)  (580 256)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 256)  (581 256)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.input_2_0
 (52 0)  (598 256)  (598 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (567 257)  (567 257)  routing T_11_16.sp12_h_l_16 <X> T_11_16.lc_trk_g0_3
 (22 1)  (568 257)  (568 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 257)  (570 257)  routing T_11_16.lft_op_2 <X> T_11_16.lc_trk_g0_2
 (26 1)  (572 257)  (572 257)  routing T_11_16.lc_trk_g0_2 <X> T_11_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 257)  (575 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 257)  (576 257)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 257)  (577 257)  routing T_11_16.lc_trk_g3_6 <X> T_11_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 257)  (578 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (580 257)  (580 257)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.input_2_0
 (37 1)  (583 257)  (583 257)  LC_0 Logic Functioning bit
 (51 1)  (597 257)  (597 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (16 6)  (562 262)  (562 262)  routing T_11_16.sp12_h_r_13 <X> T_11_16.lc_trk_g1_5
 (17 6)  (563 262)  (563 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (26 6)  (572 262)  (572 262)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 262)  (573 262)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 262)  (575 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 262)  (576 262)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 262)  (578 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 262)  (579 262)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 262)  (580 262)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (587 262)  (587 262)  LC_3 Logic Functioning bit
 (43 6)  (589 262)  (589 262)  LC_3 Logic Functioning bit
 (52 6)  (598 262)  (598 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (573 263)  (573 263)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 263)  (574 263)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 263)  (575 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (582 263)  (582 263)  LC_3 Logic Functioning bit
 (38 7)  (584 263)  (584 263)  LC_3 Logic Functioning bit
 (14 9)  (560 265)  (560 265)  routing T_11_16.sp4_h_r_24 <X> T_11_16.lc_trk_g2_0
 (15 9)  (561 265)  (561 265)  routing T_11_16.sp4_h_r_24 <X> T_11_16.lc_trk_g2_0
 (16 9)  (562 265)  (562 265)  routing T_11_16.sp4_h_r_24 <X> T_11_16.lc_trk_g2_0
 (17 9)  (563 265)  (563 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (568 265)  (568 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (569 265)  (569 265)  routing T_11_16.sp4_h_l_15 <X> T_11_16.lc_trk_g2_2
 (24 9)  (570 265)  (570 265)  routing T_11_16.sp4_h_l_15 <X> T_11_16.lc_trk_g2_2
 (25 9)  (571 265)  (571 265)  routing T_11_16.sp4_h_l_15 <X> T_11_16.lc_trk_g2_2
 (17 10)  (563 266)  (563 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (15 12)  (561 268)  (561 268)  routing T_11_16.sp4_v_t_28 <X> T_11_16.lc_trk_g3_1
 (16 12)  (562 268)  (562 268)  routing T_11_16.sp4_v_t_28 <X> T_11_16.lc_trk_g3_1
 (17 12)  (563 268)  (563 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (26 12)  (572 268)  (572 268)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 268)  (573 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 268)  (574 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 268)  (575 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 268)  (576 268)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 268)  (577 268)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 268)  (578 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 268)  (579 268)  routing T_11_16.lc_trk_g2_5 <X> T_11_16.wire_logic_cluster/lc_6/in_3
 (41 12)  (587 268)  (587 268)  LC_6 Logic Functioning bit
 (51 12)  (597 268)  (597 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (573 269)  (573 269)  routing T_11_16.lc_trk_g1_5 <X> T_11_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 269)  (575 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (578 269)  (578 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (579 269)  (579 269)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.input_2_6
 (34 13)  (580 269)  (580 269)  routing T_11_16.lc_trk_g3_1 <X> T_11_16.input_2_6
 (42 13)  (588 269)  (588 269)  LC_6 Logic Functioning bit
 (28 14)  (574 270)  (574 270)  routing T_11_16.lc_trk_g2_0 <X> T_11_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 270)  (575 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 270)  (578 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 270)  (579 270)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 270)  (582 270)  LC_7 Logic Functioning bit
 (37 14)  (583 270)  (583 270)  LC_7 Logic Functioning bit
 (38 14)  (584 270)  (584 270)  LC_7 Logic Functioning bit
 (39 14)  (585 270)  (585 270)  LC_7 Logic Functioning bit
 (40 14)  (586 270)  (586 270)  LC_7 Logic Functioning bit
 (41 14)  (587 270)  (587 270)  LC_7 Logic Functioning bit
 (43 14)  (589 270)  (589 270)  LC_7 Logic Functioning bit
 (47 14)  (593 270)  (593 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (596 270)  (596 270)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (560 271)  (560 271)  routing T_11_16.sp4_r_v_b_44 <X> T_11_16.lc_trk_g3_4
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (568 271)  (568 271)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (570 271)  (570 271)  routing T_11_16.tnl_op_6 <X> T_11_16.lc_trk_g3_6
 (25 15)  (571 271)  (571 271)  routing T_11_16.tnl_op_6 <X> T_11_16.lc_trk_g3_6
 (26 15)  (572 271)  (572 271)  routing T_11_16.lc_trk_g0_3 <X> T_11_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 271)  (575 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (577 271)  (577 271)  routing T_11_16.lc_trk_g2_2 <X> T_11_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (582 271)  (582 271)  LC_7 Logic Functioning bit
 (37 15)  (583 271)  (583 271)  LC_7 Logic Functioning bit
 (38 15)  (584 271)  (584 271)  LC_7 Logic Functioning bit
 (39 15)  (585 271)  (585 271)  LC_7 Logic Functioning bit
 (40 15)  (586 271)  (586 271)  LC_7 Logic Functioning bit
 (41 15)  (587 271)  (587 271)  LC_7 Logic Functioning bit
 (42 15)  (588 271)  (588 271)  LC_7 Logic Functioning bit
 (43 15)  (589 271)  (589 271)  LC_7 Logic Functioning bit


LogicTile_12_16

 (19 0)  (619 256)  (619 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (5 7)  (605 263)  (605 263)  routing T_12_16.sp4_h_l_38 <X> T_12_16.sp4_v_t_38


LogicTile_13_16

 (8 0)  (662 256)  (662 256)  routing T_13_16.sp4_h_l_36 <X> T_13_16.sp4_h_r_1
 (19 5)  (673 261)  (673 261)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_14_16

 (0 0)  (708 256)  (708 256)  Negative Clock bit

 (15 0)  (723 256)  (723 256)  routing T_14_16.top_op_1 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (726 257)  (726 257)  routing T_14_16.top_op_1 <X> T_14_16.lc_trk_g0_1
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 258)  (722 258)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g1_6
 (25 7)  (733 263)  (733 263)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g1_6
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 264)  (742 264)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (40 9)  (748 265)  (748 265)  LC_4 Logic Functioning bit
 (42 9)  (750 265)  (750 265)  LC_4 Logic Functioning bit
 (45 9)  (753 265)  (753 265)  LC_4 Logic Functioning bit
 (0 14)  (708 270)  (708 270)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 270)  (723 270)  routing T_14_16.sp4_v_t_32 <X> T_14_16.lc_trk_g3_5
 (16 14)  (724 270)  (724 270)  routing T_14_16.sp4_v_t_32 <X> T_14_16.lc_trk_g3_5
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (708 271)  (708 271)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 271)  (709 271)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_7/s_r


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 258)  (776 258)  routing T_15_16.lft_op_4 <X> T_15_16.lc_trk_g0_4
 (26 2)  (788 258)  (788 258)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 258)  (795 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 258)  (796 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 258)  (797 258)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_1
 (41 2)  (803 258)  (803 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (15 3)  (777 259)  (777 259)  routing T_15_16.lft_op_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 259)  (794 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (795 259)  (795 259)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_1
 (35 3)  (797 259)  (797 259)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_1
 (15 5)  (777 261)  (777 261)  routing T_15_16.sp4_v_t_5 <X> T_15_16.lc_trk_g1_0
 (16 5)  (778 261)  (778 261)  routing T_15_16.sp4_v_t_5 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 262)  (786 262)  routing T_15_16.bot_op_7 <X> T_15_16.lc_trk_g1_7
 (26 6)  (788 262)  (788 262)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 262)  (797 262)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_3
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (14 7)  (776 263)  (776 263)  routing T_15_16.sp4_r_v_b_28 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 263)  (786 263)  routing T_15_16.bot_op_6 <X> T_15_16.lc_trk_g1_6
 (27 7)  (789 263)  (789 263)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (795 263)  (795 263)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_3
 (35 7)  (797 263)  (797 263)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (37 8)  (799 264)  (799 264)  LC_4 Logic Functioning bit
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (40 8)  (802 264)  (802 264)  LC_4 Logic Functioning bit
 (41 8)  (803 264)  (803 264)  LC_4 Logic Functioning bit
 (47 8)  (809 264)  (809 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (812 264)  (812 264)  Cascade bit: LH_LC04_inmux02_5

 (36 9)  (798 265)  (798 265)  LC_4 Logic Functioning bit
 (37 9)  (799 265)  (799 265)  LC_4 Logic Functioning bit
 (38 9)  (800 265)  (800 265)  LC_4 Logic Functioning bit
 (39 9)  (801 265)  (801 265)  LC_4 Logic Functioning bit
 (40 9)  (802 265)  (802 265)  LC_4 Logic Functioning bit
 (41 9)  (803 265)  (803 265)  LC_4 Logic Functioning bit
 (15 10)  (777 266)  (777 266)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 266)  (780 266)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g2_5
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (785 266)  (785 266)  routing T_15_16.sp4_v_b_47 <X> T_15_16.lc_trk_g2_7
 (24 10)  (786 266)  (786 266)  routing T_15_16.sp4_v_b_47 <X> T_15_16.lc_trk_g2_7
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g3_1
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 270)  (796 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 270)  (797 270)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.input_2_7
 (40 14)  (802 270)  (802 270)  LC_7 Logic Functioning bit
 (18 15)  (780 271)  (780 271)  routing T_15_16.sp4_r_v_b_45 <X> T_15_16.lc_trk_g3_5
 (28 15)  (790 271)  (790 271)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (796 271)  (796 271)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.input_2_7
 (35 15)  (797 271)  (797 271)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.input_2_7
 (53 15)  (815 271)  (815 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_16

 (0 0)  (816 256)  (816 256)  Negative Clock bit

 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (817 260)  (817 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (831 260)  (831 260)  routing T_16_16.lft_op_1 <X> T_16_16.lc_trk_g1_1
 (17 4)  (833 260)  (833 260)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (834 260)  (834 260)  routing T_16_16.lft_op_1 <X> T_16_16.lc_trk_g1_1
 (21 4)  (837 260)  (837 260)  routing T_16_16.sp12_h_r_3 <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (840 260)  (840 260)  routing T_16_16.sp12_h_r_3 <X> T_16_16.lc_trk_g1_3
 (0 5)  (816 261)  (816 261)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (1 5)  (817 261)  (817 261)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_7/cen
 (21 5)  (837 261)  (837 261)  routing T_16_16.sp12_h_r_3 <X> T_16_16.lc_trk_g1_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g1_1 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (0 14)  (816 270)  (816 270)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp4_v_t_16 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (834 270)  (834 270)  routing T_16_16.sp4_v_t_16 <X> T_16_16.lc_trk_g3_5
 (0 15)  (816 271)  (816 271)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 271)  (817 271)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_7/s_r


LogicTile_17_16

 (8 1)  (882 257)  (882 257)  routing T_17_16.sp4_h_l_36 <X> T_17_16.sp4_v_b_1
 (9 1)  (883 257)  (883 257)  routing T_17_16.sp4_h_l_36 <X> T_17_16.sp4_v_b_1


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



RAM_Tile_8_15

 (3 4)  (399 244)  (399 244)  routing T_8_15.sp12_v_t_23 <X> T_8_15.sp12_h_r_0


LogicTile_11_15

 (3 12)  (549 252)  (549 252)  routing T_11_15.sp12_v_t_22 <X> T_11_15.sp12_h_r_1


LogicTile_12_15

 (2 0)  (602 240)  (602 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_13_15

 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_5 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (21 2)  (675 242)  (675 242)  routing T_13_15.bnr_op_7 <X> T_13_15.lc_trk_g0_7
 (22 2)  (676 242)  (676 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (0 3)  (654 243)  (654 243)  routing T_13_15.glb_netwk_5 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (21 3)  (675 243)  (675 243)  routing T_13_15.bnr_op_7 <X> T_13_15.lc_trk_g0_7
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (52 12)  (706 252)  (706 252)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (39 13)  (693 253)  (693 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (42 13)  (696 253)  (696 253)  LC_6 Logic Functioning bit
 (25 14)  (679 254)  (679 254)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g3_6
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_15

 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 241)  (732 241)  routing T_14_15.bot_op_2 <X> T_14_15.lc_trk_g0_2
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.bot_op_7 <X> T_14_15.lc_trk_g0_7
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.bot_op_6 <X> T_14_15.lc_trk_g0_6
 (25 6)  (733 246)  (733 246)  routing T_14_15.lft_op_6 <X> T_14_15.lc_trk_g1_6
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 247)  (732 247)  routing T_14_15.lft_op_6 <X> T_14_15.lc_trk_g1_6
 (21 8)  (729 248)  (729 248)  routing T_14_15.bnl_op_3 <X> T_14_15.lc_trk_g2_3
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (734 248)  (734 248)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 248)  (739 248)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 248)  (742 248)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 248)  (743 248)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_4
 (40 8)  (748 248)  (748 248)  LC_4 Logic Functioning bit
 (21 9)  (729 249)  (729 249)  routing T_14_15.bnl_op_3 <X> T_14_15.lc_trk_g2_3
 (27 9)  (735 249)  (735 249)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 249)  (738 249)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 249)  (739 249)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 249)  (740 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (741 249)  (741 249)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_4
 (35 9)  (743 249)  (743 249)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.input_2_4
 (51 9)  (759 249)  (759 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (733 250)  (733 250)  routing T_14_15.bnl_op_6 <X> T_14_15.lc_trk_g2_6
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (50 10)  (758 250)  (758 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (733 251)  (733 251)  routing T_14_15.bnl_op_6 <X> T_14_15.lc_trk_g2_6
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 251)  (738 251)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (726 254)  (726 254)  routing T_14_15.bnl_op_5 <X> T_14_15.lc_trk_g3_5
 (18 15)  (726 255)  (726 255)  routing T_14_15.bnl_op_5 <X> T_14_15.lc_trk_g3_5


LogicTile_15_15

 (0 0)  (762 240)  (762 240)  Negative Clock bit

 (14 0)  (776 240)  (776 240)  routing T_15_15.bnr_op_0 <X> T_15_15.lc_trk_g0_0
 (14 1)  (776 241)  (776 241)  routing T_15_15.bnr_op_0 <X> T_15_15.lc_trk_g0_0
 (17 1)  (779 241)  (779 241)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (783 242)  (783 242)  routing T_15_15.sp4_v_b_7 <X> T_15_15.lc_trk_g0_7
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (785 242)  (785 242)  routing T_15_15.sp4_v_b_7 <X> T_15_15.lc_trk_g0_7
 (8 3)  (770 243)  (770 243)  routing T_15_15.sp4_h_r_1 <X> T_15_15.sp4_v_t_36
 (9 3)  (771 243)  (771 243)  routing T_15_15.sp4_h_r_1 <X> T_15_15.sp4_v_t_36
 (15 4)  (777 244)  (777 244)  routing T_15_15.bot_op_1 <X> T_15_15.lc_trk_g1_1
 (17 4)  (779 244)  (779 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (783 244)  (783 244)  routing T_15_15.sp4_v_b_3 <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (785 244)  (785 244)  routing T_15_15.sp4_v_b_3 <X> T_15_15.lc_trk_g1_3
 (14 6)  (776 246)  (776 246)  routing T_15_15.bnr_op_4 <X> T_15_15.lc_trk_g1_4
 (21 6)  (783 246)  (783 246)  routing T_15_15.wire_logic_cluster/lc_7/out <X> T_15_15.lc_trk_g1_7
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (12 7)  (774 247)  (774 247)  routing T_15_15.sp4_h_l_40 <X> T_15_15.sp4_v_t_40
 (14 7)  (776 247)  (776 247)  routing T_15_15.bnr_op_4 <X> T_15_15.lc_trk_g1_4
 (17 7)  (779 247)  (779 247)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 247)  (786 247)  routing T_15_15.bot_op_6 <X> T_15_15.lc_trk_g1_6
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g1_4 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 252)  (793 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (38 12)  (800 252)  (800 252)  LC_6 Logic Functioning bit
 (39 12)  (801 252)  (801 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 253)  (794 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (796 253)  (796 253)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.input_2_6
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (38 13)  (800 253)  (800 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (0 14)  (762 254)  (762 254)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 254)  (778 254)  routing T_15_15.sp4_v_t_16 <X> T_15_15.lc_trk_g3_5
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.sp4_v_t_16 <X> T_15_15.lc_trk_g3_5
 (25 14)  (787 254)  (787 254)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g3_6
 (26 14)  (788 254)  (788 254)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 254)  (789 254)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 254)  (793 254)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 254)  (796 254)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 254)  (797 254)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.input_2_7
 (39 14)  (801 254)  (801 254)  LC_7 Logic Functioning bit
 (45 14)  (807 254)  (807 254)  LC_7 Logic Functioning bit
 (0 15)  (762 255)  (762 255)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 255)  (763 255)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (10 15)  (772 255)  (772 255)  routing T_15_15.sp4_h_l_40 <X> T_15_15.sp4_v_t_47
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 255)  (788 255)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 255)  (793 255)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 255)  (794 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (796 255)  (796 255)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.input_2_7
 (35 15)  (797 255)  (797 255)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.input_2_7
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit
 (38 15)  (800 255)  (800 255)  LC_7 Logic Functioning bit
 (39 15)  (801 255)  (801 255)  LC_7 Logic Functioning bit
 (43 15)  (805 255)  (805 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (3 0)  (819 240)  (819 240)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_v_b_0
 (14 1)  (830 241)  (830 241)  routing T_16_15.sp12_h_r_16 <X> T_16_15.lc_trk_g0_0
 (16 1)  (832 241)  (832 241)  routing T_16_15.sp12_h_r_16 <X> T_16_15.lc_trk_g0_0
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (14 2)  (830 242)  (830 242)  routing T_16_15.sp4_h_l_1 <X> T_16_15.lc_trk_g0_4
 (15 3)  (831 243)  (831 243)  routing T_16_15.sp4_h_l_1 <X> T_16_15.lc_trk_g0_4
 (16 3)  (832 243)  (832 243)  routing T_16_15.sp4_h_l_1 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (3 4)  (819 244)  (819 244)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_h_r_0
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 244)  (851 244)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.input_2_2
 (15 5)  (831 245)  (831 245)  routing T_16_15.bot_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (839 245)  (839 245)  routing T_16_15.sp12_h_r_10 <X> T_16_15.lc_trk_g1_2
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 245)  (846 245)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 245)  (848 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (19 13)  (835 253)  (835 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0



IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_10_14

 (13 2)  (505 226)  (505 226)  routing T_10_14.sp4_v_b_2 <X> T_10_14.sp4_v_t_39


LogicTile_13_14

 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 224)  (684 224)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (35 0)  (689 224)  (689 224)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_0
 (44 0)  (698 224)  (698 224)  LC_0 Logic Functioning bit
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 225)  (686 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (687 225)  (687 225)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_0
 (34 1)  (688 225)  (688 225)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_0
 (35 1)  (689 225)  (689 225)  routing T_13_14.lc_trk_g3_7 <X> T_13_14.input_2_0
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_5 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (39 2)  (693 226)  (693 226)  LC_1 Logic Functioning bit
 (44 2)  (698 226)  (698 226)  LC_1 Logic Functioning bit
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (0 3)  (654 227)  (654 227)  routing T_13_14.glb_netwk_5 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (40 3)  (694 227)  (694 227)  LC_1 Logic Functioning bit
 (41 3)  (695 227)  (695 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (43 3)  (697 227)  (697 227)  LC_1 Logic Functioning bit
 (21 4)  (675 228)  (675 228)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (37 4)  (691 228)  (691 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (39 4)  (693 228)  (693 228)  LC_2 Logic Functioning bit
 (44 4)  (698 228)  (698 228)  LC_2 Logic Functioning bit
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 229)  (690 229)  LC_2 Logic Functioning bit
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (38 5)  (692 229)  (692 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 230)  (672 230)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g1_5
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (44 6)  (698 230)  (698 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 231)  (678 231)  routing T_13_14.top_op_6 <X> T_13_14.lc_trk_g1_6
 (25 7)  (679 231)  (679 231)  routing T_13_14.top_op_6 <X> T_13_14.lc_trk_g1_6
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 231)  (694 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (48 7)  (702 231)  (702 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (681 232)  (681 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 232)  (682 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 232)  (690 232)  LC_4 Logic Functioning bit
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (38 8)  (692 232)  (692 232)  LC_4 Logic Functioning bit
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (44 8)  (698 232)  (698 232)  LC_4 Logic Functioning bit
 (36 9)  (690 233)  (690 233)  LC_4 Logic Functioning bit
 (37 9)  (691 233)  (691 233)  LC_4 Logic Functioning bit
 (38 9)  (692 233)  (692 233)  LC_4 Logic Functioning bit
 (39 9)  (693 233)  (693 233)  LC_4 Logic Functioning bit
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (39 10)  (693 234)  (693 234)  LC_5 Logic Functioning bit
 (44 10)  (698 234)  (698 234)  LC_5 Logic Functioning bit
 (45 10)  (699 234)  (699 234)  LC_5 Logic Functioning bit
 (40 11)  (694 235)  (694 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.wire_logic_cluster/lc_1/out <X> T_13_14.lc_trk_g3_1
 (25 12)  (679 236)  (679 236)  routing T_13_14.rgt_op_2 <X> T_13_14.lc_trk_g3_2
 (27 12)  (681 236)  (681 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (41 12)  (695 236)  (695 236)  LC_6 Logic Functioning bit
 (43 12)  (697 236)  (697 236)  LC_6 Logic Functioning bit
 (45 12)  (699 236)  (699 236)  LC_6 Logic Functioning bit
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 237)  (678 237)  routing T_13_14.rgt_op_2 <X> T_13_14.lc_trk_g3_2
 (30 13)  (684 237)  (684 237)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (37 13)  (691 237)  (691 237)  LC_6 Logic Functioning bit
 (39 13)  (693 237)  (693 237)  LC_6 Logic Functioning bit
 (41 13)  (695 237)  (695 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (14 14)  (668 238)  (668 238)  routing T_13_14.rgt_op_4 <X> T_13_14.lc_trk_g3_4
 (21 14)  (675 238)  (675 238)  routing T_13_14.rgt_op_7 <X> T_13_14.lc_trk_g3_7
 (22 14)  (676 238)  (676 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 238)  (678 238)  routing T_13_14.rgt_op_7 <X> T_13_14.lc_trk_g3_7
 (25 14)  (679 238)  (679 238)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g3_6
 (15 15)  (669 239)  (669 239)  routing T_13_14.rgt_op_4 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_14_14

 (15 0)  (723 224)  (723 224)  routing T_14_14.lft_op_1 <X> T_14_14.lc_trk_g0_1
 (17 0)  (725 224)  (725 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 224)  (726 224)  routing T_14_14.lft_op_1 <X> T_14_14.lc_trk_g0_1
 (21 0)  (729 224)  (729 224)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g0_3
 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (742 225)  (742 225)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.input_2_0
 (35 1)  (743 225)  (743 225)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.input_2_0
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_5 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (723 226)  (723 226)  routing T_14_14.lft_op_5 <X> T_14_14.lc_trk_g0_5
 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 226)  (726 226)  routing T_14_14.lft_op_5 <X> T_14_14.lc_trk_g0_5
 (25 2)  (733 226)  (733 226)  routing T_14_14.lft_op_6 <X> T_14_14.lc_trk_g0_6
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 226)  (736 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (39 2)  (747 226)  (747 226)  LC_1 Logic Functioning bit
 (41 2)  (749 226)  (749 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (47 2)  (755 226)  (755 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (758 226)  (758 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 227)  (708 227)  routing T_14_14.glb_netwk_5 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (15 3)  (723 227)  (723 227)  routing T_14_14.bot_op_4 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 227)  (732 227)  routing T_14_14.lft_op_6 <X> T_14_14.lc_trk_g0_6
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (21 4)  (729 228)  (729 228)  routing T_14_14.lft_op_3 <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 228)  (732 228)  routing T_14_14.lft_op_3 <X> T_14_14.lc_trk_g1_3
 (25 4)  (733 228)  (733 228)  routing T_14_14.lft_op_2 <X> T_14_14.lc_trk_g1_2
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 228)  (743 228)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.input_2_2
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (41 4)  (749 228)  (749 228)  LC_2 Logic Functioning bit
 (45 4)  (753 228)  (753 228)  LC_2 Logic Functioning bit
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.lft_op_2 <X> T_14_14.lc_trk_g1_2
 (26 5)  (734 229)  (734 229)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 229)  (736 229)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 229)  (738 229)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 229)  (740 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (741 229)  (741 229)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.input_2_2
 (34 5)  (742 229)  (742 229)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.input_2_2
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (40 5)  (748 229)  (748 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (14 6)  (722 230)  (722 230)  routing T_14_14.lft_op_4 <X> T_14_14.lc_trk_g1_4
 (15 6)  (723 230)  (723 230)  routing T_14_14.top_op_5 <X> T_14_14.lc_trk_g1_5
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (729 230)  (729 230)  routing T_14_14.wire_logic_cluster/lc_7/out <X> T_14_14.lc_trk_g1_7
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 230)  (743 230)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_3
 (15 7)  (723 231)  (723 231)  routing T_14_14.lft_op_4 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (726 231)  (726 231)  routing T_14_14.top_op_5 <X> T_14_14.lc_trk_g1_5
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 231)  (740 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 231)  (741 231)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_3
 (34 7)  (742 231)  (742 231)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.input_2_3
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (25 8)  (733 232)  (733 232)  routing T_14_14.wire_logic_cluster/lc_2/out <X> T_14_14.lc_trk_g2_2
 (26 8)  (734 232)  (734 232)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 232)  (735 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (41 8)  (749 232)  (749 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (50 8)  (758 232)  (758 232)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (735 233)  (735 233)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 233)  (736 233)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (39 9)  (747 233)  (747 233)  LC_4 Logic Functioning bit
 (41 9)  (749 233)  (749 233)  LC_4 Logic Functioning bit
 (43 9)  (751 233)  (751 233)  LC_4 Logic Functioning bit
 (16 10)  (724 234)  (724 234)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (26 10)  (734 234)  (734 234)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 234)  (738 234)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 234)  (742 234)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 234)  (743 234)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_5
 (42 10)  (750 234)  (750 234)  LC_5 Logic Functioning bit
 (18 11)  (726 235)  (726 235)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 235)  (738 235)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 235)  (739 235)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 235)  (740 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (741 235)  (741 235)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_5
 (34 11)  (742 235)  (742 235)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_5
 (35 11)  (743 235)  (743 235)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.input_2_5
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g3_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 236)  (739 236)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 236)  (742 236)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (40 12)  (748 236)  (748 236)  LC_6 Logic Functioning bit
 (42 12)  (750 236)  (750 236)  LC_6 Logic Functioning bit
 (40 13)  (748 237)  (748 237)  LC_6 Logic Functioning bit
 (42 13)  (750 237)  (750 237)  LC_6 Logic Functioning bit
 (14 14)  (722 238)  (722 238)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g3_4
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 238)  (726 238)  routing T_14_14.wire_logic_cluster/lc_5/out <X> T_14_14.lc_trk_g3_5
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (40 14)  (748 238)  (748 238)  LC_7 Logic Functioning bit
 (41 14)  (749 238)  (749 238)  LC_7 Logic Functioning bit
 (42 14)  (750 238)  (750 238)  LC_7 Logic Functioning bit
 (43 14)  (751 238)  (751 238)  LC_7 Logic Functioning bit
 (45 14)  (753 238)  (753 238)  LC_7 Logic Functioning bit
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.tnl_op_6 <X> T_14_14.lc_trk_g3_6
 (25 15)  (733 239)  (733 239)  routing T_14_14.tnl_op_6 <X> T_14_14.lc_trk_g3_6
 (31 15)  (739 239)  (739 239)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (40 15)  (748 239)  (748 239)  LC_7 Logic Functioning bit
 (41 15)  (749 239)  (749 239)  LC_7 Logic Functioning bit
 (42 15)  (750 239)  (750 239)  LC_7 Logic Functioning bit
 (43 15)  (751 239)  (751 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (15 0)  (777 224)  (777 224)  routing T_15_14.bot_op_1 <X> T_15_14.lc_trk_g0_1
 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (784 224)  (784 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 224)  (786 224)  routing T_15_14.bot_op_3 <X> T_15_14.lc_trk_g0_3
 (25 2)  (787 226)  (787 226)  routing T_15_14.sp4_v_t_3 <X> T_15_14.lc_trk_g0_6
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 226)  (793 226)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 226)  (795 226)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 227)  (785 227)  routing T_15_14.sp4_v_t_3 <X> T_15_14.lc_trk_g0_6
 (25 3)  (787 227)  (787 227)  routing T_15_14.sp4_v_t_3 <X> T_15_14.lc_trk_g0_6
 (30 3)  (792 227)  (792 227)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (25 8)  (787 232)  (787 232)  routing T_15_14.rgt_op_2 <X> T_15_14.lc_trk_g2_2
 (22 9)  (784 233)  (784 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 233)  (786 233)  routing T_15_14.rgt_op_2 <X> T_15_14.lc_trk_g2_2
 (25 10)  (787 234)  (787 234)  routing T_15_14.rgt_op_6 <X> T_15_14.lc_trk_g2_6
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 235)  (786 235)  routing T_15_14.rgt_op_6 <X> T_15_14.lc_trk_g2_6
 (26 12)  (788 236)  (788 236)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 236)  (797 236)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_6
 (26 13)  (788 237)  (788 237)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 237)  (794 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (795 237)  (795 237)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_6
 (34 13)  (796 237)  (796 237)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_6
 (40 13)  (802 237)  (802 237)  LC_6 Logic Functioning bit
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_16_14

 (0 0)  (816 224)  (816 224)  Negative Clock bit

 (21 0)  (837 224)  (837 224)  routing T_16_14.wire_logic_cluster/lc_3/out <X> T_16_14.lc_trk_g0_3
 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (843 224)  (843 224)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 224)  (845 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 224)  (848 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 224)  (850 224)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 224)  (852 224)  LC_0 Logic Functioning bit
 (37 0)  (853 224)  (853 224)  LC_0 Logic Functioning bit
 (39 0)  (855 224)  (855 224)  LC_0 Logic Functioning bit
 (43 0)  (859 224)  (859 224)  LC_0 Logic Functioning bit
 (45 0)  (861 224)  (861 224)  LC_0 Logic Functioning bit
 (22 1)  (838 225)  (838 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 225)  (840 225)  routing T_16_14.top_op_2 <X> T_16_14.lc_trk_g0_2
 (25 1)  (841 225)  (841 225)  routing T_16_14.top_op_2 <X> T_16_14.lc_trk_g0_2
 (26 1)  (842 225)  (842 225)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 225)  (845 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 225)  (847 225)  routing T_16_14.lc_trk_g1_2 <X> T_16_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 225)  (848 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (850 225)  (850 225)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.input_2_0
 (37 1)  (853 225)  (853 225)  LC_0 Logic Functioning bit
 (39 1)  (855 225)  (855 225)  LC_0 Logic Functioning bit
 (42 1)  (858 225)  (858 225)  LC_0 Logic Functioning bit
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (831 227)  (831 227)  routing T_16_14.bot_op_4 <X> T_16_14.lc_trk_g0_4
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (14 4)  (830 228)  (830 228)  routing T_16_14.wire_logic_cluster/lc_0/out <X> T_16_14.lc_trk_g1_0
 (17 4)  (833 228)  (833 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (26 4)  (842 228)  (842 228)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 228)  (843 228)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 228)  (853 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (42 4)  (858 228)  (858 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (17 5)  (833 229)  (833 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (834 229)  (834 229)  routing T_16_14.sp4_r_v_b_25 <X> T_16_14.lc_trk_g1_1
 (22 5)  (838 229)  (838 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 229)  (840 229)  routing T_16_14.bot_op_2 <X> T_16_14.lc_trk_g1_2
 (26 5)  (842 229)  (842 229)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 229)  (844 229)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 229)  (848 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (849 229)  (849 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.input_2_2
 (35 5)  (851 229)  (851 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.input_2_2
 (36 5)  (852 229)  (852 229)  LC_2 Logic Functioning bit
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (42 5)  (858 229)  (858 229)  LC_2 Logic Functioning bit
 (13 6)  (829 230)  (829 230)  routing T_16_14.sp4_v_b_5 <X> T_16_14.sp4_v_t_40
 (14 6)  (830 230)  (830 230)  routing T_16_14.wire_logic_cluster/lc_4/out <X> T_16_14.lc_trk_g1_4
 (16 6)  (832 230)  (832 230)  routing T_16_14.sp4_v_b_5 <X> T_16_14.lc_trk_g1_5
 (17 6)  (833 230)  (833 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (834 230)  (834 230)  routing T_16_14.sp4_v_b_5 <X> T_16_14.lc_trk_g1_5
 (26 6)  (842 230)  (842 230)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 230)  (847 230)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (37 6)  (853 230)  (853 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (39 6)  (855 230)  (855 230)  LC_3 Logic Functioning bit
 (42 6)  (858 230)  (858 230)  LC_3 Logic Functioning bit
 (45 6)  (861 230)  (861 230)  LC_3 Logic Functioning bit
 (52 6)  (868 230)  (868 230)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (17 7)  (833 231)  (833 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (838 231)  (838 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 231)  (840 231)  routing T_16_14.bot_op_6 <X> T_16_14.lc_trk_g1_6
 (26 7)  (842 231)  (842 231)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 231)  (843 231)  routing T_16_14.lc_trk_g1_6 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 231)  (846 231)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 231)  (848 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 231)  (851 231)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.input_2_3
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (38 7)  (854 231)  (854 231)  LC_3 Logic Functioning bit
 (39 7)  (855 231)  (855 231)  LC_3 Logic Functioning bit
 (42 7)  (858 231)  (858 231)  LC_3 Logic Functioning bit
 (43 7)  (859 231)  (859 231)  LC_3 Logic Functioning bit
 (44 7)  (860 231)  (860 231)  LC_3 Logic Functioning bit
 (19 8)  (835 232)  (835 232)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 8)  (841 232)  (841 232)  routing T_16_14.wire_logic_cluster/lc_2/out <X> T_16_14.lc_trk_g2_2
 (26 8)  (842 232)  (842 232)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 232)  (843 232)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 232)  (845 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 232)  (847 232)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 232)  (848 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 232)  (850 232)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 232)  (853 232)  LC_4 Logic Functioning bit
 (39 8)  (855 232)  (855 232)  LC_4 Logic Functioning bit
 (41 8)  (857 232)  (857 232)  LC_4 Logic Functioning bit
 (43 8)  (859 232)  (859 232)  LC_4 Logic Functioning bit
 (45 8)  (861 232)  (861 232)  LC_4 Logic Functioning bit
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (842 233)  (842 233)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 233)  (844 233)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 233)  (845 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 233)  (848 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (849 233)  (849 233)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.input_2_4
 (35 9)  (851 233)  (851 233)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.input_2_4
 (37 9)  (853 233)  (853 233)  LC_4 Logic Functioning bit
 (39 9)  (855 233)  (855 233)  LC_4 Logic Functioning bit
 (41 9)  (857 233)  (857 233)  LC_4 Logic Functioning bit
 (25 10)  (841 234)  (841 234)  routing T_16_14.wire_logic_cluster/lc_6/out <X> T_16_14.lc_trk_g2_6
 (22 11)  (838 235)  (838 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (842 236)  (842 236)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 236)  (843 236)  routing T_16_14.lc_trk_g1_0 <X> T_16_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 236)  (845 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 236)  (847 236)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 236)  (848 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 236)  (850 236)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (41 12)  (857 236)  (857 236)  LC_6 Logic Functioning bit
 (43 12)  (859 236)  (859 236)  LC_6 Logic Functioning bit
 (45 12)  (861 236)  (861 236)  LC_6 Logic Functioning bit
 (26 13)  (842 237)  (842 237)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g2_6 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 237)  (852 237)  LC_6 Logic Functioning bit
 (37 13)  (853 237)  (853 237)  LC_6 Logic Functioning bit
 (38 13)  (854 237)  (854 237)  LC_6 Logic Functioning bit
 (39 13)  (855 237)  (855 237)  LC_6 Logic Functioning bit
 (40 13)  (856 237)  (856 237)  LC_6 Logic Functioning bit
 (42 13)  (858 237)  (858 237)  LC_6 Logic Functioning bit
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (816 239)  (816 239)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 239)  (817 239)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r


LogicTile_21_14

 (3 15)  (1093 239)  (1093 239)  routing T_21_14.sp12_h_l_22 <X> T_21_14.sp12_v_t_22


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0



IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_4_13

 (3 4)  (183 212)  (183 212)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0
 (3 5)  (183 213)  (183 213)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0


LogicTile_6_13

 (19 15)  (307 223)  (307 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_13

 (2 0)  (398 208)  (398 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_r_16


LogicTile_9_13

 (4 2)  (442 210)  (442 210)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_v_t_37
 (6 2)  (444 210)  (444 210)  routing T_9_13.sp4_v_b_4 <X> T_9_13.sp4_v_t_37
 (5 7)  (443 215)  (443 215)  routing T_9_13.sp4_h_l_38 <X> T_9_13.sp4_v_t_38


LogicTile_10_13

 (19 2)  (511 210)  (511 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_11_13

 (12 7)  (558 215)  (558 215)  routing T_11_13.sp4_h_l_40 <X> T_11_13.sp4_v_t_40


LogicTile_13_13

 (15 2)  (669 210)  (669 210)  routing T_13_13.top_op_5 <X> T_13_13.lc_trk_g0_5
 (17 2)  (671 210)  (671 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (680 210)  (680 210)  routing T_13_13.lc_trk_g0_5 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 210)  (685 210)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 210)  (687 210)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 210)  (689 210)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.input_2_1
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (18 3)  (672 211)  (672 211)  routing T_13_13.top_op_5 <X> T_13_13.lc_trk_g0_5
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 211)  (686 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (688 211)  (688 211)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.input_2_1
 (35 3)  (689 211)  (689 211)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.input_2_1
 (15 4)  (669 212)  (669 212)  routing T_13_13.top_op_1 <X> T_13_13.lc_trk_g1_1
 (17 4)  (671 212)  (671 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (672 213)  (672 213)  routing T_13_13.top_op_1 <X> T_13_13.lc_trk_g1_1
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 215)  (678 215)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g1_6
 (25 7)  (679 215)  (679 215)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g1_6
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (678 222)  (678 222)  routing T_13_13.tnr_op_7 <X> T_13_13.lc_trk_g3_7


LogicTile_14_13

 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 213)  (732 213)  routing T_14_13.top_op_2 <X> T_14_13.lc_trk_g1_2
 (25 5)  (733 213)  (733 213)  routing T_14_13.top_op_2 <X> T_14_13.lc_trk_g1_2
 (14 7)  (722 215)  (722 215)  routing T_14_13.top_op_4 <X> T_14_13.lc_trk_g1_4
 (15 7)  (723 215)  (723 215)  routing T_14_13.top_op_4 <X> T_14_13.lc_trk_g1_4
 (17 7)  (725 215)  (725 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 216)  (738 216)  routing T_14_13.lc_trk_g1_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (40 8)  (748 216)  (748 216)  LC_4 Logic Functioning bit
 (42 8)  (750 216)  (750 216)  LC_4 Logic Functioning bit
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (40 9)  (748 217)  (748 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit


LogicTile_15_13

 (0 0)  (762 208)  (762 208)  Negative Clock bit

 (31 0)  (793 208)  (793 208)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (37 1)  (799 209)  (799 209)  LC_0 Logic Functioning bit
 (38 1)  (800 209)  (800 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (43 2)  (805 210)  (805 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (28 3)  (790 211)  (790 211)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 211)  (799 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (40 3)  (802 211)  (802 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (16 4)  (778 212)  (778 212)  routing T_15_13.sp4_v_b_1 <X> T_15_13.lc_trk_g1_1
 (17 4)  (779 212)  (779 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (780 212)  (780 212)  routing T_15_13.sp4_v_b_1 <X> T_15_13.lc_trk_g1_1
 (13 6)  (775 214)  (775 214)  routing T_15_13.sp4_h_r_5 <X> T_15_13.sp4_v_t_40
 (15 6)  (777 214)  (777 214)  routing T_15_13.sp4_h_r_5 <X> T_15_13.lc_trk_g1_5
 (16 6)  (778 214)  (778 214)  routing T_15_13.sp4_h_r_5 <X> T_15_13.lc_trk_g1_5
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 214)  (796 214)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (12 7)  (774 215)  (774 215)  routing T_15_13.sp4_h_r_5 <X> T_15_13.sp4_v_t_40
 (18 7)  (780 215)  (780 215)  routing T_15_13.sp4_h_r_5 <X> T_15_13.lc_trk_g1_5
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (15 8)  (777 216)  (777 216)  routing T_15_13.tnl_op_1 <X> T_15_13.lc_trk_g2_1
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (780 217)  (780 217)  routing T_15_13.tnl_op_1 <X> T_15_13.lc_trk_g2_1
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 218)  (780 218)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g2_5
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (26 11)  (788 219)  (788 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 219)  (789 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 219)  (790 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (799 219)  (799 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g3_1
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (787 221)  (787 221)  routing T_15_13.sp4_r_v_b_42 <X> T_15_13.lc_trk_g3_2
 (1 14)  (763 222)  (763 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 223)  (762 223)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 223)  (763 223)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_7/s_r


LogicTile_16_13

 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 208)  (849 208)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 208)  (850 208)  routing T_16_13.lc_trk_g3_0 <X> T_16_13.wire_logic_cluster/lc_0/in_3
 (40 0)  (856 208)  (856 208)  LC_0 Logic Functioning bit
 (41 0)  (857 208)  (857 208)  LC_0 Logic Functioning bit
 (42 0)  (858 208)  (858 208)  LC_0 Logic Functioning bit
 (43 0)  (859 208)  (859 208)  LC_0 Logic Functioning bit
 (46 0)  (862 208)  (862 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (838 209)  (838 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (840 209)  (840 209)  routing T_16_13.top_op_2 <X> T_16_13.lc_trk_g0_2
 (25 1)  (841 209)  (841 209)  routing T_16_13.top_op_2 <X> T_16_13.lc_trk_g0_2
 (40 1)  (856 209)  (856 209)  LC_0 Logic Functioning bit
 (41 1)  (857 209)  (857 209)  LC_0 Logic Functioning bit
 (42 1)  (858 209)  (858 209)  LC_0 Logic Functioning bit
 (43 1)  (859 209)  (859 209)  LC_0 Logic Functioning bit
 (48 1)  (864 209)  (864 209)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (22 3)  (838 211)  (838 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (840 211)  (840 211)  routing T_16_13.top_op_6 <X> T_16_13.lc_trk_g0_6
 (25 3)  (841 211)  (841 211)  routing T_16_13.top_op_6 <X> T_16_13.lc_trk_g0_6
 (27 4)  (843 212)  (843 212)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 212)  (846 212)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 212)  (847 212)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 212)  (850 212)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 212)  (852 212)  LC_2 Logic Functioning bit
 (37 4)  (853 212)  (853 212)  LC_2 Logic Functioning bit
 (38 4)  (854 212)  (854 212)  LC_2 Logic Functioning bit
 (39 4)  (855 212)  (855 212)  LC_2 Logic Functioning bit
 (41 4)  (857 212)  (857 212)  LC_2 Logic Functioning bit
 (43 4)  (859 212)  (859 212)  LC_2 Logic Functioning bit
 (14 5)  (830 213)  (830 213)  routing T_16_13.top_op_0 <X> T_16_13.lc_trk_g1_0
 (15 5)  (831 213)  (831 213)  routing T_16_13.top_op_0 <X> T_16_13.lc_trk_g1_0
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (842 213)  (842 213)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 213)  (845 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 213)  (846 213)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 213)  (852 213)  LC_2 Logic Functioning bit
 (37 5)  (853 213)  (853 213)  LC_2 Logic Functioning bit
 (38 5)  (854 213)  (854 213)  LC_2 Logic Functioning bit
 (39 5)  (855 213)  (855 213)  LC_2 Logic Functioning bit
 (40 5)  (856 213)  (856 213)  LC_2 Logic Functioning bit
 (41 5)  (857 213)  (857 213)  LC_2 Logic Functioning bit
 (42 5)  (858 213)  (858 213)  LC_2 Logic Functioning bit
 (43 5)  (859 213)  (859 213)  LC_2 Logic Functioning bit
 (3 6)  (819 214)  (819 214)  routing T_16_13.sp12_v_b_0 <X> T_16_13.sp12_v_t_23
 (14 7)  (830 215)  (830 215)  routing T_16_13.top_op_4 <X> T_16_13.lc_trk_g1_4
 (15 7)  (831 215)  (831 215)  routing T_16_13.top_op_4 <X> T_16_13.lc_trk_g1_4
 (17 7)  (833 215)  (833 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (838 215)  (838 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (840 215)  (840 215)  routing T_16_13.top_op_6 <X> T_16_13.lc_trk_g1_6
 (25 7)  (841 215)  (841 215)  routing T_16_13.top_op_6 <X> T_16_13.lc_trk_g1_6
 (26 8)  (842 216)  (842 216)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 216)  (843 216)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 216)  (847 216)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 216)  (850 216)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (26 9)  (842 217)  (842 217)  routing T_16_13.lc_trk_g0_6 <X> T_16_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 217)  (845 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 217)  (848 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (851 217)  (851 217)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.input_2_4
 (43 9)  (859 217)  (859 217)  LC_4 Logic Functioning bit
 (14 11)  (830 219)  (830 219)  routing T_16_13.sp4_r_v_b_36 <X> T_16_13.lc_trk_g2_4
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 12)  (830 220)  (830 220)  routing T_16_13.sp12_v_b_0 <X> T_16_13.lc_trk_g3_0
 (27 12)  (843 220)  (843 220)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 220)  (845 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 220)  (846 220)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 220)  (847 220)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 220)  (848 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 220)  (850 220)  routing T_16_13.lc_trk_g1_4 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 220)  (851 220)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.input_2_6
 (42 12)  (858 220)  (858 220)  LC_6 Logic Functioning bit
 (14 13)  (830 221)  (830 221)  routing T_16_13.sp12_v_b_0 <X> T_16_13.lc_trk_g3_0
 (15 13)  (831 221)  (831 221)  routing T_16_13.sp12_v_b_0 <X> T_16_13.lc_trk_g3_0
 (17 13)  (833 221)  (833 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (26 13)  (842 221)  (842 221)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 221)  (845 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 221)  (846 221)  routing T_16_13.lc_trk_g1_6 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 221)  (848 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (849 221)  (849 221)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.input_2_6


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0



LogicTile_11_12

 (3 4)  (549 196)  (549 196)  routing T_11_12.sp12_v_t_23 <X> T_11_12.sp12_h_r_0


LogicTile_13_12

 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 192)  (682 192)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 192)  (684 192)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 192)  (687 192)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 192)  (689 192)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.input_2_0
 (38 0)  (692 192)  (692 192)  LC_0 Logic Functioning bit
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (27 1)  (681 193)  (681 193)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 193)  (685 193)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 193)  (686 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 193)  (687 193)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.input_2_0
 (35 1)  (689 193)  (689 193)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.input_2_0
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_5 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (668 194)  (668 194)  routing T_13_12.sp12_h_l_3 <X> T_13_12.lc_trk_g0_4
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 194)  (684 194)  routing T_13_12.lc_trk_g0_4 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 194)  (688 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (45 2)  (699 194)  (699 194)  LC_1 Logic Functioning bit
 (46 2)  (700 194)  (700 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (704 194)  (704 194)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (654 195)  (654 195)  routing T_13_12.glb_netwk_5 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (14 3)  (668 195)  (668 195)  routing T_13_12.sp12_h_l_3 <X> T_13_12.lc_trk_g0_4
 (15 3)  (669 195)  (669 195)  routing T_13_12.sp12_h_l_3 <X> T_13_12.lc_trk_g0_4
 (17 3)  (671 195)  (671 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (680 195)  (680 195)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 195)  (682 195)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (43 3)  (697 195)  (697 195)  LC_1 Logic Functioning bit
 (15 4)  (669 196)  (669 196)  routing T_13_12.top_op_1 <X> T_13_12.lc_trk_g1_1
 (17 4)  (671 196)  (671 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (672 197)  (672 197)  routing T_13_12.top_op_1 <X> T_13_12.lc_trk_g1_1
 (22 8)  (676 200)  (676 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (677 200)  (677 200)  routing T_13_12.sp12_v_b_19 <X> T_13_12.lc_trk_g2_3
 (21 9)  (675 201)  (675 201)  routing T_13_12.sp12_v_b_19 <X> T_13_12.lc_trk_g2_3
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (677 203)  (677 203)  routing T_13_12.sp4_v_b_46 <X> T_13_12.lc_trk_g2_6
 (24 11)  (678 203)  (678 203)  routing T_13_12.sp4_v_b_46 <X> T_13_12.lc_trk_g2_6
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 204)  (672 204)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g3_1
 (15 15)  (669 207)  (669 207)  routing T_13_12.tnr_op_4 <X> T_13_12.lc_trk_g3_4
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_14_12

 (15 0)  (723 192)  (723 192)  routing T_14_12.lft_op_1 <X> T_14_12.lc_trk_g0_1
 (17 0)  (725 192)  (725 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 192)  (726 192)  routing T_14_12.lft_op_1 <X> T_14_12.lc_trk_g0_1
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 12)  (734 204)  (734 204)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (41 12)  (749 204)  (749 204)  LC_6 Logic Functioning bit
 (43 12)  (751 204)  (751 204)  LC_6 Logic Functioning bit
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (48 13)  (756 205)  (756 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_15_12

 (0 0)  (762 192)  (762 192)  Negative Clock bit

 (15 0)  (777 192)  (777 192)  routing T_15_12.top_op_1 <X> T_15_12.lc_trk_g0_1
 (17 0)  (779 192)  (779 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 192)  (786 192)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g0_3
 (26 0)  (788 192)  (788 192)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (802 192)  (802 192)  LC_0 Logic Functioning bit
 (42 0)  (804 192)  (804 192)  LC_0 Logic Functioning bit
 (14 1)  (776 193)  (776 193)  routing T_15_12.top_op_0 <X> T_15_12.lc_trk_g0_0
 (15 1)  (777 193)  (777 193)  routing T_15_12.top_op_0 <X> T_15_12.lc_trk_g0_0
 (17 1)  (779 193)  (779 193)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (780 193)  (780 193)  routing T_15_12.top_op_1 <X> T_15_12.lc_trk_g0_1
 (21 1)  (783 193)  (783 193)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g0_3
 (27 1)  (789 193)  (789 193)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 193)  (790 193)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 193)  (793 193)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (779 194)  (779 194)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 194)  (780 194)  routing T_15_12.wire_logic_cluster/lc_5/out <X> T_15_12.lc_trk_g0_5
 (26 2)  (788 194)  (788 194)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 194)  (793 194)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 194)  (796 194)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (39 2)  (801 194)  (801 194)  LC_1 Logic Functioning bit
 (40 2)  (802 194)  (802 194)  LC_1 Logic Functioning bit
 (50 2)  (812 194)  (812 194)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (38 3)  (800 195)  (800 195)  LC_1 Logic Functioning bit
 (40 3)  (802 195)  (802 195)  LC_1 Logic Functioning bit
 (41 3)  (803 195)  (803 195)  LC_1 Logic Functioning bit
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (21 4)  (783 196)  (783 196)  routing T_15_12.wire_logic_cluster/lc_3/out <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (788 196)  (788 196)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 196)  (790 196)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 196)  (793 196)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 196)  (795 196)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 196)  (802 196)  LC_2 Logic Functioning bit
 (42 4)  (804 196)  (804 196)  LC_2 Logic Functioning bit
 (27 5)  (789 197)  (789 197)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 197)  (794 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (800 197)  (800 197)  LC_2 Logic Functioning bit
 (40 5)  (802 197)  (802 197)  LC_2 Logic Functioning bit
 (41 5)  (803 197)  (803 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (15 6)  (777 198)  (777 198)  routing T_15_12.top_op_5 <X> T_15_12.lc_trk_g1_5
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (783 198)  (783 198)  routing T_15_12.wire_logic_cluster/lc_7/out <X> T_15_12.lc_trk_g1_7
 (22 6)  (784 198)  (784 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (788 198)  (788 198)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 198)  (790 198)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 198)  (796 198)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (38 6)  (800 198)  (800 198)  LC_3 Logic Functioning bit
 (41 6)  (803 198)  (803 198)  LC_3 Logic Functioning bit
 (45 6)  (807 198)  (807 198)  LC_3 Logic Functioning bit
 (50 6)  (812 198)  (812 198)  Cascade bit: LH_LC03_inmux02_5

 (18 7)  (780 199)  (780 199)  routing T_15_12.top_op_5 <X> T_15_12.lc_trk_g1_5
 (28 7)  (790 199)  (790 199)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 199)  (793 199)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 199)  (799 199)  LC_3 Logic Functioning bit
 (39 7)  (801 199)  (801 199)  LC_3 Logic Functioning bit
 (51 7)  (813 199)  (813 199)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (783 200)  (783 200)  routing T_15_12.wire_logic_cluster/lc_3/out <X> T_15_12.lc_trk_g2_3
 (22 8)  (784 200)  (784 200)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (785 201)  (785 201)  routing T_15_12.sp4_v_b_42 <X> T_15_12.lc_trk_g2_2
 (24 9)  (786 201)  (786 201)  routing T_15_12.sp4_v_b_42 <X> T_15_12.lc_trk_g2_2
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (789 202)  (789 202)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 202)  (790 202)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 202)  (793 202)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 202)  (796 202)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 202)  (797 202)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.input_2_5
 (37 10)  (799 202)  (799 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (51 10)  (813 202)  (813 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (788 203)  (788 203)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 203)  (790 203)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 203)  (793 203)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 203)  (794 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (795 203)  (795 203)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.input_2_5
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (37 11)  (799 203)  (799 203)  LC_5 Logic Functioning bit
 (42 11)  (804 203)  (804 203)  LC_5 Logic Functioning bit
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.wire_logic_cluster/lc_1/out <X> T_15_12.lc_trk_g3_1
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (31 13)  (793 205)  (793 205)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 205)  (798 205)  LC_6 Logic Functioning bit
 (38 13)  (800 205)  (800 205)  LC_6 Logic Functioning bit
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (787 206)  (787 206)  routing T_15_12.wire_logic_cluster/lc_6/out <X> T_15_12.lc_trk_g3_6
 (26 14)  (788 206)  (788 206)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 206)  (793 206)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 206)  (796 206)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (38 14)  (800 206)  (800 206)  LC_7 Logic Functioning bit
 (41 14)  (803 206)  (803 206)  LC_7 Logic Functioning bit
 (50 14)  (812 206)  (812 206)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (780 207)  (780 207)  routing T_15_12.sp4_r_v_b_45 <X> T_15_12.lc_trk_g3_5
 (22 15)  (784 207)  (784 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (791 207)  (791 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 207)  (798 207)  LC_7 Logic Functioning bit
 (38 15)  (800 207)  (800 207)  LC_7 Logic Functioning bit
 (39 15)  (801 207)  (801 207)  LC_7 Logic Functioning bit
 (40 15)  (802 207)  (802 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (19 0)  (835 192)  (835 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (8 11)  (824 203)  (824 203)  routing T_16_12.sp4_h_l_42 <X> T_16_12.sp4_v_t_42


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit


LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_14_11

 (22 3)  (730 179)  (730 179)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 179)  (732 179)  routing T_14_11.top_op_6 <X> T_14_11.lc_trk_g0_6
 (25 3)  (733 179)  (733 179)  routing T_14_11.top_op_6 <X> T_14_11.lc_trk_g0_6
 (26 4)  (734 180)  (734 180)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (31 4)  (739 180)  (739 180)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 180)  (742 180)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 180)  (744 180)  LC_2 Logic Functioning bit
 (37 4)  (745 180)  (745 180)  LC_2 Logic Functioning bit
 (38 4)  (746 180)  (746 180)  LC_2 Logic Functioning bit
 (39 4)  (747 180)  (747 180)  LC_2 Logic Functioning bit
 (40 4)  (748 180)  (748 180)  LC_2 Logic Functioning bit
 (42 4)  (750 180)  (750 180)  LC_2 Logic Functioning bit
 (47 4)  (755 180)  (755 180)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (734 181)  (734 181)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 181)  (744 181)  LC_2 Logic Functioning bit
 (37 5)  (745 181)  (745 181)  LC_2 Logic Functioning bit
 (38 5)  (746 181)  (746 181)  LC_2 Logic Functioning bit
 (39 5)  (747 181)  (747 181)  LC_2 Logic Functioning bit
 (41 5)  (749 181)  (749 181)  LC_2 Logic Functioning bit
 (43 5)  (751 181)  (751 181)  LC_2 Logic Functioning bit
 (14 7)  (722 183)  (722 183)  routing T_14_11.sp12_h_r_20 <X> T_14_11.lc_trk_g1_4
 (16 7)  (724 183)  (724 183)  routing T_14_11.sp12_h_r_20 <X> T_14_11.lc_trk_g1_4
 (17 7)  (725 183)  (725 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4


LogicTile_17_11

 (17 0)  (891 176)  (891 176)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (892 176)  (892 176)  routing T_17_11.wire_logic_cluster/lc_1/out <X> T_17_11.lc_trk_g0_1
 (22 0)  (896 176)  (896 176)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 176)  (898 176)  routing T_17_11.bot_op_3 <X> T_17_11.lc_trk_g0_3
 (26 0)  (900 176)  (900 176)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (903 176)  (903 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 176)  (906 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (911 176)  (911 176)  LC_0 Logic Functioning bit
 (42 0)  (916 176)  (916 176)  LC_0 Logic Functioning bit
 (43 0)  (917 176)  (917 176)  LC_0 Logic Functioning bit
 (45 0)  (919 176)  (919 176)  LC_0 Logic Functioning bit
 (26 1)  (900 177)  (900 177)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 177)  (903 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 177)  (905 177)  routing T_17_11.lc_trk_g0_3 <X> T_17_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 177)  (906 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (907 177)  (907 177)  routing T_17_11.lc_trk_g2_0 <X> T_17_11.input_2_0
 (36 1)  (910 177)  (910 177)  LC_0 Logic Functioning bit
 (37 1)  (911 177)  (911 177)  LC_0 Logic Functioning bit
 (42 1)  (916 177)  (916 177)  LC_0 Logic Functioning bit
 (43 1)  (917 177)  (917 177)  LC_0 Logic Functioning bit
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (889 178)  (889 178)  routing T_17_11.bot_op_5 <X> T_17_11.lc_trk_g0_5
 (17 2)  (891 178)  (891 178)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (900 178)  (900 178)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 178)  (901 178)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 178)  (902 178)  routing T_17_11.lc_trk_g3_1 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 178)  (905 178)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 178)  (908 178)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 178)  (909 178)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.input_2_1
 (39 2)  (913 178)  (913 178)  LC_1 Logic Functioning bit
 (0 3)  (874 179)  (874 179)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (22 3)  (896 179)  (896 179)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 179)  (898 179)  routing T_17_11.bot_op_6 <X> T_17_11.lc_trk_g0_6
 (27 3)  (901 179)  (901 179)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 179)  (902 179)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 179)  (903 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 179)  (905 179)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 179)  (906 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (908 179)  (908 179)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.input_2_1
 (35 3)  (909 179)  (909 179)  routing T_17_11.lc_trk_g1_6 <X> T_17_11.input_2_1
 (48 3)  (922 179)  (922 179)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (17 4)  (891 180)  (891 180)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (892 180)  (892 180)  routing T_17_11.bnr_op_1 <X> T_17_11.lc_trk_g1_1
 (26 4)  (900 180)  (900 180)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 180)  (903 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 180)  (905 180)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 180)  (907 180)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (911 180)  (911 180)  LC_2 Logic Functioning bit
 (38 4)  (912 180)  (912 180)  LC_2 Logic Functioning bit
 (39 4)  (913 180)  (913 180)  LC_2 Logic Functioning bit
 (45 4)  (919 180)  (919 180)  LC_2 Logic Functioning bit
 (50 4)  (924 180)  (924 180)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (892 181)  (892 181)  routing T_17_11.bnr_op_1 <X> T_17_11.lc_trk_g1_1
 (26 5)  (900 181)  (900 181)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 181)  (903 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 181)  (904 181)  routing T_17_11.lc_trk_g0_3 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 181)  (910 181)  LC_2 Logic Functioning bit
 (37 5)  (911 181)  (911 181)  LC_2 Logic Functioning bit
 (38 5)  (912 181)  (912 181)  LC_2 Logic Functioning bit
 (39 5)  (913 181)  (913 181)  LC_2 Logic Functioning bit
 (21 6)  (895 182)  (895 182)  routing T_17_11.wire_logic_cluster/lc_7/out <X> T_17_11.lc_trk_g1_7
 (22 6)  (896 182)  (896 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (899 182)  (899 182)  routing T_17_11.bnr_op_6 <X> T_17_11.lc_trk_g1_6
 (22 7)  (896 183)  (896 183)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (899 183)  (899 183)  routing T_17_11.bnr_op_6 <X> T_17_11.lc_trk_g1_6
 (14 8)  (888 184)  (888 184)  routing T_17_11.rgt_op_0 <X> T_17_11.lc_trk_g2_0
 (21 8)  (895 184)  (895 184)  routing T_17_11.rgt_op_3 <X> T_17_11.lc_trk_g2_3
 (22 8)  (896 184)  (896 184)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 184)  (898 184)  routing T_17_11.rgt_op_3 <X> T_17_11.lc_trk_g2_3
 (15 9)  (889 185)  (889 185)  routing T_17_11.rgt_op_0 <X> T_17_11.lc_trk_g2_0
 (17 9)  (891 185)  (891 185)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (15 10)  (889 186)  (889 186)  routing T_17_11.rgt_op_5 <X> T_17_11.lc_trk_g2_5
 (17 10)  (891 186)  (891 186)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 186)  (892 186)  routing T_17_11.rgt_op_5 <X> T_17_11.lc_trk_g2_5
 (25 10)  (899 186)  (899 186)  routing T_17_11.rgt_op_6 <X> T_17_11.lc_trk_g2_6
 (27 10)  (901 186)  (901 186)  routing T_17_11.lc_trk_g1_1 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 186)  (903 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 186)  (905 186)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 186)  (906 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 186)  (907 186)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 186)  (908 186)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 186)  (909 186)  routing T_17_11.lc_trk_g0_5 <X> T_17_11.input_2_5
 (40 10)  (914 186)  (914 186)  LC_5 Logic Functioning bit
 (22 11)  (896 187)  (896 187)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 187)  (898 187)  routing T_17_11.rgt_op_6 <X> T_17_11.lc_trk_g2_6
 (26 11)  (900 187)  (900 187)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 187)  (902 187)  routing T_17_11.lc_trk_g2_3 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 187)  (903 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 187)  (905 187)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 187)  (906 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (15 12)  (889 188)  (889 188)  routing T_17_11.rgt_op_1 <X> T_17_11.lc_trk_g3_1
 (17 12)  (891 188)  (891 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (892 188)  (892 188)  routing T_17_11.rgt_op_1 <X> T_17_11.lc_trk_g3_1
 (14 14)  (888 190)  (888 190)  routing T_17_11.rgt_op_4 <X> T_17_11.lc_trk_g3_4
 (21 14)  (895 190)  (895 190)  routing T_17_11.rgt_op_7 <X> T_17_11.lc_trk_g3_7
 (22 14)  (896 190)  (896 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (898 190)  (898 190)  routing T_17_11.rgt_op_7 <X> T_17_11.lc_trk_g3_7
 (29 14)  (903 190)  (903 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 190)  (904 190)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 190)  (905 190)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 190)  (906 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 190)  (907 190)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (37 14)  (911 190)  (911 190)  LC_7 Logic Functioning bit
 (38 14)  (912 190)  (912 190)  LC_7 Logic Functioning bit
 (39 14)  (913 190)  (913 190)  LC_7 Logic Functioning bit
 (45 14)  (919 190)  (919 190)  LC_7 Logic Functioning bit
 (15 15)  (889 191)  (889 191)  routing T_17_11.rgt_op_4 <X> T_17_11.lc_trk_g3_4
 (17 15)  (891 191)  (891 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (900 191)  (900 191)  routing T_17_11.lc_trk_g0_3 <X> T_17_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 191)  (903 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 191)  (904 191)  routing T_17_11.lc_trk_g0_6 <X> T_17_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 191)  (905 191)  routing T_17_11.lc_trk_g2_6 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 191)  (906 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (910 191)  (910 191)  LC_7 Logic Functioning bit
 (37 15)  (911 191)  (911 191)  LC_7 Logic Functioning bit
 (38 15)  (912 191)  (912 191)  LC_7 Logic Functioning bit
 (39 15)  (913 191)  (913 191)  LC_7 Logic Functioning bit


LogicTile_18_11

 (25 0)  (953 176)  (953 176)  routing T_18_11.lft_op_2 <X> T_18_11.lc_trk_g0_2
 (27 0)  (955 176)  (955 176)  routing T_18_11.lc_trk_g1_0 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 176)  (960 176)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 176)  (964 176)  LC_0 Logic Functioning bit
 (37 0)  (965 176)  (965 176)  LC_0 Logic Functioning bit
 (38 0)  (966 176)  (966 176)  LC_0 Logic Functioning bit
 (39 0)  (967 176)  (967 176)  LC_0 Logic Functioning bit
 (44 0)  (972 176)  (972 176)  LC_0 Logic Functioning bit
 (22 1)  (950 177)  (950 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (952 177)  (952 177)  routing T_18_11.lft_op_2 <X> T_18_11.lc_trk_g0_2
 (40 1)  (968 177)  (968 177)  LC_0 Logic Functioning bit
 (41 1)  (969 177)  (969 177)  LC_0 Logic Functioning bit
 (42 1)  (970 177)  (970 177)  LC_0 Logic Functioning bit
 (43 1)  (971 177)  (971 177)  LC_0 Logic Functioning bit
 (49 1)  (977 177)  (977 177)  Carry_In_Mux bit 

 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_3 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (949 178)  (949 178)  routing T_18_11.lft_op_7 <X> T_18_11.lc_trk_g0_7
 (22 2)  (950 178)  (950 178)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (952 178)  (952 178)  routing T_18_11.lft_op_7 <X> T_18_11.lc_trk_g0_7
 (27 2)  (955 178)  (955 178)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 178)  (956 178)  routing T_18_11.lc_trk_g3_1 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (37 2)  (965 178)  (965 178)  LC_1 Logic Functioning bit
 (38 2)  (966 178)  (966 178)  LC_1 Logic Functioning bit
 (39 2)  (967 178)  (967 178)  LC_1 Logic Functioning bit
 (44 2)  (972 178)  (972 178)  LC_1 Logic Functioning bit
 (45 2)  (973 178)  (973 178)  LC_1 Logic Functioning bit
 (0 3)  (928 179)  (928 179)  routing T_18_11.glb_netwk_3 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (40 3)  (968 179)  (968 179)  LC_1 Logic Functioning bit
 (41 3)  (969 179)  (969 179)  LC_1 Logic Functioning bit
 (42 3)  (970 179)  (970 179)  LC_1 Logic Functioning bit
 (43 3)  (971 179)  (971 179)  LC_1 Logic Functioning bit
 (14 4)  (942 180)  (942 180)  routing T_18_11.lft_op_0 <X> T_18_11.lc_trk_g1_0
 (21 4)  (949 180)  (949 180)  routing T_18_11.wire_logic_cluster/lc_3/out <X> T_18_11.lc_trk_g1_3
 (22 4)  (950 180)  (950 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 180)  (953 180)  routing T_18_11.wire_logic_cluster/lc_2/out <X> T_18_11.lc_trk_g1_2
 (27 4)  (955 180)  (955 180)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 180)  (957 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 180)  (960 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 180)  (964 180)  LC_2 Logic Functioning bit
 (37 4)  (965 180)  (965 180)  LC_2 Logic Functioning bit
 (38 4)  (966 180)  (966 180)  LC_2 Logic Functioning bit
 (39 4)  (967 180)  (967 180)  LC_2 Logic Functioning bit
 (44 4)  (972 180)  (972 180)  LC_2 Logic Functioning bit
 (45 4)  (973 180)  (973 180)  LC_2 Logic Functioning bit
 (15 5)  (943 181)  (943 181)  routing T_18_11.lft_op_0 <X> T_18_11.lc_trk_g1_0
 (17 5)  (945 181)  (945 181)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (950 181)  (950 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 181)  (958 181)  routing T_18_11.lc_trk_g1_2 <X> T_18_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 181)  (968 181)  LC_2 Logic Functioning bit
 (41 5)  (969 181)  (969 181)  LC_2 Logic Functioning bit
 (42 5)  (970 181)  (970 181)  LC_2 Logic Functioning bit
 (43 5)  (971 181)  (971 181)  LC_2 Logic Functioning bit
 (21 6)  (949 182)  (949 182)  routing T_18_11.wire_logic_cluster/lc_7/out <X> T_18_11.lc_trk_g1_7
 (22 6)  (950 182)  (950 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 182)  (955 182)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 182)  (957 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 182)  (960 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 182)  (964 182)  LC_3 Logic Functioning bit
 (37 6)  (965 182)  (965 182)  LC_3 Logic Functioning bit
 (38 6)  (966 182)  (966 182)  LC_3 Logic Functioning bit
 (39 6)  (967 182)  (967 182)  LC_3 Logic Functioning bit
 (44 6)  (972 182)  (972 182)  LC_3 Logic Functioning bit
 (45 6)  (973 182)  (973 182)  LC_3 Logic Functioning bit
 (30 7)  (958 183)  (958 183)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 183)  (968 183)  LC_3 Logic Functioning bit
 (41 7)  (969 183)  (969 183)  LC_3 Logic Functioning bit
 (42 7)  (970 183)  (970 183)  LC_3 Logic Functioning bit
 (43 7)  (971 183)  (971 183)  LC_3 Logic Functioning bit
 (27 8)  (955 184)  (955 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 184)  (956 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 184)  (958 184)  routing T_18_11.lc_trk_g3_4 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (37 8)  (965 184)  (965 184)  LC_4 Logic Functioning bit
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (39 8)  (967 184)  (967 184)  LC_4 Logic Functioning bit
 (44 8)  (972 184)  (972 184)  LC_4 Logic Functioning bit
 (45 8)  (973 184)  (973 184)  LC_4 Logic Functioning bit
 (40 9)  (968 185)  (968 185)  LC_4 Logic Functioning bit
 (41 9)  (969 185)  (969 185)  LC_4 Logic Functioning bit
 (42 9)  (970 185)  (970 185)  LC_4 Logic Functioning bit
 (43 9)  (971 185)  (971 185)  LC_4 Logic Functioning bit
 (29 10)  (957 186)  (957 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 186)  (960 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 186)  (964 186)  LC_5 Logic Functioning bit
 (37 10)  (965 186)  (965 186)  LC_5 Logic Functioning bit
 (38 10)  (966 186)  (966 186)  LC_5 Logic Functioning bit
 (39 10)  (967 186)  (967 186)  LC_5 Logic Functioning bit
 (44 10)  (972 186)  (972 186)  LC_5 Logic Functioning bit
 (30 11)  (958 187)  (958 187)  routing T_18_11.lc_trk_g0_2 <X> T_18_11.wire_logic_cluster/lc_5/in_1
 (40 11)  (968 187)  (968 187)  LC_5 Logic Functioning bit
 (41 11)  (969 187)  (969 187)  LC_5 Logic Functioning bit
 (42 11)  (970 187)  (970 187)  LC_5 Logic Functioning bit
 (43 11)  (971 187)  (971 187)  LC_5 Logic Functioning bit
 (17 12)  (945 188)  (945 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 188)  (946 188)  routing T_18_11.wire_logic_cluster/lc_1/out <X> T_18_11.lc_trk_g3_1
 (29 12)  (957 188)  (957 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 188)  (958 188)  routing T_18_11.lc_trk_g0_7 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 188)  (960 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 188)  (964 188)  LC_6 Logic Functioning bit
 (37 12)  (965 188)  (965 188)  LC_6 Logic Functioning bit
 (38 12)  (966 188)  (966 188)  LC_6 Logic Functioning bit
 (39 12)  (967 188)  (967 188)  LC_6 Logic Functioning bit
 (44 12)  (972 188)  (972 188)  LC_6 Logic Functioning bit
 (30 13)  (958 189)  (958 189)  routing T_18_11.lc_trk_g0_7 <X> T_18_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 189)  (968 189)  LC_6 Logic Functioning bit
 (41 13)  (969 189)  (969 189)  LC_6 Logic Functioning bit
 (42 13)  (970 189)  (970 189)  LC_6 Logic Functioning bit
 (43 13)  (971 189)  (971 189)  LC_6 Logic Functioning bit
 (14 14)  (942 190)  (942 190)  routing T_18_11.wire_logic_cluster/lc_4/out <X> T_18_11.lc_trk_g3_4
 (27 14)  (955 190)  (955 190)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 190)  (957 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 190)  (958 190)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 190)  (960 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (965 190)  (965 190)  LC_7 Logic Functioning bit
 (39 14)  (967 190)  (967 190)  LC_7 Logic Functioning bit
 (41 14)  (969 190)  (969 190)  LC_7 Logic Functioning bit
 (43 14)  (971 190)  (971 190)  LC_7 Logic Functioning bit
 (45 14)  (973 190)  (973 190)  LC_7 Logic Functioning bit
 (17 15)  (945 191)  (945 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (958 191)  (958 191)  routing T_18_11.lc_trk_g1_7 <X> T_18_11.wire_logic_cluster/lc_7/in_1
 (37 15)  (965 191)  (965 191)  LC_7 Logic Functioning bit
 (39 15)  (967 191)  (967 191)  LC_7 Logic Functioning bit
 (41 15)  (969 191)  (969 191)  LC_7 Logic Functioning bit
 (43 15)  (971 191)  (971 191)  LC_7 Logic Functioning bit


LogicTile_20_11

 (3 5)  (1039 181)  (1039 181)  routing T_20_11.sp12_h_l_23 <X> T_20_11.sp12_h_r_0


LogicTile_32_11

 (3 1)  (1675 177)  (1675 177)  routing T_32_11.sp12_h_l_23 <X> T_32_11.sp12_v_b_0


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_14_10

 (27 4)  (735 164)  (735 164)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 164)  (736 164)  routing T_14_10.lc_trk_g3_0 <X> T_14_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 164)  (737 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 164)  (739 164)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 164)  (740 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 164)  (741 164)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 164)  (742 164)  routing T_14_10.lc_trk_g3_4 <X> T_14_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 164)  (744 164)  LC_2 Logic Functioning bit
 (38 4)  (746 164)  (746 164)  LC_2 Logic Functioning bit
 (40 4)  (748 164)  (748 164)  LC_2 Logic Functioning bit
 (41 4)  (749 164)  (749 164)  LC_2 Logic Functioning bit
 (42 4)  (750 164)  (750 164)  LC_2 Logic Functioning bit
 (43 4)  (751 164)  (751 164)  LC_2 Logic Functioning bit
 (47 4)  (755 164)  (755 164)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (36 5)  (744 165)  (744 165)  LC_2 Logic Functioning bit
 (38 5)  (746 165)  (746 165)  LC_2 Logic Functioning bit
 (40 5)  (748 165)  (748 165)  LC_2 Logic Functioning bit
 (41 5)  (749 165)  (749 165)  LC_2 Logic Functioning bit
 (42 5)  (750 165)  (750 165)  LC_2 Logic Functioning bit
 (43 5)  (751 165)  (751 165)  LC_2 Logic Functioning bit
 (14 13)  (722 173)  (722 173)  routing T_14_10.sp12_v_b_16 <X> T_14_10.lc_trk_g3_0
 (16 13)  (724 173)  (724 173)  routing T_14_10.sp12_v_b_16 <X> T_14_10.lc_trk_g3_0
 (17 13)  (725 173)  (725 173)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (14 14)  (722 174)  (722 174)  routing T_14_10.sp4_v_b_36 <X> T_14_10.lc_trk_g3_4
 (14 15)  (722 175)  (722 175)  routing T_14_10.sp4_v_b_36 <X> T_14_10.lc_trk_g3_4
 (16 15)  (724 175)  (724 175)  routing T_14_10.sp4_v_b_36 <X> T_14_10.lc_trk_g3_4
 (17 15)  (725 175)  (725 175)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_17_10

 (21 0)  (895 160)  (895 160)  routing T_17_10.wire_logic_cluster/lc_3/out <X> T_17_10.lc_trk_g0_3
 (22 0)  (896 160)  (896 160)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (903 160)  (903 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 160)  (905 160)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 160)  (906 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 160)  (908 160)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 160)  (911 160)  LC_0 Logic Functioning bit
 (42 0)  (916 160)  (916 160)  LC_0 Logic Functioning bit
 (43 0)  (917 160)  (917 160)  LC_0 Logic Functioning bit
 (45 0)  (919 160)  (919 160)  LC_0 Logic Functioning bit
 (14 1)  (888 161)  (888 161)  routing T_17_10.top_op_0 <X> T_17_10.lc_trk_g0_0
 (15 1)  (889 161)  (889 161)  routing T_17_10.top_op_0 <X> T_17_10.lc_trk_g0_0
 (17 1)  (891 161)  (891 161)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (27 1)  (901 161)  (901 161)  routing T_17_10.lc_trk_g1_1 <X> T_17_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 161)  (903 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 161)  (904 161)  routing T_17_10.lc_trk_g0_3 <X> T_17_10.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 161)  (905 161)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 161)  (906 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (907 161)  (907 161)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.input_2_0
 (34 1)  (908 161)  (908 161)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.input_2_0
 (35 1)  (909 161)  (909 161)  routing T_17_10.lc_trk_g3_3 <X> T_17_10.input_2_0
 (36 1)  (910 161)  (910 161)  LC_0 Logic Functioning bit
 (37 1)  (911 161)  (911 161)  LC_0 Logic Functioning bit
 (42 1)  (916 161)  (916 161)  LC_0 Logic Functioning bit
 (43 1)  (917 161)  (917 161)  LC_0 Logic Functioning bit
 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_3 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 162)  (901 162)  routing T_17_10.lc_trk_g1_1 <X> T_17_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 162)  (903 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 162)  (905 162)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 162)  (906 162)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 162)  (907 162)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 162)  (908 162)  routing T_17_10.lc_trk_g3_5 <X> T_17_10.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 162)  (909 162)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.input_2_1
 (37 2)  (911 162)  (911 162)  LC_1 Logic Functioning bit
 (38 2)  (912 162)  (912 162)  LC_1 Logic Functioning bit
 (39 2)  (913 162)  (913 162)  LC_1 Logic Functioning bit
 (45 2)  (919 162)  (919 162)  LC_1 Logic Functioning bit
 (0 3)  (874 163)  (874 163)  routing T_17_10.glb_netwk_3 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (15 3)  (889 163)  (889 163)  routing T_17_10.bot_op_4 <X> T_17_10.lc_trk_g0_4
 (17 3)  (891 163)  (891 163)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (900 163)  (900 163)  routing T_17_10.lc_trk_g0_3 <X> T_17_10.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 163)  (903 163)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 163)  (906 163)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (908 163)  (908 163)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.input_2_1
 (35 3)  (909 163)  (909 163)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.input_2_1
 (36 3)  (910 163)  (910 163)  LC_1 Logic Functioning bit
 (37 3)  (911 163)  (911 163)  LC_1 Logic Functioning bit
 (38 3)  (912 163)  (912 163)  LC_1 Logic Functioning bit
 (39 3)  (913 163)  (913 163)  LC_1 Logic Functioning bit
 (14 4)  (888 164)  (888 164)  routing T_17_10.wire_logic_cluster/lc_0/out <X> T_17_10.lc_trk_g1_0
 (15 4)  (889 164)  (889 164)  routing T_17_10.top_op_1 <X> T_17_10.lc_trk_g1_1
 (17 4)  (891 164)  (891 164)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (900 164)  (900 164)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 164)  (901 164)  routing T_17_10.lc_trk_g1_0 <X> T_17_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 164)  (903 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 164)  (905 164)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 164)  (906 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 164)  (908 164)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_2/in_3
 (17 5)  (891 165)  (891 165)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (892 165)  (892 165)  routing T_17_10.top_op_1 <X> T_17_10.lc_trk_g1_1
 (22 5)  (896 165)  (896 165)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (898 165)  (898 165)  routing T_17_10.top_op_2 <X> T_17_10.lc_trk_g1_2
 (25 5)  (899 165)  (899 165)  routing T_17_10.top_op_2 <X> T_17_10.lc_trk_g1_2
 (28 5)  (902 165)  (902 165)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 165)  (903 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (41 5)  (915 165)  (915 165)  LC_2 Logic Functioning bit
 (43 5)  (917 165)  (917 165)  LC_2 Logic Functioning bit
 (14 6)  (888 166)  (888 166)  routing T_17_10.wire_logic_cluster/lc_4/out <X> T_17_10.lc_trk_g1_4
 (15 6)  (889 166)  (889 166)  routing T_17_10.top_op_5 <X> T_17_10.lc_trk_g1_5
 (17 6)  (891 166)  (891 166)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (25 6)  (899 166)  (899 166)  routing T_17_10.wire_logic_cluster/lc_6/out <X> T_17_10.lc_trk_g1_6
 (27 6)  (901 166)  (901 166)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 166)  (903 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 166)  (904 166)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 166)  (906 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 166)  (907 166)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_3/in_3
 (50 6)  (924 166)  (924 166)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (891 167)  (891 167)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (892 167)  (892 167)  routing T_17_10.top_op_5 <X> T_17_10.lc_trk_g1_5
 (22 7)  (896 167)  (896 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (900 167)  (900 167)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 167)  (901 167)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 167)  (902 167)  routing T_17_10.lc_trk_g3_2 <X> T_17_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 167)  (903 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 167)  (905 167)  routing T_17_10.lc_trk_g2_2 <X> T_17_10.wire_logic_cluster/lc_3/in_3
 (43 7)  (917 167)  (917 167)  LC_3 Logic Functioning bit
 (17 8)  (891 168)  (891 168)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 168)  (892 168)  routing T_17_10.wire_logic_cluster/lc_1/out <X> T_17_10.lc_trk_g2_1
 (25 8)  (899 168)  (899 168)  routing T_17_10.rgt_op_2 <X> T_17_10.lc_trk_g2_2
 (27 8)  (901 168)  (901 168)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 168)  (903 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 168)  (904 168)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 168)  (905 168)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 168)  (906 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 168)  (908 168)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_4/in_3
 (40 8)  (914 168)  (914 168)  LC_4 Logic Functioning bit
 (41 8)  (915 168)  (915 168)  LC_4 Logic Functioning bit
 (42 8)  (916 168)  (916 168)  LC_4 Logic Functioning bit
 (45 8)  (919 168)  (919 168)  LC_4 Logic Functioning bit
 (50 8)  (924 168)  (924 168)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (896 169)  (896 169)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 169)  (898 169)  routing T_17_10.rgt_op_2 <X> T_17_10.lc_trk_g2_2
 (27 9)  (901 169)  (901 169)  routing T_17_10.lc_trk_g1_1 <X> T_17_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 169)  (903 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 169)  (904 169)  routing T_17_10.lc_trk_g1_6 <X> T_17_10.wire_logic_cluster/lc_4/in_1
 (40 9)  (914 169)  (914 169)  LC_4 Logic Functioning bit
 (41 9)  (915 169)  (915 169)  LC_4 Logic Functioning bit
 (42 9)  (916 169)  (916 169)  LC_4 Logic Functioning bit
 (43 9)  (917 169)  (917 169)  LC_4 Logic Functioning bit
 (14 10)  (888 170)  (888 170)  routing T_17_10.rgt_op_4 <X> T_17_10.lc_trk_g2_4
 (17 10)  (891 170)  (891 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 170)  (892 170)  routing T_17_10.wire_logic_cluster/lc_5/out <X> T_17_10.lc_trk_g2_5
 (26 10)  (900 170)  (900 170)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (35 10)  (909 170)  (909 170)  routing T_17_10.lc_trk_g2_5 <X> T_17_10.input_2_5
 (36 10)  (910 170)  (910 170)  LC_5 Logic Functioning bit
 (39 10)  (913 170)  (913 170)  LC_5 Logic Functioning bit
 (41 10)  (915 170)  (915 170)  LC_5 Logic Functioning bit
 (42 10)  (916 170)  (916 170)  LC_5 Logic Functioning bit
 (45 10)  (919 170)  (919 170)  LC_5 Logic Functioning bit
 (15 11)  (889 171)  (889 171)  routing T_17_10.rgt_op_4 <X> T_17_10.lc_trk_g2_4
 (17 11)  (891 171)  (891 171)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (27 11)  (901 171)  (901 171)  routing T_17_10.lc_trk_g1_4 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 171)  (903 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 171)  (906 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (907 171)  (907 171)  routing T_17_10.lc_trk_g2_5 <X> T_17_10.input_2_5
 (37 11)  (911 171)  (911 171)  LC_5 Logic Functioning bit
 (38 11)  (912 171)  (912 171)  LC_5 Logic Functioning bit
 (40 11)  (914 171)  (914 171)  LC_5 Logic Functioning bit
 (43 11)  (917 171)  (917 171)  LC_5 Logic Functioning bit
 (21 12)  (895 172)  (895 172)  routing T_17_10.rgt_op_3 <X> T_17_10.lc_trk_g3_3
 (22 12)  (896 172)  (896 172)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (898 172)  (898 172)  routing T_17_10.rgt_op_3 <X> T_17_10.lc_trk_g3_3
 (27 12)  (901 172)  (901 172)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 172)  (903 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 172)  (906 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 172)  (907 172)  routing T_17_10.lc_trk_g2_1 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 172)  (909 172)  routing T_17_10.lc_trk_g0_4 <X> T_17_10.input_2_6
 (36 12)  (910 172)  (910 172)  LC_6 Logic Functioning bit
 (22 13)  (896 173)  (896 173)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 173)  (898 173)  routing T_17_10.tnr_op_2 <X> T_17_10.lc_trk_g3_2
 (29 13)  (903 173)  (903 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 173)  (904 173)  routing T_17_10.lc_trk_g1_2 <X> T_17_10.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 173)  (906 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (15 14)  (889 174)  (889 174)  routing T_17_10.rgt_op_5 <X> T_17_10.lc_trk_g3_5
 (17 14)  (891 174)  (891 174)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 174)  (892 174)  routing T_17_10.rgt_op_5 <X> T_17_10.lc_trk_g3_5
 (21 14)  (895 174)  (895 174)  routing T_17_10.wire_logic_cluster/lc_7/out <X> T_17_10.lc_trk_g3_7
 (22 14)  (896 174)  (896 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (901 174)  (901 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 174)  (902 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 174)  (903 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 174)  (904 174)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 174)  (906 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 174)  (908 174)  routing T_17_10.lc_trk_g1_1 <X> T_17_10.wire_logic_cluster/lc_7/in_3
 (38 14)  (912 174)  (912 174)  LC_7 Logic Functioning bit
 (41 14)  (915 174)  (915 174)  LC_7 Logic Functioning bit
 (43 14)  (917 174)  (917 174)  LC_7 Logic Functioning bit
 (45 14)  (919 174)  (919 174)  LC_7 Logic Functioning bit
 (50 14)  (924 174)  (924 174)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (927 174)  (927 174)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (26 15)  (900 175)  (900 175)  routing T_17_10.lc_trk_g0_3 <X> T_17_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 175)  (903 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 175)  (904 175)  routing T_17_10.lc_trk_g3_7 <X> T_17_10.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 175)  (910 175)  LC_7 Logic Functioning bit
 (37 15)  (911 175)  (911 175)  LC_7 Logic Functioning bit
 (38 15)  (912 175)  (912 175)  LC_7 Logic Functioning bit
 (41 15)  (915 175)  (915 175)  LC_7 Logic Functioning bit
 (43 15)  (917 175)  (917 175)  LC_7 Logic Functioning bit


LogicTile_18_10

 (14 0)  (942 160)  (942 160)  routing T_18_10.lft_op_0 <X> T_18_10.lc_trk_g0_0
 (29 0)  (957 160)  (957 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 160)  (958 160)  routing T_18_10.lc_trk_g0_5 <X> T_18_10.wire_logic_cluster/lc_0/in_1
 (35 0)  (963 160)  (963 160)  routing T_18_10.lc_trk_g0_4 <X> T_18_10.input_2_0
 (44 0)  (972 160)  (972 160)  LC_0 Logic Functioning bit
 (15 1)  (943 161)  (943 161)  routing T_18_10.lft_op_0 <X> T_18_10.lc_trk_g0_0
 (17 1)  (945 161)  (945 161)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (32 1)  (960 161)  (960 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_3 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 162)  (942 162)  routing T_18_10.lft_op_4 <X> T_18_10.lc_trk_g0_4
 (15 2)  (943 162)  (943 162)  routing T_18_10.lft_op_5 <X> T_18_10.lc_trk_g0_5
 (17 2)  (945 162)  (945 162)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (946 162)  (946 162)  routing T_18_10.lft_op_5 <X> T_18_10.lc_trk_g0_5
 (27 2)  (955 162)  (955 162)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 162)  (956 162)  routing T_18_10.lc_trk_g3_1 <X> T_18_10.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 162)  (957 162)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 162)  (960 162)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 162)  (964 162)  LC_1 Logic Functioning bit
 (37 2)  (965 162)  (965 162)  LC_1 Logic Functioning bit
 (38 2)  (966 162)  (966 162)  LC_1 Logic Functioning bit
 (39 2)  (967 162)  (967 162)  LC_1 Logic Functioning bit
 (44 2)  (972 162)  (972 162)  LC_1 Logic Functioning bit
 (45 2)  (973 162)  (973 162)  LC_1 Logic Functioning bit
 (0 3)  (928 163)  (928 163)  routing T_18_10.glb_netwk_3 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (15 3)  (943 163)  (943 163)  routing T_18_10.lft_op_4 <X> T_18_10.lc_trk_g0_4
 (17 3)  (945 163)  (945 163)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (40 3)  (968 163)  (968 163)  LC_1 Logic Functioning bit
 (41 3)  (969 163)  (969 163)  LC_1 Logic Functioning bit
 (42 3)  (970 163)  (970 163)  LC_1 Logic Functioning bit
 (43 3)  (971 163)  (971 163)  LC_1 Logic Functioning bit
 (15 4)  (943 164)  (943 164)  routing T_18_10.lft_op_1 <X> T_18_10.lc_trk_g1_1
 (17 4)  (945 164)  (945 164)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (946 164)  (946 164)  routing T_18_10.lft_op_1 <X> T_18_10.lc_trk_g1_1
 (25 4)  (953 164)  (953 164)  routing T_18_10.wire_logic_cluster/lc_2/out <X> T_18_10.lc_trk_g1_2
 (27 4)  (955 164)  (955 164)  routing T_18_10.lc_trk_g1_2 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 164)  (957 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 164)  (960 164)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 164)  (964 164)  LC_2 Logic Functioning bit
 (37 4)  (965 164)  (965 164)  LC_2 Logic Functioning bit
 (38 4)  (966 164)  (966 164)  LC_2 Logic Functioning bit
 (39 4)  (967 164)  (967 164)  LC_2 Logic Functioning bit
 (44 4)  (972 164)  (972 164)  LC_2 Logic Functioning bit
 (45 4)  (973 164)  (973 164)  LC_2 Logic Functioning bit
 (22 5)  (950 165)  (950 165)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 165)  (958 165)  routing T_18_10.lc_trk_g1_2 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 165)  (968 165)  LC_2 Logic Functioning bit
 (41 5)  (969 165)  (969 165)  LC_2 Logic Functioning bit
 (42 5)  (970 165)  (970 165)  LC_2 Logic Functioning bit
 (43 5)  (971 165)  (971 165)  LC_2 Logic Functioning bit
 (25 6)  (953 166)  (953 166)  routing T_18_10.wire_logic_cluster/lc_6/out <X> T_18_10.lc_trk_g1_6
 (29 6)  (957 166)  (957 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 166)  (960 166)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 166)  (964 166)  LC_3 Logic Functioning bit
 (37 6)  (965 166)  (965 166)  LC_3 Logic Functioning bit
 (38 6)  (966 166)  (966 166)  LC_3 Logic Functioning bit
 (39 6)  (967 166)  (967 166)  LC_3 Logic Functioning bit
 (44 6)  (972 166)  (972 166)  LC_3 Logic Functioning bit
 (22 7)  (950 167)  (950 167)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (40 7)  (968 167)  (968 167)  LC_3 Logic Functioning bit
 (41 7)  (969 167)  (969 167)  LC_3 Logic Functioning bit
 (42 7)  (970 167)  (970 167)  LC_3 Logic Functioning bit
 (43 7)  (971 167)  (971 167)  LC_3 Logic Functioning bit
 (27 8)  (955 168)  (955 168)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 168)  (956 168)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 168)  (957 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 168)  (958 168)  routing T_18_10.lc_trk_g3_4 <X> T_18_10.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 168)  (960 168)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 168)  (964 168)  LC_4 Logic Functioning bit
 (37 8)  (965 168)  (965 168)  LC_4 Logic Functioning bit
 (38 8)  (966 168)  (966 168)  LC_4 Logic Functioning bit
 (39 8)  (967 168)  (967 168)  LC_4 Logic Functioning bit
 (44 8)  (972 168)  (972 168)  LC_4 Logic Functioning bit
 (45 8)  (973 168)  (973 168)  LC_4 Logic Functioning bit
 (40 9)  (968 169)  (968 169)  LC_4 Logic Functioning bit
 (41 9)  (969 169)  (969 169)  LC_4 Logic Functioning bit
 (42 9)  (970 169)  (970 169)  LC_4 Logic Functioning bit
 (43 9)  (971 169)  (971 169)  LC_4 Logic Functioning bit
 (14 10)  (942 170)  (942 170)  routing T_18_10.bnl_op_4 <X> T_18_10.lc_trk_g2_4
 (27 10)  (955 170)  (955 170)  routing T_18_10.lc_trk_g1_1 <X> T_18_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 170)  (957 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 170)  (960 170)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 170)  (964 170)  LC_5 Logic Functioning bit
 (37 10)  (965 170)  (965 170)  LC_5 Logic Functioning bit
 (38 10)  (966 170)  (966 170)  LC_5 Logic Functioning bit
 (39 10)  (967 170)  (967 170)  LC_5 Logic Functioning bit
 (44 10)  (972 170)  (972 170)  LC_5 Logic Functioning bit
 (14 11)  (942 171)  (942 171)  routing T_18_10.bnl_op_4 <X> T_18_10.lc_trk_g2_4
 (17 11)  (945 171)  (945 171)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (40 11)  (968 171)  (968 171)  LC_5 Logic Functioning bit
 (41 11)  (969 171)  (969 171)  LC_5 Logic Functioning bit
 (42 11)  (970 171)  (970 171)  LC_5 Logic Functioning bit
 (43 11)  (971 171)  (971 171)  LC_5 Logic Functioning bit
 (17 12)  (945 172)  (945 172)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 172)  (946 172)  routing T_18_10.wire_logic_cluster/lc_1/out <X> T_18_10.lc_trk_g3_1
 (27 12)  (955 172)  (955 172)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 172)  (957 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 172)  (958 172)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 172)  (960 172)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 172)  (964 172)  LC_6 Logic Functioning bit
 (37 12)  (965 172)  (965 172)  LC_6 Logic Functioning bit
 (38 12)  (966 172)  (966 172)  LC_6 Logic Functioning bit
 (39 12)  (967 172)  (967 172)  LC_6 Logic Functioning bit
 (44 12)  (972 172)  (972 172)  LC_6 Logic Functioning bit
 (45 12)  (973 172)  (973 172)  LC_6 Logic Functioning bit
 (30 13)  (958 173)  (958 173)  routing T_18_10.lc_trk_g1_6 <X> T_18_10.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 173)  (968 173)  LC_6 Logic Functioning bit
 (41 13)  (969 173)  (969 173)  LC_6 Logic Functioning bit
 (42 13)  (970 173)  (970 173)  LC_6 Logic Functioning bit
 (43 13)  (971 173)  (971 173)  LC_6 Logic Functioning bit
 (14 14)  (942 174)  (942 174)  routing T_18_10.wire_logic_cluster/lc_4/out <X> T_18_10.lc_trk_g3_4
 (28 14)  (956 174)  (956 174)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 174)  (957 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 174)  (958 174)  routing T_18_10.lc_trk_g2_4 <X> T_18_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 174)  (960 174)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 174)  (964 174)  LC_7 Logic Functioning bit
 (37 14)  (965 174)  (965 174)  LC_7 Logic Functioning bit
 (38 14)  (966 174)  (966 174)  LC_7 Logic Functioning bit
 (39 14)  (967 174)  (967 174)  LC_7 Logic Functioning bit
 (44 14)  (972 174)  (972 174)  LC_7 Logic Functioning bit
 (17 15)  (945 175)  (945 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (40 15)  (968 175)  (968 175)  LC_7 Logic Functioning bit
 (41 15)  (969 175)  (969 175)  LC_7 Logic Functioning bit
 (42 15)  (970 175)  (970 175)  LC_7 Logic Functioning bit
 (43 15)  (971 175)  (971 175)  LC_7 Logic Functioning bit


LogicTile_20_10

 (3 5)  (1039 165)  (1039 165)  routing T_20_10.sp12_h_l_23 <X> T_20_10.sp12_h_r_0


LogicTile_32_10

 (3 1)  (1675 161)  (1675 161)  routing T_32_10.sp12_h_l_23 <X> T_32_10.sp12_v_b_0


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9

 (9 7)  (447 151)  (447 151)  routing T_9_9.sp4_v_b_4 <X> T_9_9.sp4_v_t_41


LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9

 (7 12)  (661 156)  (661 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_14_9

 (7 12)  (715 156)  (715 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (8 3)  (770 147)  (770 147)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_v_t_36
 (9 3)  (771 147)  (771 147)  routing T_15_9.sp4_h_r_1 <X> T_15_9.sp4_v_t_36
 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (19 13)  (835 157)  (835 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (22 0)  (896 144)  (896 144)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 144)  (898 144)  routing T_17_9.top_op_3 <X> T_17_9.lc_trk_g0_3
 (21 1)  (895 145)  (895 145)  routing T_17_9.top_op_3 <X> T_17_9.lc_trk_g0_3
 (0 2)  (874 146)  (874 146)  routing T_17_9.glb_netwk_3 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 147)  (874 147)  routing T_17_9.glb_netwk_3 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (22 3)  (896 147)  (896 147)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (898 147)  (898 147)  routing T_17_9.top_op_6 <X> T_17_9.lc_trk_g0_6
 (25 3)  (899 147)  (899 147)  routing T_17_9.top_op_6 <X> T_17_9.lc_trk_g0_6
 (26 8)  (900 152)  (900 152)  routing T_17_9.lc_trk_g0_6 <X> T_17_9.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 152)  (903 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 152)  (905 152)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 152)  (906 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 152)  (907 152)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 152)  (911 152)  LC_4 Logic Functioning bit
 (38 8)  (912 152)  (912 152)  LC_4 Logic Functioning bit
 (39 8)  (913 152)  (913 152)  LC_4 Logic Functioning bit
 (45 8)  (919 152)  (919 152)  LC_4 Logic Functioning bit
 (22 9)  (896 153)  (896 153)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 153)  (897 153)  routing T_17_9.sp4_v_b_42 <X> T_17_9.lc_trk_g2_2
 (24 9)  (898 153)  (898 153)  routing T_17_9.sp4_v_b_42 <X> T_17_9.lc_trk_g2_2
 (26 9)  (900 153)  (900 153)  routing T_17_9.lc_trk_g0_6 <X> T_17_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 153)  (903 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 153)  (904 153)  routing T_17_9.lc_trk_g0_3 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 153)  (905 153)  routing T_17_9.lc_trk_g2_7 <X> T_17_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 153)  (906 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (907 153)  (907 153)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.input_2_4
 (35 9)  (909 153)  (909 153)  routing T_17_9.lc_trk_g2_2 <X> T_17_9.input_2_4
 (36 9)  (910 153)  (910 153)  LC_4 Logic Functioning bit
 (37 9)  (911 153)  (911 153)  LC_4 Logic Functioning bit
 (38 9)  (912 153)  (912 153)  LC_4 Logic Functioning bit
 (39 9)  (913 153)  (913 153)  LC_4 Logic Functioning bit
 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (22 10)  (896 154)  (896 154)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (898 154)  (898 154)  routing T_17_9.tnr_op_7 <X> T_17_9.lc_trk_g2_7


LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9

 (3 3)  (1459 147)  (1459 147)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_h_l_23


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8

 (27 0)  (955 128)  (955 128)  routing T_18_8.lc_trk_g3_0 <X> T_18_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 128)  (956 128)  routing T_18_8.lc_trk_g3_0 <X> T_18_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 128)  (957 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (960 128)  (960 128)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (964 128)  (964 128)  LC_0 Logic Functioning bit
 (37 0)  (965 128)  (965 128)  LC_0 Logic Functioning bit
 (38 0)  (966 128)  (966 128)  LC_0 Logic Functioning bit
 (39 0)  (967 128)  (967 128)  LC_0 Logic Functioning bit
 (44 0)  (972 128)  (972 128)  LC_0 Logic Functioning bit
 (46 0)  (974 128)  (974 128)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (932 129)  (932 129)  routing T_18_8.sp4_v_t_42 <X> T_18_8.sp4_h_r_0
 (40 1)  (968 129)  (968 129)  LC_0 Logic Functioning bit
 (41 1)  (969 129)  (969 129)  LC_0 Logic Functioning bit
 (42 1)  (970 129)  (970 129)  LC_0 Logic Functioning bit
 (43 1)  (971 129)  (971 129)  LC_0 Logic Functioning bit
 (49 1)  (977 129)  (977 129)  Carry_In_Mux bit 

 (0 2)  (928 130)  (928 130)  routing T_18_8.glb_netwk_3 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (2 2)  (930 130)  (930 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 130)  (955 130)  routing T_18_8.lc_trk_g3_1 <X> T_18_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 130)  (956 130)  routing T_18_8.lc_trk_g3_1 <X> T_18_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 130)  (957 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 130)  (960 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 130)  (964 130)  LC_1 Logic Functioning bit
 (37 2)  (965 130)  (965 130)  LC_1 Logic Functioning bit
 (38 2)  (966 130)  (966 130)  LC_1 Logic Functioning bit
 (39 2)  (967 130)  (967 130)  LC_1 Logic Functioning bit
 (44 2)  (972 130)  (972 130)  LC_1 Logic Functioning bit
 (45 2)  (973 130)  (973 130)  LC_1 Logic Functioning bit
 (0 3)  (928 131)  (928 131)  routing T_18_8.glb_netwk_3 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (40 3)  (968 131)  (968 131)  LC_1 Logic Functioning bit
 (41 3)  (969 131)  (969 131)  LC_1 Logic Functioning bit
 (42 3)  (970 131)  (970 131)  LC_1 Logic Functioning bit
 (43 3)  (971 131)  (971 131)  LC_1 Logic Functioning bit
 (21 4)  (949 132)  (949 132)  routing T_18_8.wire_logic_cluster/lc_3/out <X> T_18_8.lc_trk_g1_3
 (22 4)  (950 132)  (950 132)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (956 132)  (956 132)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 132)  (957 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 132)  (958 132)  routing T_18_8.lc_trk_g2_5 <X> T_18_8.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 132)  (960 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 132)  (964 132)  LC_2 Logic Functioning bit
 (37 4)  (965 132)  (965 132)  LC_2 Logic Functioning bit
 (38 4)  (966 132)  (966 132)  LC_2 Logic Functioning bit
 (39 4)  (967 132)  (967 132)  LC_2 Logic Functioning bit
 (44 4)  (972 132)  (972 132)  LC_2 Logic Functioning bit
 (40 5)  (968 133)  (968 133)  LC_2 Logic Functioning bit
 (41 5)  (969 133)  (969 133)  LC_2 Logic Functioning bit
 (42 5)  (970 133)  (970 133)  LC_2 Logic Functioning bit
 (43 5)  (971 133)  (971 133)  LC_2 Logic Functioning bit
 (21 6)  (949 134)  (949 134)  routing T_18_8.wire_logic_cluster/lc_7/out <X> T_18_8.lc_trk_g1_7
 (22 6)  (950 134)  (950 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (955 134)  (955 134)  routing T_18_8.lc_trk_g1_3 <X> T_18_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 134)  (957 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 134)  (960 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 134)  (964 134)  LC_3 Logic Functioning bit
 (37 6)  (965 134)  (965 134)  LC_3 Logic Functioning bit
 (38 6)  (966 134)  (966 134)  LC_3 Logic Functioning bit
 (39 6)  (967 134)  (967 134)  LC_3 Logic Functioning bit
 (44 6)  (972 134)  (972 134)  LC_3 Logic Functioning bit
 (45 6)  (973 134)  (973 134)  LC_3 Logic Functioning bit
 (30 7)  (958 135)  (958 135)  routing T_18_8.lc_trk_g1_3 <X> T_18_8.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 135)  (968 135)  LC_3 Logic Functioning bit
 (41 7)  (969 135)  (969 135)  LC_3 Logic Functioning bit
 (42 7)  (970 135)  (970 135)  LC_3 Logic Functioning bit
 (43 7)  (971 135)  (971 135)  LC_3 Logic Functioning bit
 (21 8)  (949 136)  (949 136)  routing T_18_8.rgt_op_3 <X> T_18_8.lc_trk_g2_3
 (22 8)  (950 136)  (950 136)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 136)  (952 136)  routing T_18_8.rgt_op_3 <X> T_18_8.lc_trk_g2_3
 (28 8)  (956 136)  (956 136)  routing T_18_8.lc_trk_g2_3 <X> T_18_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 136)  (957 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 136)  (960 136)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 136)  (964 136)  LC_4 Logic Functioning bit
 (37 8)  (965 136)  (965 136)  LC_4 Logic Functioning bit
 (38 8)  (966 136)  (966 136)  LC_4 Logic Functioning bit
 (39 8)  (967 136)  (967 136)  LC_4 Logic Functioning bit
 (44 8)  (972 136)  (972 136)  LC_4 Logic Functioning bit
 (30 9)  (958 137)  (958 137)  routing T_18_8.lc_trk_g2_3 <X> T_18_8.wire_logic_cluster/lc_4/in_1
 (40 9)  (968 137)  (968 137)  LC_4 Logic Functioning bit
 (41 9)  (969 137)  (969 137)  LC_4 Logic Functioning bit
 (42 9)  (970 137)  (970 137)  LC_4 Logic Functioning bit
 (43 9)  (971 137)  (971 137)  LC_4 Logic Functioning bit
 (7 10)  (935 138)  (935 138)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (943 138)  (943 138)  routing T_18_8.rgt_op_5 <X> T_18_8.lc_trk_g2_5
 (17 10)  (945 138)  (945 138)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (946 138)  (946 138)  routing T_18_8.rgt_op_5 <X> T_18_8.lc_trk_g2_5
 (27 10)  (955 138)  (955 138)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 138)  (956 138)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 138)  (957 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 138)  (958 138)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 138)  (960 138)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 138)  (964 138)  LC_5 Logic Functioning bit
 (37 10)  (965 138)  (965 138)  LC_5 Logic Functioning bit
 (38 10)  (966 138)  (966 138)  LC_5 Logic Functioning bit
 (39 10)  (967 138)  (967 138)  LC_5 Logic Functioning bit
 (44 10)  (972 138)  (972 138)  LC_5 Logic Functioning bit
 (30 11)  (958 139)  (958 139)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_5/in_1
 (40 11)  (968 139)  (968 139)  LC_5 Logic Functioning bit
 (41 11)  (969 139)  (969 139)  LC_5 Logic Functioning bit
 (42 11)  (970 139)  (970 139)  LC_5 Logic Functioning bit
 (43 11)  (971 139)  (971 139)  LC_5 Logic Functioning bit
 (14 12)  (942 140)  (942 140)  routing T_18_8.rgt_op_0 <X> T_18_8.lc_trk_g3_0
 (17 12)  (945 140)  (945 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 140)  (946 140)  routing T_18_8.wire_logic_cluster/lc_1/out <X> T_18_8.lc_trk_g3_1
 (27 12)  (955 140)  (955 140)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 140)  (956 140)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 140)  (957 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 140)  (958 140)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 140)  (960 140)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 140)  (964 140)  LC_6 Logic Functioning bit
 (37 12)  (965 140)  (965 140)  LC_6 Logic Functioning bit
 (38 12)  (966 140)  (966 140)  LC_6 Logic Functioning bit
 (39 12)  (967 140)  (967 140)  LC_6 Logic Functioning bit
 (44 12)  (972 140)  (972 140)  LC_6 Logic Functioning bit
 (15 13)  (943 141)  (943 141)  routing T_18_8.rgt_op_0 <X> T_18_8.lc_trk_g3_0
 (17 13)  (945 141)  (945 141)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (30 13)  (958 141)  (958 141)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 141)  (968 141)  LC_6 Logic Functioning bit
 (41 13)  (969 141)  (969 141)  LC_6 Logic Functioning bit
 (42 13)  (970 141)  (970 141)  LC_6 Logic Functioning bit
 (43 13)  (971 141)  (971 141)  LC_6 Logic Functioning bit
 (21 14)  (949 142)  (949 142)  routing T_18_8.rgt_op_7 <X> T_18_8.lc_trk_g3_7
 (22 14)  (950 142)  (950 142)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 142)  (952 142)  routing T_18_8.rgt_op_7 <X> T_18_8.lc_trk_g3_7
 (25 14)  (953 142)  (953 142)  routing T_18_8.rgt_op_6 <X> T_18_8.lc_trk_g3_6
 (27 14)  (955 142)  (955 142)  routing T_18_8.lc_trk_g1_7 <X> T_18_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 142)  (957 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 142)  (958 142)  routing T_18_8.lc_trk_g1_7 <X> T_18_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 142)  (960 142)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (965 142)  (965 142)  LC_7 Logic Functioning bit
 (39 14)  (967 142)  (967 142)  LC_7 Logic Functioning bit
 (41 14)  (969 142)  (969 142)  LC_7 Logic Functioning bit
 (43 14)  (971 142)  (971 142)  LC_7 Logic Functioning bit
 (45 14)  (973 142)  (973 142)  LC_7 Logic Functioning bit
 (22 15)  (950 143)  (950 143)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 143)  (952 143)  routing T_18_8.rgt_op_6 <X> T_18_8.lc_trk_g3_6
 (30 15)  (958 143)  (958 143)  routing T_18_8.lc_trk_g1_7 <X> T_18_8.wire_logic_cluster/lc_7/in_1
 (37 15)  (965 143)  (965 143)  LC_7 Logic Functioning bit
 (39 15)  (967 143)  (967 143)  LC_7 Logic Functioning bit
 (41 15)  (969 143)  (969 143)  LC_7 Logic Functioning bit
 (43 15)  (971 143)  (971 143)  LC_7 Logic Functioning bit


LogicTile_19_8

 (21 0)  (1003 128)  (1003 128)  routing T_19_8.wire_logic_cluster/lc_3/out <X> T_19_8.lc_trk_g0_3
 (22 0)  (1004 128)  (1004 128)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (1007 128)  (1007 128)  routing T_19_8.lft_op_2 <X> T_19_8.lc_trk_g0_2
 (26 0)  (1008 128)  (1008 128)  routing T_19_8.lc_trk_g2_4 <X> T_19_8.wire_logic_cluster/lc_0/in_0
 (28 0)  (1010 128)  (1010 128)  routing T_19_8.lc_trk_g2_5 <X> T_19_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 128)  (1011 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 128)  (1012 128)  routing T_19_8.lc_trk_g2_5 <X> T_19_8.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 128)  (1013 128)  routing T_19_8.lc_trk_g1_4 <X> T_19_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 128)  (1014 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 128)  (1016 128)  routing T_19_8.lc_trk_g1_4 <X> T_19_8.wire_logic_cluster/lc_0/in_3
 (38 0)  (1020 128)  (1020 128)  LC_0 Logic Functioning bit
 (41 0)  (1023 128)  (1023 128)  LC_0 Logic Functioning bit
 (43 0)  (1025 128)  (1025 128)  LC_0 Logic Functioning bit
 (45 0)  (1027 128)  (1027 128)  LC_0 Logic Functioning bit
 (15 1)  (997 129)  (997 129)  routing T_19_8.bot_op_0 <X> T_19_8.lc_trk_g0_0
 (17 1)  (999 129)  (999 129)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (1004 129)  (1004 129)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 129)  (1006 129)  routing T_19_8.lft_op_2 <X> T_19_8.lc_trk_g0_2
 (28 1)  (1010 129)  (1010 129)  routing T_19_8.lc_trk_g2_4 <X> T_19_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 129)  (1011 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 129)  (1014 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1015 129)  (1015 129)  routing T_19_8.lc_trk_g2_2 <X> T_19_8.input_2_0
 (35 1)  (1017 129)  (1017 129)  routing T_19_8.lc_trk_g2_2 <X> T_19_8.input_2_0
 (36 1)  (1018 129)  (1018 129)  LC_0 Logic Functioning bit
 (38 1)  (1020 129)  (1020 129)  LC_0 Logic Functioning bit
 (41 1)  (1023 129)  (1023 129)  LC_0 Logic Functioning bit
 (43 1)  (1025 129)  (1025 129)  LC_0 Logic Functioning bit
 (0 2)  (982 130)  (982 130)  routing T_19_8.glb_netwk_3 <X> T_19_8.wire_logic_cluster/lc_7/clk
 (2 2)  (984 130)  (984 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (996 130)  (996 130)  routing T_19_8.lft_op_4 <X> T_19_8.lc_trk_g0_4
 (15 2)  (997 130)  (997 130)  routing T_19_8.lft_op_5 <X> T_19_8.lc_trk_g0_5
 (17 2)  (999 130)  (999 130)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 130)  (1000 130)  routing T_19_8.lft_op_5 <X> T_19_8.lc_trk_g0_5
 (0 3)  (982 131)  (982 131)  routing T_19_8.glb_netwk_3 <X> T_19_8.wire_logic_cluster/lc_7/clk
 (15 3)  (997 131)  (997 131)  routing T_19_8.lft_op_4 <X> T_19_8.lc_trk_g0_4
 (17 3)  (999 131)  (999 131)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 4)  (1008 132)  (1008 132)  routing T_19_8.lc_trk_g3_5 <X> T_19_8.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 132)  (1009 132)  routing T_19_8.lc_trk_g3_0 <X> T_19_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 132)  (1010 132)  routing T_19_8.lc_trk_g3_0 <X> T_19_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 132)  (1011 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 132)  (1014 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 132)  (1018 132)  LC_2 Logic Functioning bit
 (53 4)  (1035 132)  (1035 132)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (27 5)  (1009 133)  (1009 133)  routing T_19_8.lc_trk_g3_5 <X> T_19_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 133)  (1010 133)  routing T_19_8.lc_trk_g3_5 <X> T_19_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 133)  (1011 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 133)  (1013 133)  routing T_19_8.lc_trk_g0_3 <X> T_19_8.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 133)  (1014 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (21 6)  (1003 134)  (1003 134)  routing T_19_8.wire_logic_cluster/lc_7/out <X> T_19_8.lc_trk_g1_7
 (22 6)  (1004 134)  (1004 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1007 134)  (1007 134)  routing T_19_8.lft_op_6 <X> T_19_8.lc_trk_g1_6
 (26 6)  (1008 134)  (1008 134)  routing T_19_8.lc_trk_g1_4 <X> T_19_8.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 134)  (1010 134)  routing T_19_8.lc_trk_g2_4 <X> T_19_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 134)  (1011 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 134)  (1012 134)  routing T_19_8.lc_trk_g2_4 <X> T_19_8.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 134)  (1013 134)  routing T_19_8.lc_trk_g0_4 <X> T_19_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 134)  (1014 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 134)  (1019 134)  LC_3 Logic Functioning bit
 (38 6)  (1020 134)  (1020 134)  LC_3 Logic Functioning bit
 (39 6)  (1021 134)  (1021 134)  LC_3 Logic Functioning bit
 (45 6)  (1027 134)  (1027 134)  LC_3 Logic Functioning bit
 (50 6)  (1032 134)  (1032 134)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (997 135)  (997 135)  routing T_19_8.bot_op_4 <X> T_19_8.lc_trk_g1_4
 (17 7)  (999 135)  (999 135)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (1004 135)  (1004 135)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1006 135)  (1006 135)  routing T_19_8.lft_op_6 <X> T_19_8.lc_trk_g1_6
 (27 7)  (1009 135)  (1009 135)  routing T_19_8.lc_trk_g1_4 <X> T_19_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 135)  (1011 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (1018 135)  (1018 135)  LC_3 Logic Functioning bit
 (37 7)  (1019 135)  (1019 135)  LC_3 Logic Functioning bit
 (38 7)  (1020 135)  (1020 135)  LC_3 Logic Functioning bit
 (39 7)  (1021 135)  (1021 135)  LC_3 Logic Functioning bit
 (21 8)  (1003 136)  (1003 136)  routing T_19_8.bnl_op_3 <X> T_19_8.lc_trk_g2_3
 (22 8)  (1004 136)  (1004 136)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1007 136)  (1007 136)  routing T_19_8.wire_logic_cluster/lc_2/out <X> T_19_8.lc_trk_g2_2
 (26 8)  (1008 136)  (1008 136)  routing T_19_8.lc_trk_g2_6 <X> T_19_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 136)  (1009 136)  routing T_19_8.lc_trk_g3_6 <X> T_19_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (1010 136)  (1010 136)  routing T_19_8.lc_trk_g3_6 <X> T_19_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 136)  (1011 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 136)  (1012 136)  routing T_19_8.lc_trk_g3_6 <X> T_19_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 136)  (1014 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 136)  (1015 136)  routing T_19_8.lc_trk_g2_3 <X> T_19_8.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 136)  (1017 136)  routing T_19_8.lc_trk_g1_7 <X> T_19_8.input_2_4
 (21 9)  (1003 137)  (1003 137)  routing T_19_8.bnl_op_3 <X> T_19_8.lc_trk_g2_3
 (22 9)  (1004 137)  (1004 137)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1008 137)  (1008 137)  routing T_19_8.lc_trk_g2_6 <X> T_19_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 137)  (1010 137)  routing T_19_8.lc_trk_g2_6 <X> T_19_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 137)  (1011 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 137)  (1012 137)  routing T_19_8.lc_trk_g3_6 <X> T_19_8.wire_logic_cluster/lc_4/in_1
 (31 9)  (1013 137)  (1013 137)  routing T_19_8.lc_trk_g2_3 <X> T_19_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 137)  (1014 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (1016 137)  (1016 137)  routing T_19_8.lc_trk_g1_7 <X> T_19_8.input_2_4
 (35 9)  (1017 137)  (1017 137)  routing T_19_8.lc_trk_g1_7 <X> T_19_8.input_2_4
 (42 9)  (1024 137)  (1024 137)  LC_4 Logic Functioning bit
 (7 10)  (989 138)  (989 138)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (996 138)  (996 138)  routing T_19_8.wire_logic_cluster/lc_4/out <X> T_19_8.lc_trk_g2_4
 (15 10)  (997 138)  (997 138)  routing T_19_8.sp4_h_l_16 <X> T_19_8.lc_trk_g2_5
 (16 10)  (998 138)  (998 138)  routing T_19_8.sp4_h_l_16 <X> T_19_8.lc_trk_g2_5
 (17 10)  (999 138)  (999 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (1007 138)  (1007 138)  routing T_19_8.wire_logic_cluster/lc_6/out <X> T_19_8.lc_trk_g2_6
 (26 10)  (1008 138)  (1008 138)  routing T_19_8.lc_trk_g1_4 <X> T_19_8.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 138)  (1010 138)  routing T_19_8.lc_trk_g2_2 <X> T_19_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 138)  (1011 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 138)  (1014 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 138)  (1019 138)  LC_5 Logic Functioning bit
 (38 10)  (1020 138)  (1020 138)  LC_5 Logic Functioning bit
 (39 10)  (1021 138)  (1021 138)  LC_5 Logic Functioning bit
 (45 10)  (1027 138)  (1027 138)  LC_5 Logic Functioning bit
 (50 10)  (1032 138)  (1032 138)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (999 139)  (999 139)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (1000 139)  (1000 139)  routing T_19_8.sp4_h_l_16 <X> T_19_8.lc_trk_g2_5
 (22 11)  (1004 139)  (1004 139)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1009 139)  (1009 139)  routing T_19_8.lc_trk_g1_4 <X> T_19_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 139)  (1011 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (1012 139)  (1012 139)  routing T_19_8.lc_trk_g2_2 <X> T_19_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (1013 139)  (1013 139)  routing T_19_8.lc_trk_g0_2 <X> T_19_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (1018 139)  (1018 139)  LC_5 Logic Functioning bit
 (37 11)  (1019 139)  (1019 139)  LC_5 Logic Functioning bit
 (38 11)  (1020 139)  (1020 139)  LC_5 Logic Functioning bit
 (39 11)  (1021 139)  (1021 139)  LC_5 Logic Functioning bit
 (14 12)  (996 140)  (996 140)  routing T_19_8.wire_logic_cluster/lc_0/out <X> T_19_8.lc_trk_g3_0
 (26 12)  (1008 140)  (1008 140)  routing T_19_8.lc_trk_g2_4 <X> T_19_8.wire_logic_cluster/lc_6/in_0
 (27 12)  (1009 140)  (1009 140)  routing T_19_8.lc_trk_g1_4 <X> T_19_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 140)  (1011 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 140)  (1012 140)  routing T_19_8.lc_trk_g1_4 <X> T_19_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 140)  (1013 140)  routing T_19_8.lc_trk_g1_6 <X> T_19_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 140)  (1014 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 140)  (1016 140)  routing T_19_8.lc_trk_g1_6 <X> T_19_8.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 140)  (1019 140)  LC_6 Logic Functioning bit
 (38 12)  (1020 140)  (1020 140)  LC_6 Logic Functioning bit
 (39 12)  (1021 140)  (1021 140)  LC_6 Logic Functioning bit
 (45 12)  (1027 140)  (1027 140)  LC_6 Logic Functioning bit
 (17 13)  (999 141)  (999 141)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (28 13)  (1010 141)  (1010 141)  routing T_19_8.lc_trk_g2_4 <X> T_19_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 141)  (1011 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 141)  (1013 141)  routing T_19_8.lc_trk_g1_6 <X> T_19_8.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 141)  (1014 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1015 141)  (1015 141)  routing T_19_8.lc_trk_g2_2 <X> T_19_8.input_2_6
 (35 13)  (1017 141)  (1017 141)  routing T_19_8.lc_trk_g2_2 <X> T_19_8.input_2_6
 (36 13)  (1018 141)  (1018 141)  LC_6 Logic Functioning bit
 (37 13)  (1019 141)  (1019 141)  LC_6 Logic Functioning bit
 (38 13)  (1020 141)  (1020 141)  LC_6 Logic Functioning bit
 (39 13)  (1021 141)  (1021 141)  LC_6 Logic Functioning bit
 (17 14)  (999 142)  (999 142)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 142)  (1000 142)  routing T_19_8.wire_logic_cluster/lc_5/out <X> T_19_8.lc_trk_g3_5
 (25 14)  (1007 142)  (1007 142)  routing T_19_8.bnl_op_6 <X> T_19_8.lc_trk_g3_6
 (26 14)  (1008 142)  (1008 142)  routing T_19_8.lc_trk_g1_4 <X> T_19_8.wire_logic_cluster/lc_7/in_0
 (28 14)  (1010 142)  (1010 142)  routing T_19_8.lc_trk_g2_4 <X> T_19_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 142)  (1011 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 142)  (1012 142)  routing T_19_8.lc_trk_g2_4 <X> T_19_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 142)  (1014 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 142)  (1015 142)  routing T_19_8.lc_trk_g2_2 <X> T_19_8.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 142)  (1017 142)  routing T_19_8.lc_trk_g0_5 <X> T_19_8.input_2_7
 (37 14)  (1019 142)  (1019 142)  LC_7 Logic Functioning bit
 (42 14)  (1024 142)  (1024 142)  LC_7 Logic Functioning bit
 (43 14)  (1025 142)  (1025 142)  LC_7 Logic Functioning bit
 (45 14)  (1027 142)  (1027 142)  LC_7 Logic Functioning bit
 (22 15)  (1004 143)  (1004 143)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1007 143)  (1007 143)  routing T_19_8.bnl_op_6 <X> T_19_8.lc_trk_g3_6
 (27 15)  (1009 143)  (1009 143)  routing T_19_8.lc_trk_g1_4 <X> T_19_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 143)  (1011 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 143)  (1013 143)  routing T_19_8.lc_trk_g2_2 <X> T_19_8.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 143)  (1014 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (1018 143)  (1018 143)  LC_7 Logic Functioning bit
 (37 15)  (1019 143)  (1019 143)  LC_7 Logic Functioning bit
 (42 15)  (1024 143)  (1024 143)  LC_7 Logic Functioning bit
 (43 15)  (1025 143)  (1025 143)  LC_7 Logic Functioning bit


LogicTile_20_8



LogicTile_21_8



LogicTile_22_8

 (4 8)  (1148 136)  (1148 136)  routing T_22_8.sp4_h_l_37 <X> T_22_8.sp4_v_b_6
 (6 8)  (1150 136)  (1150 136)  routing T_22_8.sp4_h_l_37 <X> T_22_8.sp4_v_b_6
 (5 9)  (1149 137)  (1149 137)  routing T_22_8.sp4_h_l_37 <X> T_22_8.sp4_v_b_6


LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_16_7

 (36 6)  (852 118)  (852 118)  LC_3 Logic Functioning bit
 (37 6)  (853 118)  (853 118)  LC_3 Logic Functioning bit
 (38 6)  (854 118)  (854 118)  LC_3 Logic Functioning bit
 (39 6)  (855 118)  (855 118)  LC_3 Logic Functioning bit
 (40 6)  (856 118)  (856 118)  LC_3 Logic Functioning bit
 (41 6)  (857 118)  (857 118)  LC_3 Logic Functioning bit
 (42 6)  (858 118)  (858 118)  LC_3 Logic Functioning bit
 (43 6)  (859 118)  (859 118)  LC_3 Logic Functioning bit
 (36 7)  (852 119)  (852 119)  LC_3 Logic Functioning bit
 (37 7)  (853 119)  (853 119)  LC_3 Logic Functioning bit
 (38 7)  (854 119)  (854 119)  LC_3 Logic Functioning bit
 (39 7)  (855 119)  (855 119)  LC_3 Logic Functioning bit
 (40 7)  (856 119)  (856 119)  LC_3 Logic Functioning bit
 (41 7)  (857 119)  (857 119)  LC_3 Logic Functioning bit
 (42 7)  (858 119)  (858 119)  LC_3 Logic Functioning bit
 (43 7)  (859 119)  (859 119)  LC_3 Logic Functioning bit
 (46 7)  (862 119)  (862 119)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6


LogicTile_18_7

 (27 0)  (955 112)  (955 112)  routing T_18_7.lc_trk_g3_2 <X> T_18_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 112)  (956 112)  routing T_18_7.lc_trk_g3_2 <X> T_18_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 112)  (957 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (972 112)  (972 112)  LC_0 Logic Functioning bit
 (30 1)  (958 113)  (958 113)  routing T_18_7.lc_trk_g3_2 <X> T_18_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 113)  (960 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (961 113)  (961 113)  routing T_18_7.lc_trk_g3_1 <X> T_18_7.input_2_0
 (34 1)  (962 113)  (962 113)  routing T_18_7.lc_trk_g3_1 <X> T_18_7.input_2_0
 (0 2)  (928 114)  (928 114)  routing T_18_7.glb_netwk_3 <X> T_18_7.wire_logic_cluster/lc_7/clk
 (2 2)  (930 114)  (930 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (955 114)  (955 114)  routing T_18_7.lc_trk_g1_1 <X> T_18_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 114)  (957 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 114)  (960 114)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 114)  (964 114)  LC_1 Logic Functioning bit
 (37 2)  (965 114)  (965 114)  LC_1 Logic Functioning bit
 (38 2)  (966 114)  (966 114)  LC_1 Logic Functioning bit
 (39 2)  (967 114)  (967 114)  LC_1 Logic Functioning bit
 (44 2)  (972 114)  (972 114)  LC_1 Logic Functioning bit
 (45 2)  (973 114)  (973 114)  LC_1 Logic Functioning bit
 (0 3)  (928 115)  (928 115)  routing T_18_7.glb_netwk_3 <X> T_18_7.wire_logic_cluster/lc_7/clk
 (40 3)  (968 115)  (968 115)  LC_1 Logic Functioning bit
 (41 3)  (969 115)  (969 115)  LC_1 Logic Functioning bit
 (42 3)  (970 115)  (970 115)  LC_1 Logic Functioning bit
 (43 3)  (971 115)  (971 115)  LC_1 Logic Functioning bit
 (17 4)  (945 116)  (945 116)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (946 116)  (946 116)  routing T_18_7.wire_logic_cluster/lc_1/out <X> T_18_7.lc_trk_g1_1
 (21 4)  (949 116)  (949 116)  routing T_18_7.wire_logic_cluster/lc_3/out <X> T_18_7.lc_trk_g1_3
 (22 4)  (950 116)  (950 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (953 116)  (953 116)  routing T_18_7.wire_logic_cluster/lc_2/out <X> T_18_7.lc_trk_g1_2
 (27 4)  (955 116)  (955 116)  routing T_18_7.lc_trk_g1_2 <X> T_18_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 116)  (957 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 116)  (960 116)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 116)  (964 116)  LC_2 Logic Functioning bit
 (37 4)  (965 116)  (965 116)  LC_2 Logic Functioning bit
 (38 4)  (966 116)  (966 116)  LC_2 Logic Functioning bit
 (39 4)  (967 116)  (967 116)  LC_2 Logic Functioning bit
 (44 4)  (972 116)  (972 116)  LC_2 Logic Functioning bit
 (45 4)  (973 116)  (973 116)  LC_2 Logic Functioning bit
 (22 5)  (950 117)  (950 117)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 117)  (958 117)  routing T_18_7.lc_trk_g1_2 <X> T_18_7.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 117)  (968 117)  LC_2 Logic Functioning bit
 (41 5)  (969 117)  (969 117)  LC_2 Logic Functioning bit
 (42 5)  (970 117)  (970 117)  LC_2 Logic Functioning bit
 (43 5)  (971 117)  (971 117)  LC_2 Logic Functioning bit
 (25 6)  (953 118)  (953 118)  routing T_18_7.wire_logic_cluster/lc_6/out <X> T_18_7.lc_trk_g1_6
 (27 6)  (955 118)  (955 118)  routing T_18_7.lc_trk_g1_3 <X> T_18_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 118)  (957 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 118)  (960 118)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 118)  (964 118)  LC_3 Logic Functioning bit
 (37 6)  (965 118)  (965 118)  LC_3 Logic Functioning bit
 (38 6)  (966 118)  (966 118)  LC_3 Logic Functioning bit
 (39 6)  (967 118)  (967 118)  LC_3 Logic Functioning bit
 (44 6)  (972 118)  (972 118)  LC_3 Logic Functioning bit
 (45 6)  (973 118)  (973 118)  LC_3 Logic Functioning bit
 (22 7)  (950 119)  (950 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (958 119)  (958 119)  routing T_18_7.lc_trk_g1_3 <X> T_18_7.wire_logic_cluster/lc_3/in_1
 (40 7)  (968 119)  (968 119)  LC_3 Logic Functioning bit
 (41 7)  (969 119)  (969 119)  LC_3 Logic Functioning bit
 (42 7)  (970 119)  (970 119)  LC_3 Logic Functioning bit
 (43 7)  (971 119)  (971 119)  LC_3 Logic Functioning bit
 (14 8)  (942 120)  (942 120)  routing T_18_7.rgt_op_0 <X> T_18_7.lc_trk_g2_0
 (28 8)  (956 120)  (956 120)  routing T_18_7.lc_trk_g2_5 <X> T_18_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 120)  (957 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 120)  (958 120)  routing T_18_7.lc_trk_g2_5 <X> T_18_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 120)  (960 120)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 120)  (964 120)  LC_4 Logic Functioning bit
 (37 8)  (965 120)  (965 120)  LC_4 Logic Functioning bit
 (38 8)  (966 120)  (966 120)  LC_4 Logic Functioning bit
 (39 8)  (967 120)  (967 120)  LC_4 Logic Functioning bit
 (44 8)  (972 120)  (972 120)  LC_4 Logic Functioning bit
 (15 9)  (943 121)  (943 121)  routing T_18_7.rgt_op_0 <X> T_18_7.lc_trk_g2_0
 (17 9)  (945 121)  (945 121)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (40 9)  (968 121)  (968 121)  LC_4 Logic Functioning bit
 (41 9)  (969 121)  (969 121)  LC_4 Logic Functioning bit
 (42 9)  (970 121)  (970 121)  LC_4 Logic Functioning bit
 (43 9)  (971 121)  (971 121)  LC_4 Logic Functioning bit
 (15 10)  (943 122)  (943 122)  routing T_18_7.rgt_op_5 <X> T_18_7.lc_trk_g2_5
 (17 10)  (945 122)  (945 122)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (946 122)  (946 122)  routing T_18_7.rgt_op_5 <X> T_18_7.lc_trk_g2_5
 (28 10)  (956 122)  (956 122)  routing T_18_7.lc_trk_g2_0 <X> T_18_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 122)  (957 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 122)  (960 122)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (964 122)  (964 122)  LC_5 Logic Functioning bit
 (37 10)  (965 122)  (965 122)  LC_5 Logic Functioning bit
 (38 10)  (966 122)  (966 122)  LC_5 Logic Functioning bit
 (39 10)  (967 122)  (967 122)  LC_5 Logic Functioning bit
 (44 10)  (972 122)  (972 122)  LC_5 Logic Functioning bit
 (40 11)  (968 123)  (968 123)  LC_5 Logic Functioning bit
 (41 11)  (969 123)  (969 123)  LC_5 Logic Functioning bit
 (42 11)  (970 123)  (970 123)  LC_5 Logic Functioning bit
 (43 11)  (971 123)  (971 123)  LC_5 Logic Functioning bit
 (15 12)  (943 124)  (943 124)  routing T_18_7.rgt_op_1 <X> T_18_7.lc_trk_g3_1
 (17 12)  (945 124)  (945 124)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (946 124)  (946 124)  routing T_18_7.rgt_op_1 <X> T_18_7.lc_trk_g3_1
 (25 12)  (953 124)  (953 124)  routing T_18_7.rgt_op_2 <X> T_18_7.lc_trk_g3_2
 (27 12)  (955 124)  (955 124)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 124)  (957 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 124)  (958 124)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 124)  (960 124)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 124)  (964 124)  LC_6 Logic Functioning bit
 (37 12)  (965 124)  (965 124)  LC_6 Logic Functioning bit
 (38 12)  (966 124)  (966 124)  LC_6 Logic Functioning bit
 (39 12)  (967 124)  (967 124)  LC_6 Logic Functioning bit
 (44 12)  (972 124)  (972 124)  LC_6 Logic Functioning bit
 (45 12)  (973 124)  (973 124)  LC_6 Logic Functioning bit
 (22 13)  (950 125)  (950 125)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 125)  (952 125)  routing T_18_7.rgt_op_2 <X> T_18_7.lc_trk_g3_2
 (30 13)  (958 125)  (958 125)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_6/in_1
 (40 13)  (968 125)  (968 125)  LC_6 Logic Functioning bit
 (41 13)  (969 125)  (969 125)  LC_6 Logic Functioning bit
 (42 13)  (970 125)  (970 125)  LC_6 Logic Functioning bit
 (43 13)  (971 125)  (971 125)  LC_6 Logic Functioning bit
 (21 14)  (949 126)  (949 126)  routing T_18_7.wire_logic_cluster/lc_7/out <X> T_18_7.lc_trk_g3_7
 (22 14)  (950 126)  (950 126)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (955 126)  (955 126)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 126)  (956 126)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 126)  (957 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 126)  (958 126)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 126)  (960 126)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (964 126)  (964 126)  LC_7 Logic Functioning bit
 (37 14)  (965 126)  (965 126)  LC_7 Logic Functioning bit
 (38 14)  (966 126)  (966 126)  LC_7 Logic Functioning bit
 (39 14)  (967 126)  (967 126)  LC_7 Logic Functioning bit
 (44 14)  (972 126)  (972 126)  LC_7 Logic Functioning bit
 (45 14)  (973 126)  (973 126)  LC_7 Logic Functioning bit
 (30 15)  (958 127)  (958 127)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_7/in_1
 (40 15)  (968 127)  (968 127)  LC_7 Logic Functioning bit
 (41 15)  (969 127)  (969 127)  LC_7 Logic Functioning bit
 (42 15)  (970 127)  (970 127)  LC_7 Logic Functioning bit
 (43 15)  (971 127)  (971 127)  LC_7 Logic Functioning bit


LogicTile_19_7

 (15 0)  (997 112)  (997 112)  routing T_19_7.lft_op_1 <X> T_19_7.lc_trk_g0_1
 (17 0)  (999 112)  (999 112)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 112)  (1000 112)  routing T_19_7.lft_op_1 <X> T_19_7.lc_trk_g0_1
 (25 0)  (1007 112)  (1007 112)  routing T_19_7.lft_op_2 <X> T_19_7.lc_trk_g0_2
 (26 0)  (1008 112)  (1008 112)  routing T_19_7.lc_trk_g2_4 <X> T_19_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 112)  (1009 112)  routing T_19_7.lc_trk_g1_4 <X> T_19_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 112)  (1011 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 112)  (1012 112)  routing T_19_7.lc_trk_g1_4 <X> T_19_7.wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 112)  (1013 112)  routing T_19_7.lc_trk_g0_5 <X> T_19_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 112)  (1014 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 112)  (1019 112)  LC_0 Logic Functioning bit
 (38 0)  (1020 112)  (1020 112)  LC_0 Logic Functioning bit
 (39 0)  (1021 112)  (1021 112)  LC_0 Logic Functioning bit
 (45 0)  (1027 112)  (1027 112)  LC_0 Logic Functioning bit
 (22 1)  (1004 113)  (1004 113)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 113)  (1006 113)  routing T_19_7.lft_op_2 <X> T_19_7.lc_trk_g0_2
 (28 1)  (1010 113)  (1010 113)  routing T_19_7.lc_trk_g2_4 <X> T_19_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 113)  (1011 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 113)  (1014 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (1015 113)  (1015 113)  routing T_19_7.lc_trk_g2_0 <X> T_19_7.input_2_0
 (36 1)  (1018 113)  (1018 113)  LC_0 Logic Functioning bit
 (37 1)  (1019 113)  (1019 113)  LC_0 Logic Functioning bit
 (38 1)  (1020 113)  (1020 113)  LC_0 Logic Functioning bit
 (39 1)  (1021 113)  (1021 113)  LC_0 Logic Functioning bit
 (0 2)  (982 114)  (982 114)  routing T_19_7.glb_netwk_3 <X> T_19_7.wire_logic_cluster/lc_7/clk
 (2 2)  (984 114)  (984 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (996 114)  (996 114)  routing T_19_7.lft_op_4 <X> T_19_7.lc_trk_g0_4
 (15 2)  (997 114)  (997 114)  routing T_19_7.lft_op_5 <X> T_19_7.lc_trk_g0_5
 (17 2)  (999 114)  (999 114)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 114)  (1000 114)  routing T_19_7.lft_op_5 <X> T_19_7.lc_trk_g0_5
 (26 2)  (1008 114)  (1008 114)  routing T_19_7.lc_trk_g1_4 <X> T_19_7.wire_logic_cluster/lc_1/in_0
 (28 2)  (1010 114)  (1010 114)  routing T_19_7.lc_trk_g2_4 <X> T_19_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 114)  (1011 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (1012 114)  (1012 114)  routing T_19_7.lc_trk_g2_4 <X> T_19_7.wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 114)  (1014 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 114)  (1015 114)  routing T_19_7.lc_trk_g3_1 <X> T_19_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 114)  (1016 114)  routing T_19_7.lc_trk_g3_1 <X> T_19_7.wire_logic_cluster/lc_1/in_3
 (40 2)  (1022 114)  (1022 114)  LC_1 Logic Functioning bit
 (41 2)  (1023 114)  (1023 114)  LC_1 Logic Functioning bit
 (42 2)  (1024 114)  (1024 114)  LC_1 Logic Functioning bit
 (45 2)  (1027 114)  (1027 114)  LC_1 Logic Functioning bit
 (0 3)  (982 115)  (982 115)  routing T_19_7.glb_netwk_3 <X> T_19_7.wire_logic_cluster/lc_7/clk
 (15 3)  (997 115)  (997 115)  routing T_19_7.lft_op_4 <X> T_19_7.lc_trk_g0_4
 (17 3)  (999 115)  (999 115)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (1009 115)  (1009 115)  routing T_19_7.lc_trk_g1_4 <X> T_19_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 115)  (1011 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (1014 115)  (1014 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (1016 115)  (1016 115)  routing T_19_7.lc_trk_g1_2 <X> T_19_7.input_2_1
 (35 3)  (1017 115)  (1017 115)  routing T_19_7.lc_trk_g1_2 <X> T_19_7.input_2_1
 (40 3)  (1022 115)  (1022 115)  LC_1 Logic Functioning bit
 (41 3)  (1023 115)  (1023 115)  LC_1 Logic Functioning bit
 (42 3)  (1024 115)  (1024 115)  LC_1 Logic Functioning bit
 (43 3)  (1025 115)  (1025 115)  LC_1 Logic Functioning bit
 (36 4)  (1018 116)  (1018 116)  LC_2 Logic Functioning bit
 (39 4)  (1021 116)  (1021 116)  LC_2 Logic Functioning bit
 (41 4)  (1023 116)  (1023 116)  LC_2 Logic Functioning bit
 (42 4)  (1024 116)  (1024 116)  LC_2 Logic Functioning bit
 (45 4)  (1027 116)  (1027 116)  LC_2 Logic Functioning bit
 (22 5)  (1004 117)  (1004 117)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (1006 117)  (1006 117)  routing T_19_7.top_op_2 <X> T_19_7.lc_trk_g1_2
 (25 5)  (1007 117)  (1007 117)  routing T_19_7.top_op_2 <X> T_19_7.lc_trk_g1_2
 (27 5)  (1009 117)  (1009 117)  routing T_19_7.lc_trk_g3_1 <X> T_19_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 117)  (1010 117)  routing T_19_7.lc_trk_g3_1 <X> T_19_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 117)  (1011 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (1014 117)  (1014 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1015 117)  (1015 117)  routing T_19_7.lc_trk_g2_2 <X> T_19_7.input_2_2
 (35 5)  (1017 117)  (1017 117)  routing T_19_7.lc_trk_g2_2 <X> T_19_7.input_2_2
 (37 5)  (1019 117)  (1019 117)  LC_2 Logic Functioning bit
 (38 5)  (1020 117)  (1020 117)  LC_2 Logic Functioning bit
 (40 5)  (1022 117)  (1022 117)  LC_2 Logic Functioning bit
 (43 5)  (1025 117)  (1025 117)  LC_2 Logic Functioning bit
 (21 6)  (1003 118)  (1003 118)  routing T_19_7.lft_op_7 <X> T_19_7.lc_trk_g1_7
 (22 6)  (1004 118)  (1004 118)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1006 118)  (1006 118)  routing T_19_7.lft_op_7 <X> T_19_7.lc_trk_g1_7
 (26 6)  (1008 118)  (1008 118)  routing T_19_7.lc_trk_g2_5 <X> T_19_7.wire_logic_cluster/lc_3/in_0
 (29 6)  (1011 118)  (1011 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 118)  (1014 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 118)  (1015 118)  routing T_19_7.lc_trk_g3_1 <X> T_19_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 118)  (1016 118)  routing T_19_7.lc_trk_g3_1 <X> T_19_7.wire_logic_cluster/lc_3/in_3
 (14 7)  (996 119)  (996 119)  routing T_19_7.top_op_4 <X> T_19_7.lc_trk_g1_4
 (15 7)  (997 119)  (997 119)  routing T_19_7.top_op_4 <X> T_19_7.lc_trk_g1_4
 (17 7)  (999 119)  (999 119)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (28 7)  (1010 119)  (1010 119)  routing T_19_7.lc_trk_g2_5 <X> T_19_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 119)  (1011 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 119)  (1012 119)  routing T_19_7.lc_trk_g0_2 <X> T_19_7.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 119)  (1022 119)  LC_3 Logic Functioning bit
 (42 7)  (1024 119)  (1024 119)  LC_3 Logic Functioning bit
 (15 8)  (997 120)  (997 120)  routing T_19_7.tnl_op_1 <X> T_19_7.lc_trk_g2_1
 (17 8)  (999 120)  (999 120)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (1004 120)  (1004 120)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1006 120)  (1006 120)  routing T_19_7.tnl_op_3 <X> T_19_7.lc_trk_g2_3
 (25 8)  (1007 120)  (1007 120)  routing T_19_7.wire_logic_cluster/lc_2/out <X> T_19_7.lc_trk_g2_2
 (26 8)  (1008 120)  (1008 120)  routing T_19_7.lc_trk_g2_6 <X> T_19_7.wire_logic_cluster/lc_4/in_0
 (28 8)  (1010 120)  (1010 120)  routing T_19_7.lc_trk_g2_3 <X> T_19_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 120)  (1011 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 120)  (1014 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 120)  (1015 120)  routing T_19_7.lc_trk_g2_1 <X> T_19_7.wire_logic_cluster/lc_4/in_3
 (50 8)  (1032 120)  (1032 120)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (996 121)  (996 121)  routing T_19_7.sp4_r_v_b_32 <X> T_19_7.lc_trk_g2_0
 (17 9)  (999 121)  (999 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (18 9)  (1000 121)  (1000 121)  routing T_19_7.tnl_op_1 <X> T_19_7.lc_trk_g2_1
 (21 9)  (1003 121)  (1003 121)  routing T_19_7.tnl_op_3 <X> T_19_7.lc_trk_g2_3
 (22 9)  (1004 121)  (1004 121)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (1008 121)  (1008 121)  routing T_19_7.lc_trk_g2_6 <X> T_19_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 121)  (1010 121)  routing T_19_7.lc_trk_g2_6 <X> T_19_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 121)  (1011 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (1012 121)  (1012 121)  routing T_19_7.lc_trk_g2_3 <X> T_19_7.wire_logic_cluster/lc_4/in_1
 (42 9)  (1024 121)  (1024 121)  LC_4 Logic Functioning bit
 (14 10)  (996 122)  (996 122)  routing T_19_7.wire_logic_cluster/lc_4/out <X> T_19_7.lc_trk_g2_4
 (17 10)  (999 122)  (999 122)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (1000 122)  (1000 122)  routing T_19_7.wire_logic_cluster/lc_5/out <X> T_19_7.lc_trk_g2_5
 (22 10)  (1004 122)  (1004 122)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1006 122)  (1006 122)  routing T_19_7.tnl_op_7 <X> T_19_7.lc_trk_g2_7
 (25 10)  (1007 122)  (1007 122)  routing T_19_7.wire_logic_cluster/lc_6/out <X> T_19_7.lc_trk_g2_6
 (26 10)  (1008 122)  (1008 122)  routing T_19_7.lc_trk_g1_4 <X> T_19_7.wire_logic_cluster/lc_5/in_0
 (28 10)  (1010 122)  (1010 122)  routing T_19_7.lc_trk_g2_0 <X> T_19_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 122)  (1011 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 122)  (1013 122)  routing T_19_7.lc_trk_g0_4 <X> T_19_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 122)  (1014 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (1019 122)  (1019 122)  LC_5 Logic Functioning bit
 (38 10)  (1020 122)  (1020 122)  LC_5 Logic Functioning bit
 (39 10)  (1021 122)  (1021 122)  LC_5 Logic Functioning bit
 (45 10)  (1027 122)  (1027 122)  LC_5 Logic Functioning bit
 (50 10)  (1032 122)  (1032 122)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (999 123)  (999 123)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (1003 123)  (1003 123)  routing T_19_7.tnl_op_7 <X> T_19_7.lc_trk_g2_7
 (22 11)  (1004 123)  (1004 123)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (1009 123)  (1009 123)  routing T_19_7.lc_trk_g1_4 <X> T_19_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 123)  (1011 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (1018 123)  (1018 123)  LC_5 Logic Functioning bit
 (37 11)  (1019 123)  (1019 123)  LC_5 Logic Functioning bit
 (38 11)  (1020 123)  (1020 123)  LC_5 Logic Functioning bit
 (39 11)  (1021 123)  (1021 123)  LC_5 Logic Functioning bit
 (17 12)  (999 124)  (999 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 124)  (1000 124)  routing T_19_7.wire_logic_cluster/lc_1/out <X> T_19_7.lc_trk_g3_1
 (26 12)  (1008 124)  (1008 124)  routing T_19_7.lc_trk_g1_7 <X> T_19_7.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 124)  (1011 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 124)  (1013 124)  routing T_19_7.lc_trk_g2_7 <X> T_19_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 124)  (1014 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 124)  (1015 124)  routing T_19_7.lc_trk_g2_7 <X> T_19_7.wire_logic_cluster/lc_6/in_3
 (40 12)  (1022 124)  (1022 124)  LC_6 Logic Functioning bit
 (26 13)  (1008 125)  (1008 125)  routing T_19_7.lc_trk_g1_7 <X> T_19_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (1009 125)  (1009 125)  routing T_19_7.lc_trk_g1_7 <X> T_19_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 125)  (1011 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 125)  (1013 125)  routing T_19_7.lc_trk_g2_7 <X> T_19_7.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 125)  (1014 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1015 125)  (1015 125)  routing T_19_7.lc_trk_g2_2 <X> T_19_7.input_2_6
 (35 13)  (1017 125)  (1017 125)  routing T_19_7.lc_trk_g2_2 <X> T_19_7.input_2_6
 (21 14)  (1003 126)  (1003 126)  routing T_19_7.wire_logic_cluster/lc_7/out <X> T_19_7.lc_trk_g3_7
 (22 14)  (1004 126)  (1004 126)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (1008 126)  (1008 126)  routing T_19_7.lc_trk_g1_4 <X> T_19_7.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 126)  (1009 126)  routing T_19_7.lc_trk_g3_7 <X> T_19_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 126)  (1010 126)  routing T_19_7.lc_trk_g3_7 <X> T_19_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 126)  (1011 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 126)  (1012 126)  routing T_19_7.lc_trk_g3_7 <X> T_19_7.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 126)  (1013 126)  routing T_19_7.lc_trk_g2_4 <X> T_19_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 126)  (1014 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 126)  (1015 126)  routing T_19_7.lc_trk_g2_4 <X> T_19_7.wire_logic_cluster/lc_7/in_3
 (38 14)  (1020 126)  (1020 126)  LC_7 Logic Functioning bit
 (41 14)  (1023 126)  (1023 126)  LC_7 Logic Functioning bit
 (43 14)  (1025 126)  (1025 126)  LC_7 Logic Functioning bit
 (45 14)  (1027 126)  (1027 126)  LC_7 Logic Functioning bit
 (27 15)  (1009 127)  (1009 127)  routing T_19_7.lc_trk_g1_4 <X> T_19_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 127)  (1011 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 127)  (1012 127)  routing T_19_7.lc_trk_g3_7 <X> T_19_7.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 127)  (1014 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1016 127)  (1016 127)  routing T_19_7.lc_trk_g1_2 <X> T_19_7.input_2_7
 (35 15)  (1017 127)  (1017 127)  routing T_19_7.lc_trk_g1_2 <X> T_19_7.input_2_7
 (36 15)  (1018 127)  (1018 127)  LC_7 Logic Functioning bit
 (37 15)  (1019 127)  (1019 127)  LC_7 Logic Functioning bit
 (38 15)  (1020 127)  (1020 127)  LC_7 Logic Functioning bit
 (41 15)  (1023 127)  (1023 127)  LC_7 Logic Functioning bit
 (43 15)  (1025 127)  (1025 127)  LC_7 Logic Functioning bit
 (52 15)  (1034 127)  (1034 127)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_20_7

 (4 0)  (1040 112)  (1040 112)  routing T_20_7.sp4_h_l_43 <X> T_20_7.sp4_v_b_0
 (6 0)  (1042 112)  (1042 112)  routing T_20_7.sp4_h_l_43 <X> T_20_7.sp4_v_b_0
 (5 1)  (1041 113)  (1041 113)  routing T_20_7.sp4_h_l_43 <X> T_20_7.sp4_v_b_0


LogicTile_32_7

 (19 2)  (1691 114)  (1691 114)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_14_6

 (3 7)  (711 103)  (711 103)  routing T_14_6.sp12_h_l_23 <X> T_14_6.sp12_v_t_23


LogicTile_32_6

 (19 4)  (1691 100)  (1691 100)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0



IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit


LogicTile_6_5

 (2 12)  (290 92)  (290 92)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_9_5

 (10 7)  (448 87)  (448 87)  routing T_9_5.sp4_h_l_46 <X> T_9_5.sp4_v_t_41


LogicTile_12_5

 (3 6)  (603 86)  (603 86)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23
 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23


LogicTile_16_5

 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23


LogicTile_24_5

 (3 2)  (1255 82)  (1255 82)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_h_l_23
 (3 3)  (1255 83)  (1255 83)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_h_l_23
 (3 6)  (1255 86)  (1255 86)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23
 (3 7)  (1255 87)  (1255 87)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23


LogicTile_28_5

 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_v_b_0 <X> T_28_5.sp12_h_l_23


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (17 5)  (1743 85)  (1743 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23


RAM_Tile_8_4

 (3 12)  (399 76)  (399 76)  routing T_8_4.sp12_v_t_22 <X> T_8_4.sp12_h_r_1


LogicTile_9_4

 (3 4)  (441 68)  (441 68)  routing T_9_4.sp12_v_t_23 <X> T_9_4.sp12_h_r_0


LogicTile_10_4

 (3 7)  (495 71)  (495 71)  routing T_10_4.sp12_h_l_23 <X> T_10_4.sp12_v_t_23


LogicTile_13_4

 (1 3)  (655 67)  (655 67)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_16_4

 (8 5)  (824 69)  (824 69)  routing T_16_4.sp4_h_l_41 <X> T_16_4.sp4_v_b_4
 (9 5)  (825 69)  (825 69)  routing T_16_4.sp4_h_l_41 <X> T_16_4.sp4_v_b_4
 (19 10)  (835 74)  (835 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_20_4

 (10 8)  (1046 72)  (1046 72)  routing T_20_4.sp4_v_t_39 <X> T_20_4.sp4_h_r_7


LogicTile_21_4

 (3 5)  (1093 69)  (1093 69)  routing T_21_4.sp12_h_l_23 <X> T_21_4.sp12_h_r_0


LogicTile_22_4

 (4 8)  (1148 72)  (1148 72)  routing T_22_4.sp4_v_t_43 <X> T_22_4.sp4_v_b_6


LogicTile_24_4

 (8 1)  (1260 65)  (1260 65)  routing T_24_4.sp4_h_l_42 <X> T_24_4.sp4_v_b_1
 (9 1)  (1261 65)  (1261 65)  routing T_24_4.sp4_h_l_42 <X> T_24_4.sp4_v_b_1
 (10 1)  (1262 65)  (1262 65)  routing T_24_4.sp4_h_l_42 <X> T_24_4.sp4_v_b_1


LogicTile_32_4

 (12 0)  (1684 64)  (1684 64)  routing T_32_4.sp4_v_t_39 <X> T_32_4.sp4_h_r_2


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 66)  (1730 66)  routing T_33_4.span4_horz_2 <X> T_33_4.lc_trk_g0_2
 (6 3)  (1732 67)  (1732 67)  routing T_33_4.span4_horz_2 <X> T_33_4.lc_trk_g0_2
 (7 3)  (1733 67)  (1733 67)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_2 lc_trk_g0_2
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g0_2 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (6 6)  (1732 70)  (1732 70)  routing T_33_4.span12_horz_23 <X> T_33_4.lc_trk_g0_7
 (7 6)  (1733 70)  (1733 70)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_23 lc_trk_g0_7
 (8 7)  (1734 71)  (1734 71)  routing T_33_4.span12_horz_23 <X> T_33_4.lc_trk_g0_7
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_20_3

 (4 0)  (1040 48)  (1040 48)  routing T_20_3.sp4_v_t_37 <X> T_20_3.sp4_v_b_0


LogicTile_32_3

 (4 13)  (1676 61)  (1676 61)  routing T_32_3.sp4_v_t_41 <X> T_32_3.sp4_h_r_9


IO_Tile_33_3

 (6 0)  (1732 48)  (1732 48)  routing T_33_3.span4_horz_9 <X> T_33_3.lc_trk_g0_1
 (7 0)  (1733 48)  (1733 48)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (1734 48)  (1734 48)  routing T_33_3.span4_horz_9 <X> T_33_3.lc_trk_g0_1
 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 49)  (1734 49)  routing T_33_3.span4_horz_9 <X> T_33_3.lc_trk_g0_1
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



IO_Tile_33_2

 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_v_b_0 <X> T_4_1.sp12_v_t_23


LogicTile_16_1

 (8 1)  (824 17)  (824 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1
 (10 1)  (826 17)  (826 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1
 (3 6)  (819 22)  (819 22)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23
 (3 7)  (819 23)  (819 23)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23


LogicTile_28_1

 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_v_b_0 <X> T_28_1.sp12_h_l_23


IO_Tile_33_1

 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0



GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 1)  (185 14)  (185 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0



IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0



IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0



IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0



IO_Tile_16_0

 (11 0)  (849 15)  (849 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (12 0)  (850 15)  (850 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_1 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (5 8)  (833 7)  (833 7)  routing T_16_0.span4_vert_41 <X> T_16_0.lc_trk_g1_1
 (6 8)  (834 7)  (834 7)  routing T_16_0.span4_vert_41 <X> T_16_0.lc_trk_g1_1
 (7 8)  (835 7)  (835 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_41 lc_trk_g1_1
 (8 8)  (836 7)  (836 7)  routing T_16_0.span4_vert_41 <X> T_16_0.lc_trk_g1_1
 (8 9)  (836 6)  (836 6)  routing T_16_0.span4_vert_41 <X> T_16_0.lc_trk_g1_1
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (5 9)  (1053 6)  (1053 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (1164 12)  (1164 12)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (8 3)  (1164 13)  (1164 13)  routing T_22_0.span4_vert_43 <X> T_22_0.lc_trk_g0_3
 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (4 4)  (1268 11)  (1268 11)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0



IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 1)  (1461 14)  (1461 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1461 12)  (1461 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 5)  (1461 10)  (1461 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


