{"children":[{"children":[{"data":[347,572,0,0,46],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"32b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[14,46,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'c' (stencil2d.cpp:27)","type":"resource"},{"data":[14,51,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 11 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (stencil2d.cpp:13)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (stencil2d.cpp:17)","type":"resource"},{"data":[31,108,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 3 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'k1' (stencil2d.cpp:30)","type":"resource"},{"data":[14,43,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 3 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 3 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'k2' (stencil2d.cpp:32)","type":"resource"},{"data":[31,111,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 bits and depth 1","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 6 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'r' (stencil2d.cpp:25)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Shift Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'temp' (stencil2d.cpp:22)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":"Requested size 3600 bytes, implemented size 4096 bytes, stall-free, 0 reads and 1 write. ","Bank depth":"1024 words","Bank width":"32 bits","Implemented size":"4096 bytes","Memory Usage":"2 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"3600 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n3600B requested,\n4096B implemented.","type":"brief"}],"name":"stencil2d.cpp:10 (sol)","type":"resource"},{"data":[0,0,0,0,2],"details":[{"Additional information":"Requested size 40 bytes, implemented size 64 bytes, stall-free, 1 read and 1 write. ","Bank depth":"16 words","Bank width":"32 bits","Implemented size":"64 bytes","Memory Usage":"2 MLABs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"40 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n40B requested,\n64B implemented.","type":"brief"}],"name":"stencil2d.cpp:11 (filter)","type":"resource"},{"data":[0,0,2,0,0],"details":[{"Additional information":"Requested size 3600 bytes, implemented size 4096 bytes, stall-free, 1 read and 1 write. ","Bank depth":"1024 words","Bank width":"32 bits","Implemented size":"4096 bytes","Memory Usage":"2 RAMs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"3600 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n3600B requested,\n4096B implemented.","type":"brief"}],"name":"stencil2d.cpp:9 (orig)","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"7"}]],"name":"Stream Read","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":7}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:7","replace_name":"true","type":"resource"},{"children":[{"count":7,"data":[244,1534,0,0,22],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[246,1536,0,0,22],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"30"}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"30"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[17,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":30}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:30","replace_name":"true","type":"resource"},{"children":[{"count":6,"data":[93,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"34"}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[87,0,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"34"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"34"}]],"name":"Load","type":"resource"}],"data":[232,82,0,1.5,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":34}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:34","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"38"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"38"}]],"name":"Store","type":"resource"},{"count":1,"data":[55,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"38"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[99,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":38}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:38","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"35"}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"35"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"35"}]],"name":"FFwd Destination","type":"resource"}],"data":[34,32,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":35}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:35","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"32"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"32"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"32"}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"32"}]],"name":"3-bit Integer Compare","type":"resource"}],"data":[5,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":32}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:32","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"13"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"13"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"13"}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"13"}]],"name":"4-bit Select","type":"resource"}],"data":[10,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":13}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:13","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[486,15,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"15"}]],"name":"16-bit Unsigned Integer Remainder","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"15"}]],"name":"Store","type":"resource"},{"count":1,"data":[34,16,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"15"}]],"name":"Sum of 3 x 16-bit Integers","type":"resource"}],"data":[554,55,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":15}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:15","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"17"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"17"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"17"}]],"name":"4-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"17"}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[8,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":17}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:17","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[484,15,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"19"}]],"name":"16-bit Unsigned Integer Remainder","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"19"}]],"name":"Store","type":"resource"},{"count":1,"data":[32,15,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"19"}]],"name":"Sum of 3 x 16-bit Integers","type":"resource"}],"data":[550,54,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":19}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:19","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"25"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":25}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:25","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"43"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":43}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:43","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"27"}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":27}]],"name":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp:27","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2236,2800,4,1.5,70],"debug":[[{"filename":"stencil2d.cpp","line":9}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"details":[{"links":[{"filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp","line":"32"}],"text":"%L with depth 5","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"stencil_2d","total_kernel_resources":[2236,2800,4,1.5,70],"total_percent":[0.538566,0.425562,0.163858,0.147438,0.131752],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[2236,2800,4,1.5,70],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[2236,2800,4,2,70],"total_percent":[0.538566,0.425562,0.163858,0.147438,0.131752],"type":"module"}