// Seed: 3809949062
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    input  wand  id_0,
    input  logic id_1,
    input  wand  id_2,
    output logic id_3,
    output tri   id_4,
    input  wand  id_5,
    output wand  id_6,
    input  tri0  id_7,
    input  wire  id_8
);
  wire id_10;
  module_0(
      id_10, id_10, id_10, id_10
  );
  always @(negedge (1 == 1)) begin
    id_3 <= id_1;
    id_3 <= 1;
  end
endmodule
