#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Jan  4 21:06:31 2026
# Process ID         : 3188
# Current directory  : A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.runs/impl_1
# Command line       : vivado.exe -log top_camera.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_camera.tcl -notrace
# Log file           : A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.runs/impl_1/top_camera.vdi
# Journal file       : A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.runs/impl_1\vivado.jou
# Running On         : Fahu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900H
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16890 MB
# Swap memory        : 32212 MB
# Total Virtual      : 49102 MB
# Available Virtual  : 11360 MB
#-----------------------------------------------------------
source top_camera.tcl -notrace
create_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 656.332 ; gain = 204.996
Command: link_design -top top_camera -part xc7a50tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a50tfgg484-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'u_clk_wiz_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.dcp' for cell 'u_ov5640/u_image_processor/u_morphology/morph_line1_fifo'
INFO: [Project 1-454] Reading design checkpoint 'a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.146 . Memory (MB): peak = 917.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 643 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, u_clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, u_clk_wiz_hdmi/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_clk_wiz/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_clk_wiz_hdmi/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0'
Finished Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0'
Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0'
Finished Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0'
Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1621.535 ; gain = 575.707
Finished Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'u_clk_wiz_hdmi/inst'
Finished Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'u_clk_wiz_hdmi/inst'
Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'u_clk_wiz_hdmi/inst'
INFO: [Timing 38-2] Deriving generated clocks [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:54]
Finished Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'u_clk_wiz_hdmi/inst'
Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'u_ov5640/u_image_processor/u_morphology/morph_line1_fifo/U0'
Finished Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'u_ov5640/u_image_processor/u_morphology/morph_line1_fifo/U0'
Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'u_ov5640/u_image_processor/u_morphology/morph_line2_fifo/U0'
Finished Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'u_ov5640/u_image_processor/u_morphology/morph_line2_fifo/U0'
Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'u_ov5640/u_image_processor/u_sobel/sobel_line1_fifo/U0'
Finished Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'u_ov5640/u_image_processor/u_sobel/sobel_line1_fifo/U0'
Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'u_ov5640/u_image_processor/u_sobel/sobel_line2_fifo/U0'
Finished Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'u_ov5640/u_image_processor/u_sobel/sobel_line2_fifo/U0'
Parsing XDC File [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc]
WARNING: [Vivado 12-584] No ports matched 'mcu_data[7]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcu_data[6]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcu_data[5]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcu_data[4]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcu_data[3]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcu_data[2]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcu_data[1]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcu_data[0]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cs_n'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'wr_n'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rs'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/pin.xdc]
Parsing XDC File [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc]
WARNING: [Vivado 12-584] No ports matched 'sdram_data[31]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[30]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[29]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[28]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[27]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[26]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[25]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[24]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[23]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[22]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[21]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[20]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[19]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[18]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[17]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[16]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[16]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[17]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[18]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[19]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[20]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[21]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[22]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[23]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[24]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[25]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[26]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[27]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[28]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[29]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[30]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdram_data[31]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/sdram.xdc]
Parsing XDC File [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/async_clocks.xdc]
WARNING: [Vivado 12-3521] Clock specified in more than one group: clk_out1_clk_wiz_0, clk_out1_clk_wiz_1, clk_out2_clk_wiz_0, clk_out2_clk_wiz_1, clk_out3_clk_wiz_0, clk_out4_clk_wiz_0, and clk_out5_clk_wiz_0 [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/async_clocks.xdc:45]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -quiet -include_generated_clocks {*dri_clk* *clk_lcd*}]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/async_clocks.xdc:45]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/async_clocks.xdc:45]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *rd_load_extend_cnt_reg* && IS_SEQUENTIAL}'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/async_clocks.xdc:88]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_cells -hierarchical -filter {NAME =~ *rd_load_extend_cnt_reg* && IS_SEQUENTIAL}]'. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/async_clocks.xdc:88]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Constraints 18-402] set_false_path: 'u_clk_wiz/inst/mmcm_adv_inst/LOCKED' is not a valid startpoint. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/async_clocks.xdc:125]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_false_path: 'u_clk_wiz_hdmi/inst/mmcm_adv_inst/LOCKED' is not a valid startpoint. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/async_clocks.xdc:125]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-513] set_false_path: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified. [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/async_clocks.xdc:125]
Finished Parsing XDC File [A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/constrs_1/imports/xdc/async_clocks.xdc]
Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0'
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_4' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0'
Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0'
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]_i_4' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_1' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_2' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_false_path: 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]_i_3' is not a valid endpoint. [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [a:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_wrfifo/U0'
INFO: [Project 1-1714] 12 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1621.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 228 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 36 instances
  RAM64M => RAM64M (RAMD64E(x4)): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

16 Infos, 147 Warnings, 49 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1621.535 ; gain = 920.926
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 23 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1621.535 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 148c82bed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.501 . Memory (MB): peak = 1621.535 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 148c82bed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2030.078 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 148c82bed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2030.078 ; gain = 0.000
Phase 1 Initialization | Checksum: 148c82bed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2030.078 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 148c82bed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.400 . Memory (MB): peak = 2030.078 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 148c82bed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.443 . Memory (MB): peak = 2030.078 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 148c82bed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.449 . Memory (MB): peak = 2030.078 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 43 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: eb87b7eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.723 . Memory (MB): peak = 2030.078 ; gain = 0.000
Retarget | Checksum: eb87b7eb
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 19 cells
INFO: [Opt 31-1021] In phase Retarget, 162 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 12b40df75

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.814 . Memory (MB): peak = 2030.078 ; gain = 0.000
Constant propagation | Checksum: 12b40df75
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2030.078 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2030.078 ; gain = 0.000
Phase 5 Sweep | Checksum: 11336e41c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2030.078 ; gain = 0.000
Sweep | Checksum: 11336e41c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 72 cells
INFO: [Opt 31-1021] In phase Sweep, 82 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 11336e41c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2030.078 ; gain = 0.000
BUFG optimization | Checksum: 11336e41c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 11336e41c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2030.078 ; gain = 0.000
Shift Register Optimization | Checksum: 11336e41c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 11336e41c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2030.078 ; gain = 0.000
Post Processing Netlist | Checksum: 11336e41c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 32 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: cdd71c6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2030.078 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2030.078 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: cdd71c6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2030.078 ; gain = 0.000
Phase 9 Finalization | Checksum: cdd71c6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2030.078 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              19  |                                            162  |
|  Constant propagation         |               0  |               0  |                                             20  |
|  Sweep                        |               0  |              72  |                                             82  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             32  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cdd71c6f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2030.078 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: cdd71c6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2166.652 ; gain = 0.000
Ending Power Optimization Task | Checksum: cdd71c6f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2166.652 ; gain = 136.574

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cdd71c6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2166.652 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2166.652 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: cdd71c6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2166.652 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 147 Warnings, 49 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2166.652 ; gain = 545.117
INFO: [Vivado 12-24828] Executing command : report_drc -file top_camera_drc_opted.rpt -pb top_camera_drc_opted.pb -rpx top_camera_drc_opted.rpx
Command: report_drc -file top_camera_drc_opted.rpt -pb top_camera_drc_opted.pb -rpx top_camera_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.runs/impl_1/top_camera_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2166.652 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2166.652 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 2166.652 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.112 . Memory (MB): peak = 2166.652 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2166.652 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2166.652 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.278 . Memory (MB): peak = 2166.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.runs/impl_1/top_camera_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 44 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2166.652 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c0ee2770

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2166.652 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'u_ov5640/u_lcd/u_clk_div/lcd_pclk_OBUF_inst_i_1' is driving clock pin of 22 registers. This could lead to large hold time violations. First few involved registers are:
	u_ov5640/u_lcd/u_lcd_driver/cnt_v_reg[1] {FDCE}
	u_ov5640/u_lcd/u_lcd_driver/cnt_h_reg[4] {FDCE}
	u_ov5640/u_lcd/u_lcd_driver/cnt_v_reg[5] {FDCE}
	u_ov5640/u_lcd/u_lcd_driver/cnt_v_reg[9] {FDCE}
	u_ov5640/u_lcd/u_lcd_driver/cnt_v_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'u_ov5640/u_lcd/u_clk_div/u_rdfifo_i_2' is driving clock pin of 97 registers. This could lead to large hold time violations. First few involved registers are:
	u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0] {FDCE}
	u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10] {FDCE}
	u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13] {FDCE}
	u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3] {FDCE}
	u_ov5640/u_sdram_top/u_sdram_fifo_ctrl/u_rdfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4] {FDCE}
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	cam_pclk_IBUF_inst (IBUF.O) is locked to IOB_X0Y51
	cam_pclk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y16
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1aa7b95a3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1aefc503c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1aefc503c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2166.652 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1aefc503c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b3afaebd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 28cb07c01

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 28cb07c01

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 27256d386

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1ea1d7e5e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 102 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 46 nets or LUTs. Breaked 0 LUT, combined 46 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2166.652 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             46  |                    46  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             46  |                    46  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 199edf8e5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2166.652 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1c06e19e3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2166.652 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c06e19e3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 196baa051

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c278610f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: bc1b405f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 109ade68a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f69ad4eb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c71f7e42

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12f143f74

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2166.652 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 12f143f74

Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 6541ca78

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.331 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 586fa3e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 2166.652 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 4bd50ded

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.611 . Memory (MB): peak = 2166.652 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 6541ca78

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.898. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1c556c1d1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2166.652 ; gain = 0.000

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2166.652 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c556c1d1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c556c1d1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c556c1d1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2166.652 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1c556c1d1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2166.652 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2166.652 ; gain = 0.000

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2166.652 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25b5f1775

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2166.652 ; gain = 0.000
Ending Placer Task | Checksum: 1a167f8c4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:37 . Memory (MB): peak = 2166.652 ; gain = 0.000
82 Infos, 150 Warnings, 49 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:44 . Memory (MB): peak = 2166.652 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_camera_utilization_placed.rpt -pb top_camera_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_camera_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2166.652 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file top_camera_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.276 . Memory (MB): peak = 2166.652 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2166.652 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.997 . Memory (MB): peak = 2166.652 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.652 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2166.652 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2166.652 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2166.652 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2166.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.runs/impl_1/top_camera_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2166.652 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.898 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 150 Warnings, 49 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2166.652 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2166.652 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2166.652 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2166.652 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2166.652 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2166.652 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2166.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.runs/impl_1/top_camera_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: df55befc ConstDB: 0 ShapeSum: bb395300 RouteDB: 6d8e6c8
Post Restoration Checksum: NetGraph: c667a336 | NumContArr: 95a06429 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2e159fc99

Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2221.223 ; gain = 54.570

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2e159fc99

Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2221.223 ; gain = 54.570

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2e159fc99

Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2221.223 ; gain = 54.570
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 331d9f8d2

Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 2255.641 ; gain = 88.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.144  | TNS=0.000  | WHS=-0.369 | THS=-111.426|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2fbaaca3c

Time (s): cpu = 00:01:15 ; elapsed = 00:01:14 . Memory (MB): peak = 2255.641 ; gain = 88.988
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.144  | TNS=0.000  | WHS=-0.154 | THS=-1.079 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 3615687b1

Time (s): cpu = 00:01:16 ; elapsed = 00:01:14 . Memory (MB): peak = 2255.641 ; gain = 88.988

Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 3615687b1

Time (s): cpu = 00:01:16 ; elapsed = 00:01:15 . Memory (MB): peak = 2282.664 ; gain = 116.012

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0233596 %
  Global Horizontal Routing Utilization  = 0.015747 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4260
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4255
  Number of Partially Routed Nets     = 5
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: 2dd6ce39f

Time (s): cpu = 00:01:16 ; elapsed = 00:01:15 . Memory (MB): peak = 2282.664 ; gain = 116.012

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2dd6ce39f

Time (s): cpu = 00:01:16 ; elapsed = 00:01:15 . Memory (MB): peak = 2282.664 ; gain = 116.012

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 22f3b8a9b

Time (s): cpu = 00:01:20 ; elapsed = 00:01:17 . Memory (MB): peak = 2282.664 ; gain = 116.012
Phase 4 Initial Routing | Checksum: 22f3b8a9b

Time (s): cpu = 00:01:20 ; elapsed = 00:01:17 . Memory (MB): peak = 2282.664 ; gain = 116.012

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 367
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.115  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1f3ecd71b

Time (s): cpu = 00:01:30 ; elapsed = 00:01:26 . Memory (MB): peak = 2282.664 ; gain = 116.012

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.115  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2610c549d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:26 . Memory (MB): peak = 2282.664 ; gain = 116.012
Phase 5 Rip-up And Reroute | Checksum: 2610c549d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:26 . Memory (MB): peak = 2282.664 ; gain = 116.012

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2610c549d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:26 . Memory (MB): peak = 2282.664 ; gain = 116.012

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2610c549d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:26 . Memory (MB): peak = 2282.664 ; gain = 116.012
Phase 6 Delay and Skew Optimization | Checksum: 2610c549d

Time (s): cpu = 00:01:31 ; elapsed = 00:01:26 . Memory (MB): peak = 2282.664 ; gain = 116.012

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.115  | TNS=0.000  | WHS=0.050  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2fe284efb

Time (s): cpu = 00:01:32 ; elapsed = 00:01:27 . Memory (MB): peak = 2282.664 ; gain = 116.012
Phase 7 Post Hold Fix | Checksum: 2fe284efb

Time (s): cpu = 00:01:32 ; elapsed = 00:01:27 . Memory (MB): peak = 2282.664 ; gain = 116.012

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.82086 %
  Global Horizontal Routing Utilization  = 1.80453 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2fe284efb

Time (s): cpu = 00:01:32 ; elapsed = 00:01:27 . Memory (MB): peak = 2282.664 ; gain = 116.012

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2fe284efb

Time (s): cpu = 00:01:32 ; elapsed = 00:01:27 . Memory (MB): peak = 2282.664 ; gain = 116.012

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2a52290fb

Time (s): cpu = 00:01:34 ; elapsed = 00:01:28 . Memory (MB): peak = 2282.664 ; gain = 116.012

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2a52290fb

Time (s): cpu = 00:01:34 ; elapsed = 00:01:28 . Memory (MB): peak = 2282.664 ; gain = 116.012

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.115  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2a52290fb

Time (s): cpu = 00:01:34 ; elapsed = 00:01:28 . Memory (MB): peak = 2282.664 ; gain = 116.012
Total Elapsed time in route_design: 88.486 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1f5aa5e45

Time (s): cpu = 00:01:34 ; elapsed = 00:01:29 . Memory (MB): peak = 2282.664 ; gain = 116.012
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1f5aa5e45

Time (s): cpu = 00:01:34 ; elapsed = 00:01:29 . Memory (MB): peak = 2282.664 ; gain = 116.012

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 150 Warnings, 49 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:29 . Memory (MB): peak = 2282.664 ; gain = 116.012
INFO: [Vivado 12-24828] Executing command : report_drc -file top_camera_drc_routed.rpt -pb top_camera_drc_routed.pb -rpx top_camera_drc_routed.rpx
Command: report_drc -file top_camera_drc_routed.rpt -pb top_camera_drc_routed.pb -rpx top_camera_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.runs/impl_1/top_camera_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2295.430 ; gain = 12.766
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_camera_methodology_drc_routed.rpt -pb top_camera_methodology_drc_routed.pb -rpx top_camera_methodology_drc_routed.rpx
Command: report_methodology -file top_camera_methodology_drc_routed.rpt -pb top_camera_methodology_drc_routed.pb -rpx top_camera_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.runs/impl_1/top_camera_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2322.629 ; gain = 27.199
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_camera_timing_summary_routed.rpt -pb top_camera_timing_summary_routed.pb -rpx top_camera_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_camera_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_camera_route_status.rpt -pb top_camera_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file top_camera_power_routed.rpt -pb top_camera_power_summary_routed.pb -rpx top_camera_power_routed.rpx
Command: report_power -file top_camera_power_routed.rpt -pb top_camera_power_summary_routed.pb -rpx top_camera_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
123 Infos, 152 Warnings, 49 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_camera_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_camera_bus_skew_routed.rpt -pb top_camera_bus_skew_routed.pb -rpx top_camera_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2322.629 ; gain = 39.965
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2333.340 ; gain = 9.207
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2340.715 ; gain = 7.555
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2340.715 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 2340.715 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2340.715 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2340.715 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2340.715 ; gain = 16.582
INFO: [Common 17-1381] The checkpoint 'A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.runs/impl_1/top_camera_routed.dcp' has been generated.
Command: write_bitstream -force top_camera.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a50t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11424416 bits.
Writing bitstream ./top_camera.bit...
Writing bitstream ./top_camera.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 152 Warnings, 49 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2823.422 ; gain = 482.707
INFO: [Common 17-206] Exiting Vivado at Sun Jan  4 21:11:43 2026...
