$date
	Thu Sep 23 14:39:49 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_ShiftRegister $end
$var wire 1 ! t_CurrentBit $end
$var reg 1 " t_LoadRegister $end
$var reg 1 # t_Rotate $end
$var reg 1 $ t_clk $end
$var reg 1 % t_reset $end
$var reg 12 & t_sw [15:4] $end
$scope module uut $end
$var wire 1 " LoadRegister $end
$var wire 1 # RotateRegisterLeft $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 12 ' sw [15:4] $end
$var wire 1 ! CurrentBit $end
$var reg 24 ( TheReg [23:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
b0 &
1%
0$
0#
0"
x!
$end
#1000
0!
b11110000111100001111 (
1$
#2000
0$
0%
b101010111100 &
b101010111100 '
#3000
1$
#4000
0$
1"
#5000
1!
b101000001011000011000000 (
1$
#6000
0$
0"
#7000
1$
#8000
0$
#9000
1$
#10000
0$
1#
#11000
0!
b10000010110000110000001 (
1$
#12000
0$
#13000
1!
b100000101100001100000010 (
1$
#14000
0$
#15000
0!
b1011000011000000101 (
1$
#16000
0$
#17000
b10110000110000001010 (
1$
#18000
0$
#19000
b101100001100000010100 (
1$
#20000
0$
0#
b110111101111 &
b110111101111 '
#21000
1$
#22000
0$
#23000
1$
#24000
0$
#25000
1!
b110100001110000011110000 (
1$
1"
#26000
0$
#27000
1$
#28000
0$
0"
#29000
1$
#30000
0$
1#
#31000
b101000011100000111100001 (
1$
#32000
0$
#33000
0!
b10000111000001111000011 (
1$
#34000
0$
#35000
1!
b100001110000011110000110 (
1$
#36000
0$
#37000
0!
b11100000111100001101 (
1$
#38000
0$
#39000
b111000001111000011010 (
1$
#40000
0$
#41000
b1110000011110000110100 (
1$
#42000
0$
#43000
b11100000111100001101000 (
1$
#44000
0$
#45000
1!
b111000001111000011010000 (
1$
#46000
0$
#47000
b110000011110000110100001 (
1$
#48000
0$
#49000
b100000111100001101000011 (
1$
#50000
0$
#51000
0!
b1111000011010000111 (
1$
#52000
0$
#53000
b11110000110100001110 (
1$
#54000
0$
#55000
b111100001101000011100 (
1$
#56000
0$
#57000
b1111000011010000111000 (
1$
#58000
0$
#59000
b11110000110100001110000 (
1$
#60000
0$
