QuestaSim qverilog 10.1d Compiler 2012.11 Nov  1 2012
C:\questasim_10.1d\win32\qverilog.exe .\top.sv 
** Note: (qverilog-2286) Using implicit +incdir+C:/questasim_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src from import uvm_pkg
-- Compiling package top_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1c Built-in)
-- Compiling module top

Top level modules:
	top
+ C:\questasim_10.1d\win32/vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt
# vsim -appendlog -do {run -all; quit -f} -l qverilog.log -lib work -c -vopt top 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# //  Questa Sim
# //  Version 10.1d win32 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading C:/questasim_10.1d/uvm-1.1c\win32\uvm_dpi.dll
# run -all 
# ----------------------------------------------------------------
# UVM-1.1c
# (C) 2007-2012 Mentor Graphics Corporation
# (C) 2007-2012 Cadence Design Systems, Inc.
# (C) 2006-2012 Synopsys, Inc.
# (C) 2011-2012 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# UVM_INFO monitor.sv(24) @ 0: uvm_test_top.m [monitor] Time: 0
# UVM_INFO monitor.sv(25) @ 0: uvm_test_top.m [monitor] MOnitor sending the txn
# ---------------------------------
# Name  Type      Size  Value      
# ---------------------------------
# t     txn       -     @570       
#   a   integral  32    'd131003598
#   b   integral  32    -874100228 
# ---------------------------------
# UVM_INFO coverage.sv(19) @ 5: uvm_test_top.c [coverage] Time: 5
# UVM_INFO coverage.sv(20) @ 5: uvm_test_top.c [coverage] Subscriber->(coverage) Recieved the txn
# ---------------------------------
# Name  Type      Size  Value      
# ---------------------------------
# t     txn       -     @570       
#   a   integral  32    'd131003598
#   b   integral  32    -874100228 
# ---------------------------------
# UVM_INFO scoreboard.sv(17) @ 5: uvm_test_top.s [scoreboard] Time: 5
# UVM_INFO scoreboard.sv(18) @ 5: uvm_test_top.s [scoreboard] ------Scoreboard recieved the txn--------
# ---------------------------------
# Name  Type      Size  Value      
# ---------------------------------
# t     txn       -     @570       
#   a   integral  32    'd131003598
#   b   integral  32    -874100228 
# ---------------------------------
# UVM_INFO monitor.sv(24) @ 5: uvm_test_top.m [monitor] Time: 5
# UVM_INFO monitor.sv(25) @ 5: uvm_test_top.m [monitor] MOnitor sending the txn
# ---------------------------------
# Name  Type      Size  Value      
# ---------------------------------
# t     txn       -     @574       
#   a   integral  32    'd62283352 
#   b   integral  32    -1321655745
# ---------------------------------
# UVM_INFO coverage.sv(19) @ 10: uvm_test_top.c [coverage] Time: 10
# UVM_INFO coverage.sv(20) @ 10: uvm_test_top.c [coverage] Subscriber->(coverage) Recieved the txn
# ---------------------------------
# Name  Type      Size  Value      
# ---------------------------------
# t     txn       -     @574       
#   a   integral  32    'd62283352 
#   b   integral  32    -1321655745
# ---------------------------------
# UVM_INFO scoreboard.sv(17) @ 10: uvm_test_top.s [scoreboard] Time: 10
# UVM_INFO scoreboard.sv(18) @ 10: uvm_test_top.s [scoreboard] ------Scoreboard recieved the txn--------
# ---------------------------------
# Name  Type      Size  Value      
# ---------------------------------
# t     txn       -     @574       
#   a   integral  32    'd62283352 
#   b   integral  32    -1321655745
# ---------------------------------
# UVM_INFO verilog_src/uvm-1.1c/src/base/uvm_objection.svh(1121) @ 10: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   16
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [coverage]     4
# [monitor]     4
# [scoreboard]     4
# ** Note: $finish    : C:/questasim_10.1d/win32/../verilog_src/uvm-1.1c/src/base/uvm_root.svh(427)
#    Time: 10 ns  Iteration: 53  Instance: /top
