

================================================================
== Vivado HLS Report for 'matrix_multiply_alt2'
================================================================
* Date:           Wed Aug  8 19:07:40 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        csynth
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  35.00|    27.694|        4.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   66|   66|   66|   66|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- a_col_loop_a_row_loop_b_col_loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     209|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     305|     329|    -|
|Memory           |        0|      -|      64|       8|    -|
|Multiplexer      |        -|      -|       -|     114|    -|
|Register         |        -|      -|      44|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      5|     413|     660|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |cholesky_inverse_dEe_U27  |cholesky_inverse_dEe  |        0|      3|  128|  135|
    |cholesky_inverse_ibs_U26  |cholesky_inverse_ibs  |        0|      2|  177|  194|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  305|  329|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |sum_mult_U  |back_substitute_ahbi  |        0|  64|   8|    16|   32|     1|          512|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                      |        0|  64|   8|    16|   32|     1|          512|
    +------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_fu_377_p2                     |     +    |      0|  0|  11|           3|           1|
    |indvar_flatten_next1_fu_191_p2  |     +    |      0|  0|  15|           7|           1|
    |indvar_flatten_op_fu_383_p2     |     +    |      0|  0|  15|           6|           1|
    |k_fu_197_p2                     |     +    |      0|  0|  11|           3|           1|
    |r_fu_287_p2                     |     +    |      0|  0|  11|           3|           1|
    |tmp_3_fu_327_p2                 |     +    |      0|  0|  15|           6|           6|
    |tmp_5_fu_354_p2                 |     +    |      0|  0|  15|           6|           6|
    |tmp_8_fu_365_p2                 |     +    |      0|  0|  15|           6|           6|
    |ap_condition_131                |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid_fu_281_p2          |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_185_p2     |   icmp   |      0|  0|  11|           7|           8|
    |exitcond_flatten_fu_203_p2      |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_fu_275_p2              |   icmp   |      0|  0|   9|           3|           4|
    |tmp6_fu_223_p2                  |   icmp   |      0|  0|   9|           3|           1|
    |tmp_1_mid1_fu_237_p2            |   icmp   |      0|  0|   9|           3|           2|
    |tmp_mid1_fu_217_p2              |   icmp   |      0|  0|   9|           3|           1|
    |tmp_s_fu_243_p2                 |   icmp   |      0|  0|   9|           3|           2|
    |tmp_2_fu_293_p2                 |    or    |      0|  0|   2|           1|           1|
    |Col_assign_mid2_fu_299_p3       |  select  |      0|  0|   3|           1|           1|
    |Row_assign_mid_fu_209_p3        |  select  |      0|  0|   3|           1|           1|
    |indvar_flatten_next_fu_389_p3   |  select  |      0|  0|   6|           1|           1|
    |tmp_1_mid2_fu_249_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_fu_307_p3                   |  select  |      0|  0|   3|           1|           3|
    |tmp_i_i_mid2_v_fu_257_p3        |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_229_p3              |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_269_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 209|          82|          65|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |Col_assign_2_reg_126                   |   9|          2|    3|          6|
    |Col_assign_reg_159                     |   9|          2|    3|          6|
    |Row_assign_reg_148                     |   9|          2|    3|          6|
    |ap_NS_fsm                              |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                |  15|          3|    1|          3|
    |ap_phi_mux_Col_assign_2_phi_fu_130_p4  |   9|          2|    3|          6|
    |ap_phi_mux_Row_assign_phi_fu_152_p4    |   9|          2|    3|          6|
    |indvar_flatten1_reg_115                |   9|          2|    7|         14|
    |indvar_flatten_reg_137                 |   9|          2|    6|         12|
    |sum_mult_d1                            |  15|          3|   32|         96|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 114|         24|   62|        159|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |C_addr_reg_434             |  4|   0|    4|          0|
    |Col_assign_2_reg_126       |  3|   0|    3|          0|
    |Col_assign_reg_159         |  3|   0|    3|          0|
    |Row_assign_reg_148         |  3|   0|    3|          0|
    |ap_CS_fsm                  |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |  1|   0|    1|          0|
    |exitcond_flatten1_reg_397  |  1|   0|    1|          0|
    |indvar_flatten1_reg_115    |  7|   0|    7|          0|
    |indvar_flatten_reg_137     |  6|   0|    6|          0|
    |sum_mult_addr_reg_439      |  4|   0|    4|          0|
    |tmp_1_mid2_reg_410         |  1|   0|    1|          0|
    |tmp_i_i_mid2_v_reg_414     |  3|   0|    3|          0|
    |tmp_mid2_reg_406           |  1|   0|    1|          0|
    |tmp_reg_419                |  3|   0|    3|          0|
    +---------------------------+---+----+-----+-----------+
    |Total                      | 44|   0|   44|          0|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------+-----+-----+------------+----------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | matrix_multiply_alt2 | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | matrix_multiply_alt2 | return value |
|ap_start    |  in |    1| ap_ctrl_hs | matrix_multiply_alt2 | return value |
|ap_done     | out |    1| ap_ctrl_hs | matrix_multiply_alt2 | return value |
|ap_idle     | out |    1| ap_ctrl_hs | matrix_multiply_alt2 | return value |
|ap_ready    | out |    1| ap_ctrl_hs | matrix_multiply_alt2 | return value |
|A_address0  | out |    4|  ap_memory |           A          |     array    |
|A_ce0       | out |    1|  ap_memory |           A          |     array    |
|A_q0        |  in |   32|  ap_memory |           A          |     array    |
|A_address1  | out |    4|  ap_memory |           A          |     array    |
|A_ce1       | out |    1|  ap_memory |           A          |     array    |
|A_q1        |  in |   32|  ap_memory |           A          |     array    |
|C_address0  | out |    4|  ap_memory |           C          |     array    |
|C_ce0       | out |    1|  ap_memory |           C          |     array    |
|C_we0       | out |    1|  ap_memory |           C          |     array    |
|C_d0        | out |   32|  ap_memory |           C          |     array    |
+------------+-----+-----+------------+----------------------+--------------+

