#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Aug 29 22:00:11 2024
# Process ID: 13360
# Current directory: C:/Reality/Verilog Workspace/Fibonacci_RTL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19856 C:\Reality\Verilog Workspace\Fibonacci_RTL\Fibonacci_RTL.xpr
# Log file: C:/Reality/Verilog Workspace/Fibonacci_RTL/vivado.log
# Journal file: C:/Reality/Verilog Workspace/Fibonacci_RTL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 847.969 ; gain = 224.262
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fibo_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_fibo_clock_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sources_1/new/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sources_1/new/fibo_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibo_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sources_1/new/syn_tb_fibo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syn_tb_fibo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sim_1/new/tb_fibo_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fibo_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f88af36de0ee47508276ac09b377c5e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fibo_clock_behav xil_defaultlib.tb_fibo_clock xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fibo_rtl
Compiling module xil_defaultlib.display_controller
Compiling module xil_defaultlib.syn_tb_fibo
Compiling module xil_defaultlib.tb_fibo_clock
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fibo_clock_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Reality/Verilog -notrace
couldn't read file "C:/Reality/Verilog": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 29 22:00:39 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fibo_clock_behav -key {Behavioral:sim_1:Functional:tb_fibo_clock} -tclbatch {tb_fibo_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_fibo_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fibo_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 847.969 ; gain = 0.000
create_project Fibonacci_21_RTL {C:/Reality/Verilog Workspace/Fibonacci_21_RTL} -part xc7a35tcpg236-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
add_files -norecurse {{C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sources_1/new/fibo_rtl.v} {C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sources_1/new/syn_tb_fibo.v} {C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sources_1/new/display_controller.v} {C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sim_1/new/tb_fibo_clock.v} {C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/sources_1/new/top_module.v}}
import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
import_files -fileset constrs_1 -force -norecurse {{C:/Reality/Verilog Workspace/Fibonacci_RTL/Fibonacci_RTL.srcs/constrs_1/new/constraint_fibo.xdc}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
run 1 us
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 22:04:12 2024...
