INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2458] undeclared symbol chose, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:48]
INFO: [VRFC 10-2458] undeclared symbol shifit_out, assumed default net type wire [D:/Programming/Git/cse125/Lab3/Lab3.srcs/sources_1/new/fifo.v:48]
INFO: [VRFC 10-311] analyzing module fifo_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Git/cse125/Lab3/Lab3.srcs/sim_1/imports/receive/random_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_test
