
*** Running vivado
    with args -log design_1_microblaze_0_xlconcat_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_xlconcat_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_microblaze_0_xlconcat_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 314.754 ; gain = 104.539
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (1#1) [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (2#1) [c:/Users/Burak/Desktop/VC707BaseSystemExtended/VC707BaseSystemExtended.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 353.082 ; gain = 142.867
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 353.082 ; gain = 142.867
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 699.027 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 699.027 ; gain = 488.813
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 699.027 ; gain = 488.813
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 699.027 ; gain = 488.813
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 699.027 ; gain = 488.813
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 699.027 ; gain = 488.813
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:33 . Memory (MB): peak = 716.531 ; gain = 506.316
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:33 . Memory (MB): peak = 716.531 ; gain = 506.316
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:33 . Memory (MB): peak = 726.129 ; gain = 515.914
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 726.129 ; gain = 515.914
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 726.129 ; gain = 515.914
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 726.129 ; gain = 515.914
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 726.129 ; gain = 515.914
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 726.129 ; gain = 515.914
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 726.129 ; gain = 515.914

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 726.129 ; gain = 515.914
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:30 . Memory (MB): peak = 755.625 ; gain = 521.691
