
5. Printing statistics.

=== $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            127
   Number of public wires:           9
   Number of public wire bits:      57
   Number of memories:               1
   Number of memory bits:           88
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== DLA ===

   Number of wires:               1166
   Number of wire bits:          17955
   Number of public wires:        1166
   Number of public wire bits:   17955
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                102
     inverse_winograd_0              1
     inverse_winograd_1              1
     inverse_winograd_10             1
     inverse_winograd_11             1
     inverse_winograd_12             1
     inverse_winograd_13             1
     inverse_winograd_14             1
     inverse_winograd_15             1
     inverse_winograd_16             1
     inverse_winograd_17             1
     inverse_winograd_18             1
     inverse_winograd_19             1
     inverse_winograd_2              1
     inverse_winograd_20             1
     inverse_winograd_21             1
     inverse_winograd_22             1
     inverse_winograd_23             1
     inverse_winograd_3              1
     inverse_winograd_4              1
     inverse_winograd_5              1
     inverse_winograd_6              1
     inverse_winograd_7              1
     inverse_winograd_8              1
     inverse_winograd_9              1
     pooling                        24
     processing_element             24
     signal_width_reducer            1
     store_output                    1
     stream_buffer_0_0               1
     stream_buffer_0_1               1
     stream_buffer_0_2               1
     stream_buffer_0_3               1
     stream_buffer_1_0               1
     stream_buffer_1_1               1
     stream_buffer_1_2               1
     stream_buffer_1_3               1
     stream_buffer_2_0               1
     stream_buffer_2_1               1
     stream_buffer_2_2               1
     stream_buffer_2_3               1
     stream_buffer_3_0               1
     stream_buffer_3_1               1
     stream_buffer_3_2               1
     stream_buffer_3_3               1
     stream_buffer_4_0               1
     stream_buffer_4_1               1
     stream_buffer_4_2               1
     stream_buffer_4_3               1
     stream_buffer_5_0               1
     stream_buffer_5_1               1
     stream_buffer_5_2               1
     stream_buffer_5_3               1
     winograd_transform_0            1
     winograd_transform_1            1
     winograd_transform_2            1
     winograd_transform_3            1

=== accumulator_24_30_4 ===

   Number of wires:                 14
   Number of wire bits:            298
   Number of public wires:          11
   Number of public wire bits:     237
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                            1
     $mux                            1
     $reduce_or                      1
     $sdff                           5
     $sdffe                          1

=== buffer_16_12100_buffer_init_00 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_01 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_02 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_03 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_04 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_05 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_10 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_11 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_12 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_13 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_14 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_15 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_20 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_21 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_22 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_23 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_24 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_25 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_30 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_31 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_32 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_33 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_34 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== buffer_16_12100_buffer_init_35 ===

   Number of wires:                 12
   Number of wire bits:            156
   Number of public wires:          12
   Number of public wire bits:     156
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dff                            3
     dual_port_ram                   1

=== dot_product_16_8_30_4 ===

   Number of wires:                 29
   Number of wire bits:            444
   Number of public wires:          29
   Number of public wire bits:     444
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $dff                            1
     $sdff                          13
     dsp_block_16_8_false            1
     dsp_block_16_8_true             1

=== dsp_block_16_8_false ===

   Number of wires:                 19
   Number of wire bits:            518
   Number of public wires:          15
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                            2
     $mul                            2
     $sdff                           5

=== dsp_block_16_8_true ===

   Number of wires:                 19
   Number of wire bits:            518
   Number of public wires:          15
   Number of public wire bits:     262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $add                            2
     $mul                            2
     $sdff                           5

=== dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            219
   Number of public wires:           9
   Number of public wire bits:      95
   Number of memories:               1
   Number of memory bits:          224
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== inverse_winograd_0 ===

   Number of wires:                376
   Number of wire bits:           9560
   Number of public wires:         223
   Number of public wire bits:    5568
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                360
     $add                            1
     $dff                          141
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_1 ===

   Number of wires:                371
   Number of wire bits:           9439
   Number of public wires:         218
   Number of public wire bits:    5447
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                355
     $add                            1
     $dff                          136
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_10 ===

   Number of wires:                326
   Number of wire bits:           8350
   Number of public wires:         173
   Number of public wire bits:    4358
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                310
     $add                            1
     $dff                           91
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_11 ===

   Number of wires:                321
   Number of wire bits:           8229
   Number of public wires:         168
   Number of public wire bits:    4237
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                305
     $add                            1
     $dff                           86
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_12 ===

   Number of wires:                316
   Number of wire bits:           8108
   Number of public wires:         163
   Number of public wire bits:    4116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                300
     $add                            1
     $dff                           81
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_13 ===

   Number of wires:                311
   Number of wire bits:           7987
   Number of public wires:         158
   Number of public wire bits:    3995
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                295
     $add                            1
     $dff                           76
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_14 ===

   Number of wires:                306
   Number of wire bits:           7866
   Number of public wires:         153
   Number of public wire bits:    3874
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                290
     $add                            1
     $dff                           71
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_15 ===

   Number of wires:                301
   Number of wire bits:           7745
   Number of public wires:         148
   Number of public wire bits:    3753
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                285
     $add                            1
     $dff                           66
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_16 ===

   Number of wires:                296
   Number of wire bits:           7624
   Number of public wires:         143
   Number of public wire bits:    3632
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                280
     $add                            1
     $dff                           61
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_17 ===

   Number of wires:                291
   Number of wire bits:           7503
   Number of public wires:         138
   Number of public wire bits:    3511
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                275
     $add                            1
     $dff                           56
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_18 ===

   Number of wires:                286
   Number of wire bits:           7382
   Number of public wires:         133
   Number of public wire bits:    3390
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                270
     $add                            1
     $dff                           51
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_19 ===

   Number of wires:                281
   Number of wire bits:           7261
   Number of public wires:         128
   Number of public wire bits:    3269
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                265
     $add                            1
     $dff                           46
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_2 ===

   Number of wires:                366
   Number of wire bits:           9318
   Number of public wires:         213
   Number of public wire bits:    5326
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                350
     $add                            1
     $dff                          131
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_20 ===

   Number of wires:                276
   Number of wire bits:           7140
   Number of public wires:         123
   Number of public wire bits:    3148
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                260
     $add                            1
     $dff                           41
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_21 ===

   Number of wires:                271
   Number of wire bits:           7019
   Number of public wires:         118
   Number of public wire bits:    3027
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                255
     $add                            1
     $dff                           36
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_22 ===

   Number of wires:                266
   Number of wire bits:           6898
   Number of public wires:         113
   Number of public wire bits:    2906
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                250
     $add                            1
     $dff                           31
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_23 ===

   Number of wires:                261
   Number of wire bits:           6777
   Number of public wires:         108
   Number of public wire bits:    2785
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                245
     $add                            1
     $dff                           26
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_3 ===

   Number of wires:                361
   Number of wire bits:           9197
   Number of public wires:         208
   Number of public wire bits:    5205
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                345
     $add                            1
     $dff                          126
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_4 ===

   Number of wires:                356
   Number of wire bits:           9076
   Number of public wires:         203
   Number of public wire bits:    5084
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                340
     $add                            1
     $dff                          121
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_5 ===

   Number of wires:                351
   Number of wire bits:           8955
   Number of public wires:         198
   Number of public wire bits:    4963
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                335
     $add                            1
     $dff                          116
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_6 ===

   Number of wires:                346
   Number of wire bits:           8834
   Number of public wires:         193
   Number of public wire bits:    4842
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                330
     $add                            1
     $dff                          111
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_7 ===

   Number of wires:                341
   Number of wire bits:           8713
   Number of public wires:         188
   Number of public wire bits:    4721
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                325
     $add                            1
     $dff                          106
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_8 ===

   Number of wires:                336
   Number of wire bits:           8592
   Number of public wires:         183
   Number of public wire bits:    4600
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                320
     $add                            1
     $dff                          101
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_9 ===

   Number of wires:                331
   Number of wire bits:           8471
   Number of public wires:         178
   Number of public wire bits:    4479
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                315
     $add                            1
     $dff                           96
     $dffe                          44
     $eq                             3
     $logic_not                      1
     $lt                             1
     $mux                          142
     $ne                             2
     $neg                            7
     $not                            3
     $reduce_and                     3
     $reduce_bool                    2
     $sdffe                          2
     inverse_winograd_adder_30_3      8

=== inverse_winograd_adder_30_3 ===

   Number of wires:                 19
   Number of wire bits:            574
   Number of public wires:          14
   Number of public wire bits:     409
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $add                            5
     $dff                            6

=== pipelined_xor_tree_16 ===

   Number of wires:                 67
   Number of wire bits:             82
   Number of public wires:          52
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $sdff                          21
     $xor                           15

=== pooling ===

   Number of wires:                 35
   Number of wire bits:            275
   Number of public wires:          19
   Number of public wire bits:     184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $add                            1
     $dff                            5
     $dffe                           4
     $gt                             4
     $logic_or                       1
     $mux                            5
     $not                            2
     $reduce_and                     2
     $reduce_or                      1
     $sdff                           1

=== processing_element ===

   Number of wires:                227
   Number of wire bits:           2385
   Number of public wires:         168
   Number of public wire bits:    2135
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                137
     $add                            6
     $dff                            5
     $dffe                          24
     $eq                             1
     $le                             1
     $logic_and                      2
     $logic_not                      1
     $logic_or                       1
     $mux                           35
     $ne                             3
     $not                            5
     $reduce_and                     4
     $reduce_bool                    1
     $sdffce                        12
     $sdffe                         12
     accumulator_24_30_4             6
     dot_product_16_8_30_4           6
     weight_cache_2048_8_0_weight_init_00      1
     weight_cache_2048_8_0_weight_init_01      1
     weight_cache_2048_8_0_weight_init_02      1
     weight_cache_2048_8_0_weight_init_03      1
     weight_cache_2048_8_0_weight_init_04      1
     weight_cache_2048_8_0_weight_init_05      1
     weight_cache_2048_8_0_weight_init_20      1
     weight_cache_2048_8_0_weight_init_21      1
     weight_cache_2048_8_0_weight_init_22      1
     weight_cache_2048_8_0_weight_init_23      1
     weight_cache_2048_8_0_weight_init_24      1
     weight_cache_2048_8_0_weight_init_25      1

=== signal_width_reducer ===

   Number of wires:                 50
   Number of wire bits:            410
   Number of public wires:          50
   Number of public wire bits:     410
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     pipelined_xor_tree_16          24

=== store_output ===

   Number of wires:                161
   Number of wire bits:           1597
   Number of public wires:          97
   Number of public wire bits:    1254
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                103
     $add                            6
     $dff                           26
     $eq                             7
     $logic_and                      6
     $logic_not                      1
     $logic_or                       1
     $mux                           31
     $ne                             4
     $reduce_and                     6
     $reduce_bool                    2
     $sdffe                         13

=== stream_buffer_0_0 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_00      2

=== stream_buffer_0_1 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_10      2

=== stream_buffer_0_2 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_20      2

=== stream_buffer_0_3 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_30      2

=== stream_buffer_1_0 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_01      2

=== stream_buffer_1_1 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_11      2

=== stream_buffer_1_2 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_21      2

=== stream_buffer_1_3 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_31      2

=== stream_buffer_2_0 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_02      2

=== stream_buffer_2_1 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_12      2

=== stream_buffer_2_2 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_22      2

=== stream_buffer_2_3 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_32      2

=== stream_buffer_3_0 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_03      2

=== stream_buffer_3_1 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_13      2

=== stream_buffer_3_2 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_23      2

=== stream_buffer_3_3 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_33      2

=== stream_buffer_4_0 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_04      2

=== stream_buffer_4_1 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_14      2

=== stream_buffer_4_2 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_24      2

=== stream_buffer_4_3 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_34      2

=== stream_buffer_5_0 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_05      2

=== stream_buffer_5_1 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_15      2

=== stream_buffer_5_2 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_25      2

=== stream_buffer_5_3 ===

   Number of wires:                 62
   Number of wire bits:            500
   Number of public wires:          33
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 45
     $add                           12
     $dff                            1
     $eq                             2
     $logic_and                      2
     $logic_not                      2
     $mux                           10
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           6
     $sdffe                          4
     buffer_16_12100_buffer_init_35      2

=== weight_cache_2048_8_0_weight_init_00 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_01 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_02 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_03 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_04 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_05 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_20 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_21 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_22 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_23 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_24 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== weight_cache_2048_8_0_weight_init_25 ===

   Number of wires:                 15
   Number of wire bits:            111
   Number of public wires:          15
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $dff                            4
     $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1

=== winograd_adder_16_20_4 ===

   Number of wires:                 49
   Number of wire bits:            878
   Number of public wires:          34
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $add                           15
     $dff                           15

=== winograd_dsp_16 ===

   Number of wires:                 51
   Number of wire bits:            475
   Number of public wires:          15
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $eq                            14
     $logic_not                      2
     $mul                            2
     $mux                           16
     $reduce_or                      2
     $sdff                           8

=== winograd_transform_0 ===

   Number of wires:                528
   Number of wire bits:           8530
   Number of public wires:         494
   Number of public wire bits:    7924
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                            1
     $dff                           85
     $dffe                          12
     $eq                             1
     $mux                           31
     $neg                           72
     $reduce_or                      1
     $sdff                           2
     winograd_adder_16_20_4         36
     winograd_dsp_16                28

=== winograd_transform_1 ===

   Number of wires:                528
   Number of wire bits:           8530
   Number of public wires:         494
   Number of public wire bits:    7924
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                            1
     $dff                           85
     $dffe                          12
     $eq                             1
     $mux                           31
     $neg                           72
     $reduce_or                      1
     $sdff                           2
     winograd_adder_16_20_4         36
     winograd_dsp_16                28

=== winograd_transform_2 ===

   Number of wires:                528
   Number of wire bits:           8530
   Number of public wires:         494
   Number of public wire bits:    7924
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                            1
     $dff                           85
     $dffe                          12
     $eq                             1
     $mux                           31
     $neg                           72
     $reduce_or                      1
     $sdff                           2
     winograd_adder_16_20_4         36
     winograd_dsp_16                28

=== winograd_transform_3 ===

   Number of wires:                528
   Number of wire bits:           8530
   Number of public wires:         494
   Number of public wire bits:    7924
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                            1
     $dff                           85
     $dffe                          12
     $eq                             1
     $mux                           31
     $neg                           72
     $reduce_or                      1
     $sdff                           2
     winograd_adder_16_20_4         36
     winograd_dsp_16                28

=== design hierarchy ===

   DLA                               1
     inverse_winograd_0              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_1              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_10             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_11             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_12             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_13             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_14             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_15             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_16             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_17             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_18             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_19             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_2              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_20             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_21             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_22             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_23             1
       inverse_winograd_adder_30_3      8
     inverse_winograd_3              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_4              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_5              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_6              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_7              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_8              1
       inverse_winograd_adder_30_3      8
     inverse_winograd_9              1
       inverse_winograd_adder_30_3      8
     pooling                        24
     processing_element             24
       accumulator_24_30_4           6
       dot_product_16_8_30_4         6
         dsp_block_16_8_false        1
         dsp_block_16_8_true         1
       weight_cache_2048_8_0_weight_init_00      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_01      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_02      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_03      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_04      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_05      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_20      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_21      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_22      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_23      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_24      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
       weight_cache_2048_8_0_weight_init_25      1
         $paramod$058c6f8c26a499fadb7bf4f0083f81a0616d373e\dual_port_ram      1
     signal_width_reducer            1
       pipelined_xor_tree_16        24
     store_output                    1
     stream_buffer_0_0               1
       buffer_16_12100_buffer_init_00      2
         dual_port_ram               1
     stream_buffer_0_1               1
       buffer_16_12100_buffer_init_10      2
         dual_port_ram               1
     stream_buffer_0_2               1
       buffer_16_12100_buffer_init_20      2
         dual_port_ram               1
     stream_buffer_0_3               1
       buffer_16_12100_buffer_init_30      2
         dual_port_ram               1
     stream_buffer_1_0               1
       buffer_16_12100_buffer_init_01      2
         dual_port_ram               1
     stream_buffer_1_1               1
       buffer_16_12100_buffer_init_11      2
         dual_port_ram               1
     stream_buffer_1_2               1
       buffer_16_12100_buffer_init_21      2
         dual_port_ram               1
     stream_buffer_1_3               1
       buffer_16_12100_buffer_init_31      2
         dual_port_ram               1
     stream_buffer_2_0               1
       buffer_16_12100_buffer_init_02      2
         dual_port_ram               1
     stream_buffer_2_1               1
       buffer_16_12100_buffer_init_12      2
         dual_port_ram               1
     stream_buffer_2_2               1
       buffer_16_12100_buffer_init_22      2
         dual_port_ram               1
     stream_buffer_2_3               1
       buffer_16_12100_buffer_init_32      2
         dual_port_ram               1
     stream_buffer_3_0               1
       buffer_16_12100_buffer_init_03      2
         dual_port_ram               1
     stream_buffer_3_1               1
       buffer_16_12100_buffer_init_13      2
         dual_port_ram               1
     stream_buffer_3_2               1
       buffer_16_12100_buffer_init_23      2
         dual_port_ram               1
     stream_buffer_3_3               1
       buffer_16_12100_buffer_init_33      2
         dual_port_ram               1
     stream_buffer_4_0               1
       buffer_16_12100_buffer_init_04      2
         dual_port_ram               1
     stream_buffer_4_1               1
       buffer_16_12100_buffer_init_14      2
         dual_port_ram               1
     stream_buffer_4_2               1
       buffer_16_12100_buffer_init_24      2
         dual_port_ram               1
     stream_buffer_4_3               1
       buffer_16_12100_buffer_init_34      2
         dual_port_ram               1
     stream_buffer_5_0               1
       buffer_16_12100_buffer_init_05      2
         dual_port_ram               1
     stream_buffer_5_1               1
       buffer_16_12100_buffer_init_15      2
         dual_port_ram               1
     stream_buffer_5_2               1
       buffer_16_12100_buffer_init_25      2
         dual_port_ram               1
     stream_buffer_5_3               1
       buffer_16_12100_buffer_init_35      2
         dual_port_ram               1
     winograd_transform_0            1
       winograd_adder_16_20_4       36
       winograd_dsp_16              28
     winograd_transform_1            1
       winograd_adder_16_20_4       36
       winograd_dsp_16              28
     winograd_transform_2            1
       winograd_adder_16_20_4       36
       winograd_dsp_16              28
     winograd_transform_3            1
       winograd_adder_16_20_4       36
       winograd_dsp_16              28

   Number of wires:              59205
   Number of wire bits:         960350
   Number of public wires:       41053
   Number of public wire bits:  629719
   Number of memories:             336
   Number of memory bits:        36096
   Number of processes:              0
   Number of cells:              35815
     $add                         4330
     $dff                         7386
     $dffe                        2448
     $eq                          1723
     $gt                            96
     $le                            24
     $logic_and                    102
     $logic_not                    321
     $logic_or                      49
     $lt                            24
     $memrd                        672
     $memwr_v2                     672
     $mul                          800
     $mux                         8715
     $ne                           124
     $neg                          456
     $not                          240
     $reduce_and                   222
     $reduce_bool                  122
     $reduce_or                    444
     $sdff                        5608
     $sdffce                       288
     $sdffe                        589
     $xor                          360

