module SSD (
	
	output reg A,
	output reg B,
	output reg C,
	output reg D,
	output reg E,
	output reg F,
	output reg G,
	input	     W,
	input      X,
	input      Y,
	input		  z
	
	);
	
	wire [3:0] number; 
	
	assign number = {W,{X,{Y,Z}}};
	
	always @(*) begin
	
		case (number)
			
			4'd0:	begin
				
				A = 1;
				B = 1;
				C = 1;
				D = 1;
				E = 1;
				F = 1;
				G = 1;
			end
			
			4'd1:	begin
				
				A = 0;
				B = 1;
				C = 1;
				D = 0;
				E = 0;
				F = 0;
				G = 0;
			end
			
			4'd2:	begin
				
				A = 1;
				B = 1;
				C = 0;
				D = 1;
				E = 1;
				F = 0;
				G = 1;
			end
		
		endcase
	
	end
	
	
	
	

endmodule 