From 38bef4df6db2e13a2cc181a9bc57f8085a49d8d8 Mon Sep 17 00:00:00 2001
From: Poovendhan Selvaraj <quic_poovendh@quicinc.com>
Date: Sun, 30 Apr 2023 21:36:01 +0530
Subject: [PATCH] qcom : scm : Add scm call support for trybit and read dload
 register

Change-Id: Ia00e0e3250a1d34b96dd401e3a39a75202b92945
Signed-off-by: Poovendhan Selvaraj <quic_poovendh@quicinc.com>
---
 drivers/firmware/qcom_scm.c | 36 ++++++++++++++++++++++++++++++++++++
 include/linux/qcom_scm.h    |  3 +++
 2 files changed, 39 insertions(+)

diff --git a/drivers/firmware/qcom_scm.c b/drivers/firmware/qcom_scm.c
index 469b74193005..dc6f609bf625 100644
--- a/drivers/firmware/qcom_scm.c
+++ b/drivers/firmware/qcom_scm.c
@@ -1635,6 +1635,42 @@ int __qti_seccrypt_clearkey(struct device *dev)
 	return ret ? : res.result[0];
 }
 
+int qcom_scm_enable_try_mode(void)
+{
+	int ret;
+	u32 val;
+	struct qcom_scm_res res;
+	struct qcom_scm_desc desc = {0};
+
+	val = qcom_read_dload_reg();
+	desc.svc = QCOM_SCM_SVC_IO;
+	desc.cmd = QCOM_SCM_IO_WRITE;
+	desc.arginfo = QCOM_SCM_ARGS(2, QCOM_SCM_VAL, QCOM_SCM_VAL);
+	desc.args[0] = __scm->dload_mode_addr;
+	desc.args[1] = val | QTI_TRYBIT;
+	desc.owner = ARM_SMCCC_OWNER_SIP;
+
+	ret = qcom_scm_call(__scm->dev, &desc, &res);
+
+	return ret ? : res.result[0];
+}
+EXPORT_SYMBOL(qcom_scm_enable_try_mode);
+
+int qcom_read_dload_reg(void)
+{
+	int ret;
+	u32 dload_addr_val;
+
+	ret = qcom_scm_io_readl(__scm->dload_mode_addr, &dload_addr_val);
+	if (ret) {
+		dev_err(__scm->dev,
+			"failed to read dload mode address value: %d\n", ret);
+		return -EINVAL;
+	}
+	return dload_addr_val;
+}
+EXPORT_SYMBOL(qcom_read_dload_reg);
+
 /**
  * qcom_scm_is_available() - Checks if SCM is available
  */
diff --git a/include/linux/qcom_scm.h b/include/linux/qcom_scm.h
index 895795286e7c..4178981613ff 100644
--- a/include/linux/qcom_scm.h
+++ b/include/linux/qcom_scm.h
@@ -19,6 +19,7 @@
 #define QTI_TZ_QSEE_LOG_ENCR_ID		0x1
 #define QTI_TZ_LOG_NO_UPDATE		-6
 #define QTI_SCM_SVC_FUSE		0x8
+#define QTI_TRYBIT			BIT(12)
 
 struct qcom_scm_hdcp_req {
 	u32 addr;
@@ -175,4 +176,6 @@ extern int qcom_sec_upgrade_auth(unsigned int scm_cmd_id,
 extern int qcom_sec_upgrade_auth_meta_data(unsigned int scm_cmd_id,unsigned int sw_type,
 					   unsigned int img_size,unsigned int load_addr,
 					   void* hash_addr,unsigned int hash_size);
+extern int qcom_scm_enable_try_mode(void);
+extern int qcom_read_dload_reg(void);
 #endif
-- 
2.34.1

