{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607487934898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607487934903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  9 01:25:34 2020 " "Processing started: Wed Dec  9 01:25:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607487934903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487934903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487934903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607487935208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_32-comportamento " "Found design unit 1: ULA_32-comportamento" {  } { { "ULA_32.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ULA_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943469 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_32 " "Found entity 1: ULA_32" {  } { { "ULA_32.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ULA_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x2_32-comportamento " "Found design unit 1: muxGenerico4x2_32-comportamento" {  } { { "muxGenerico4x2_32.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/muxGenerico4x2_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943470 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x2_32 " "Found entity 1: muxGenerico4x2_32" {  } { { "muxGenerico4x2_32.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/muxGenerico4x2_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico_WRITE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico_WRITE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico_WRITE-comportamento " "Found design unit 1: registradorGenerico_WRITE-comportamento" {  } { { "registradorGenerico_WRITE.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/registradorGenerico_WRITE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943470 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico_WRITE " "Found entity 1: registradorGenerico_WRITE" {  } { { "registradorGenerico_WRITE.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/registradorGenerico_WRITE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Segmentos-comportamento " "Found design unit 1: conversorHex7Segmentos-comportamento" {  } { { "conversorHex7Segmentos.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/conversorHex7Segmentos.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943472 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Segmentos " "Found entity 1: conversorHex7Segmentos" {  } { { "conversorHex7Segmentos.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/conversorHex7Segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControleULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControleULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleULA-arch " "Found design unit 1: UnidadeControleULA-arch" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/UnidadeControleULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943473 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleULA " "Found entity 1: UnidadeControleULA" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/UnidadeControleULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorULA-comportamento " "Found design unit 1: somadorULA-comportamento" {  } { { "somadorULA.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/somadorULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943473 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorULA " "Found entity 1: somadorULA" {  } { { "somadorULA.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/somadorULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x2-comportamento " "Found design unit 1: muxGenerico4x2-comportamento" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/muxGenerico4x2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943474 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x2 " "Found entity 1: muxGenerico4x2" {  } { { "muxGenerico4x2.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/muxGenerico4x2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxAllLogic2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxAllLogic2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxAllLogic2x1-comportamento " "Found design unit 1: muxAllLogic2x1-comportamento" {  } { { "muxAllLogic2x1.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/muxAllLogic2x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943474 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxAllLogic2x1 " "Found entity 1: muxAllLogic2x1" {  } { { "muxAllLogic2x1.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/muxAllLogic2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "CPU.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/CPU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943474 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-arch " "Found design unit 1: UnidadeControle-arch" {  } { { "UnidadeControle.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/UnidadeControle.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943475 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "constants.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/constants.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitShift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitShift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitShift-arch " "Found design unit 1: bitShift-arch" {  } { { "bitShift.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/bitShift.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943476 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitShift " "Found entity 1: bitShift" {  } { { "bitShift.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/bitShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LogicAnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LogicAnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicAnd-arch " "Found design unit 1: LogicAnd-arch" {  } { { "LogicAnd.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/LogicAnd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943477 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicAnd " "Found entity 1: LogicAnd" {  } { { "LogicAnd.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/LogicAnd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorSinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensorSinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensorSinal-comportamento " "Found design unit 1: extensorSinal-comportamento" {  } { { "extensorSinal.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/extensorSinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943477 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensorSinal " "Found entity 1: extensorSinal" {  } { { "extensorSinal.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/extensorSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAM.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/RAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943478 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAM.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943478 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943479 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FluxoDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FluxoDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FluxoDados-comportamento " "Found design unit 1: FluxoDados-comportamento" {  } { { "FluxoDados.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/FluxoDados.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943479 ""} { "Info" "ISGN_ENTITY_NAME" "1 FluxoDados " "Found entity 1: FluxoDados" {  } { { "FluxoDados.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/FluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ULA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943480 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ROMMIPS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943480 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943481 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-comportamento " "Found design unit 1: fetch-comportamento" {  } { { "fetch.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/fetch.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943481 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/somador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943481 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-comportamento " "Found design unit 1: edgeDetector-comportamento" {  } { { "edgeDetector.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943482 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-arch " "Found design unit 1: TopLevel-arch" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943482 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607487943482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943482 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607487943535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:processador " "Elaborating entity \"CPU\" for hierarchy \"CPU:processador\"" {  } { { "TopLevel.vhd" "processador" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FluxoDados CPU:processador\|FluxoDados:FD " "Elaborating entity \"FluxoDados\" for hierarchy \"CPU:processador\|FluxoDados:FD\"" {  } { { "CPU.vhd" "FD" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/CPU.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943552 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "saida_lui FluxoDados.vhd(33) " "VHDL Signal Declaration warning at FluxoDados.vhd(33): used implicit default value for signal \"saida_lui\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FluxoDados.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/FluxoDados.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 1 -1 1607487943553 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result_slt FluxoDados.vhd(36) " "Verilog HDL or VHDL warning at FluxoDados.vhd(36): object \"result_slt\" assigned a value but never read" {  } { { "FluxoDados.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/FluxoDados.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 1 -1 1607487943553 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vai_1_all FluxoDados.vhd(37) " "VHDL Signal Declaration warning at FluxoDados.vhd(37): used implicit default value for signal \"vai_1_all\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FluxoDados.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/FluxoDados.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 1 -1 1607487943553 "|TopLevel|CPU:processador|FluxoDados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction " "Elaborating entity \"fetch\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\"" {  } { { "FluxoDados.vhd" "fetchInstruction" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/FluxoDados.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943554 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "constanteSoma fetch.vhd(23) " "VHDL Signal Declaration warning at fetch.vhd(23): used explicit default value for signal \"constanteSoma\" because signal was never assigned a value" {  } { { "fetch.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/fetch.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607487943556 "|TopLevel|CPU:processador|FluxoDados:FD|fetch:fetchInstruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|registradorGenerico:PC\"" {  } { { "fetch.vhd" "PC" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/fetch.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|ROMMIPS:ROM\"" {  } { { "fetch.vhd" "ROM" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/fetch.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943557 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(20) " "VHDL Signal Declaration warning at ROMMIPS.vhd(20): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ROMMIPS.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607487943558 "|TopLevel|CPU:processador|FluxoDados:FD|fetch:fetchInstruction|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|somador:SOMA " "Elaborating entity \"somador\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|somador:SOMA\"" {  } { { "fetch.vhd" "SOMA" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/fetch.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitShift CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|bitShift:shiftLeftImedExt " "Elaborating entity \"bitShift\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|bitShift:shiftLeftImedExt\"" {  } { { "fetch.vhd" "shiftLeftImedExt" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/fetch.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|muxGenerico2x1:MUXBEQ " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|muxGenerico2x1:MUXBEQ\"" {  } { { "fetch.vhd" "MUXBEQ" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/fetch.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x2_32 CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|muxGenerico4x2_32:PROX_PC " "Elaborating entity \"muxGenerico4x2_32\" for hierarchy \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|muxGenerico4x2_32:PROX_PC\"" {  } { { "fetch.vhd" "PROX_PC" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/fetch.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores CPU:processador\|FluxoDados:FD\|bancoRegistradores:BancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"CPU:processador\|FluxoDados:FD\|bancoRegistradores:BancoReg\"" {  } { { "FluxoDados.vhd" "BancoReg" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/FluxoDados.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32 CPU:processador\|FluxoDados:FD\|ULA_32:ULA_32bits " "Elaborating entity \"ULA_32\" for hierarchy \"CPU:processador\|FluxoDados:FD\|ULA_32:ULA_32bits\"" {  } { { "FluxoDados.vhd" "ULA_32bits" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/FluxoDados.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA CPU:processador\|FluxoDados:FD\|ULA_32:ULA_32bits\|ULA:ULA_bit0 " "Elaborating entity \"ULA\" for hierarchy \"CPU:processador\|FluxoDados:FD\|ULA_32:ULA_32bits\|ULA:ULA_bit0\"" {  } { { "ULA_32.vhd" "ULA_bit0" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ULA_32.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxAllLogic2x1 CPU:processador\|FluxoDados:FD\|ULA_32:ULA_32bits\|ULA:ULA_bit0\|muxAllLogic2x1:muxInvb " "Elaborating entity \"muxAllLogic2x1\" for hierarchy \"CPU:processador\|FluxoDados:FD\|ULA_32:ULA_32bits\|ULA:ULA_bit0\|muxAllLogic2x1:muxInvb\"" {  } { { "ULA.vhd" "muxInvb" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ULA.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorULA CPU:processador\|FluxoDados:FD\|ULA_32:ULA_32bits\|ULA:ULA_bit0\|somadorULA:soma " "Elaborating entity \"somadorULA\" for hierarchy \"CPU:processador\|FluxoDados:FD\|ULA_32:ULA_32bits\|ULA:ULA_bit0\|somadorULA:soma\"" {  } { { "ULA.vhd" "soma" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ULA.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x2 CPU:processador\|FluxoDados:FD\|ULA_32:ULA_32bits\|ULA:ULA_bit0\|muxGenerico4x2:Muxao " "Elaborating entity \"muxGenerico4x2\" for hierarchy \"CPU:processador\|FluxoDados:FD\|ULA_32:ULA_32bits\|ULA:ULA_bit0\|muxGenerico4x2:Muxao\"" {  } { { "ULA.vhd" "Muxao" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ULA.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensorSinal CPU:processador\|FluxoDados:FD\|extensorSinal:ExtensorSinal " "Elaborating entity \"extensorSinal\" for hierarchy \"CPU:processador\|FluxoDados:FD\|extensorSinal:ExtensorSinal\"" {  } { { "FluxoDados.vhd" "ExtensorSinal" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/FluxoDados.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:processador\|FluxoDados:FD\|muxGenerico2x1:mux_RTRD " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:processador\|FluxoDados:FD\|muxGenerico2x1:mux_RTRD\"" {  } { { "FluxoDados.vhd" "mux_RTRD" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/FluxoDados.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS CPU:processador\|FluxoDados:FD\|RAMMIPS:memRAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"CPU:processador\|FluxoDados:FD\|RAMMIPS:memRAM\"" {  } { { "FluxoDados.vhd" "memRAM" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/FluxoDados.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle CPU:processador\|UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"CPU:processador\|UnidadeControle:UC\"" {  } { { "CPU.vhd" "UC" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/CPU.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943638 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "palavraControle\[2\] UnidadeControle.vhd(32) " "Inferred latch for \"palavraControle\[2\]\" at UnidadeControle.vhd(32)" {  } { { "UnidadeControle.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/UnidadeControle.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943640 "|TopLevel|CPU:processador|UnidadeControle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControleULA CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA " "Elaborating entity \"UnidadeControleULA\" for hierarchy \"CPU:processador\|UnidadeControle:UC\|UnidadeControleULA:UC_ULA\"" {  } { { "UnidadeControle.vhd" "UC_ULA" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/UnidadeControle.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943643 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULActrl\[0\] UnidadeControleULA.vhd(27) " "Inferred latch for \"ULActrl\[0\]\" at UnidadeControleULA.vhd(27)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/UnidadeControleULA.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943644 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULActrl\[1\] UnidadeControleULA.vhd(27) " "Inferred latch for \"ULActrl\[1\]\" at UnidadeControleULA.vhd(27)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/UnidadeControleULA.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943644 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULActrl\[2\] UnidadeControleULA.vhd(27) " "Inferred latch for \"ULActrl\[2\]\" at UnidadeControleULA.vhd(27)" {  } { { "UnidadeControleULA.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/UnidadeControleULA.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487943644 "|TopLevel|CPU:processador|UnidadeControle:UC|UnidadeControleULA:UC_ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgeDetector edgeDetector:edges " "Elaborating entity \"edgeDetector\" for hierarchy \"edgeDetector:edges\"" {  } { { "TopLevel.vhd" "edges" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Segmentos conversorHex7Segmentos:showHEX0 " "Elaborating entity \"conversorHex7Segmentos\" for hierarchy \"conversorHex7Segmentos:showHEX0\"" {  } { { "TopLevel.vhd" "showHEX0" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487943649 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:processador\|FluxoDados:FD\|RAMMIPS:memRAM\|memRAM " "RAM logic \"CPU:processador\|FluxoDados:FD\|RAMMIPS:memRAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAM.vhd" "memRAM" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/RAM.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1607487944091 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "CPU:processador\|FluxoDados:FD\|bancoRegistradores:BancoReg\|registrador " "RAM logic \"CPU:processador\|FluxoDados:FD\|bancoRegistradores:BancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/bancoRegistradores.vhd" 51 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1607487944091 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|ROMMIPS:ROM\|memROM " "RAM logic \"CPU:processador\|FluxoDados:FD\|fetch:fetchInstruction\|ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ROMMIPS.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1607487944091 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1607487944091 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "46 64 0 3 3 " "46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "16 " "Memory Initialization File Address 16 is not initialized" {  } { { "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ROMcontentAB.mif" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ROMcontentAB.mif" 1 -1 0 } }  } 0 113026 "Memory Initialization File Address %1!u! is not initialized" 0 0 "Design Software" 0 -1 1607487944092 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "18 30 " "Addresses ranging from 18 to 30 are not initialized" {  } { { "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ROMcontentAB.mif" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ROMcontentAB.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1607487944092 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "32 63 " "Addresses ranging from 32 to 63 are not initialized" {  } { { "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ROMcontentAB.mif" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ROMcontentAB.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1607487944092 ""}  } { { "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ROMcontentAB.mif" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/ROMcontentAB.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1607487944092 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607487947877 "|TopLevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607487947877 "|TopLevel|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607487947877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607487948153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607487951819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607487951819 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607487952179 "|TopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607487952179 "|TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607487952179 "|TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607487952179 "|TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607487952179 "|TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607487952179 "|TopLevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607487952179 "|TopLevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607487952179 "|TopLevel|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607487952179 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "/home/iskandar/Documents/Insper/Des_Comp/MIPS/quartus/TopLevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607487952179 "|TopLevel|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607487952179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5405 " "Implemented 5405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607487952195 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607487952195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5338 " "Implemented 5338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607487952195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607487952195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607487952214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  9 01:25:52 2020 " "Processing ended: Wed Dec  9 01:25:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607487952214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607487952214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607487952214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607487952214 ""}
