###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:42:38 2025
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin A10/div_clk_reg/CK 
Endpoint:   A10/div_clk_reg/D        (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.384
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.796
- Arrival Time                  5.611
= Slack Time                   14.185
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.185 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.026 | 0.027 |   0.027 |   14.211 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.034 | 0.033 |   0.060 |   14.245 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.051 | 0.103 |   0.163 |   14.347 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.098 | 0.149 |   0.311 |   14.496 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.089 | 0.154 |   0.466 |   14.650 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.085 | 0.149 |   0.615 |   14.800 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.125 |   0.740 |   14.925 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.109 | 0.210 |   0.950 |   15.135 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.080 | 0.122 |   1.072 |   15.256 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.124 |   1.196 |   15.381 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.095 | 0.076 |   1.272 |   15.456 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.110 | 0.098 |   1.369 |   15.554 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.874 | 0.879 |   2.248 |   16.433 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.168 | 0.131 |   2.380 |   16.564 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.201 | 0.170 |   2.549 |   16.734 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.195 | 0.110 |   2.659 |   16.844 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.152 | 0.270 |   2.929 |   17.114 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.278 |   3.207 |   17.392 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.308 | 0.214 |   3.421 |   17.606 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.192 | 0.185 |   3.607 |   17.791 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.156 | 0.152 |   3.758 |   17.943 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.252 |   4.010 |   18.195 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.097 | 0.219 |   4.229 |   18.414 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.318 | 0.179 |   4.409 |   18.593 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.336 | 0.280 |   4.688 |   18.873 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.289 | 0.233 |   4.921 |   19.106 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.188 | 0.180 |   5.101 |   19.286 | 
     | A10/U37               | A0 v -> Y ^ | AOI21X1M    | 0.219 | 0.193 |   5.294 |   19.479 | 
     | A10/U36               | B ^ -> Y v  | CLKXOR2X2M  | 0.079 | 0.317 |   5.611 |   19.796 | 
     | A10/div_clk_reg       | D v         | SDFFRQX2M   | 0.079 | 0.000 |   5.611 |   19.796 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.185 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.026 | 0.027 |   0.027 |  -14.158 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -14.125 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.094 | 0.161 |   0.221 |  -13.964 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.065 | 0.068 |   0.289 |  -13.895 | 
     | uart_clock__L2_I0 | A v -> Y ^ | CLKINVX4M  | 0.126 | 0.093 |   0.383 |  -13.802 | 
     | A10/div_clk_reg   | CK ^       | SDFFRQX2M  | 0.126 | 0.001 |   0.384 |  -13.801 | 
     +----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin A3/\RdData_reg[0] /CK 
Endpoint:   A3/\RdData_reg[0] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.004
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.402
- Arrival Time                  5.727
= Slack Time                   14.674
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.480 |       |   0.251 |   14.925 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.004 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.045 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.248 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.370 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.494 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.570 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.662 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.074 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.230 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   16.962 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.643 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   17.988 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.180 | 0.179 |   3.492 |   18.166 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.100 | 0.106 |   3.598 |   18.273 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.342 | 0.227 |   3.825 |   18.500 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.104 | 0.101 |   3.927 |   18.601 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.648 | 0.391 |   4.318 |   18.992 | 
     | A3/U124           | B0 ^ -> Y v | OAI22X1M   | 0.181 | 0.190 |   4.508 |   19.182 | 
     | A3/U205           | C0 v -> Y ^ | AOI221XLM  | 0.790 | 0.483 |   4.991 |   19.665 | 
     | A3/U204           | A0 ^ -> Y v | OAI22X1M   | 0.272 | 0.247 |   5.238 |   19.913 | 
     | A3/U203           | B1 v -> Y v | AO22X1M    | 0.140 | 0.489 |   5.727 |   20.401 | 
     | A3/\RdData_reg[0] | D v         | SDFFRQX2M  | 0.140 | 0.000 |   5.727 |   20.402 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.424 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.345 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.303 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.101 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -13.979 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -13.855 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.895 |  -13.779 | 
     | ref_clock__L4_I1  | A v -> Y ^ | CLKINVX40M | 0.110 | 0.098 |   0.993 |  -13.681 | 
     | A3/\RdData_reg[0] | CK ^       | SDFFRQX2M  | 0.114 | 0.011 |   1.004 |  -13.671 | 
     +----------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin A3/\RdData_reg[3] /CK 
Endpoint:   A3/\RdData_reg[3] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.000
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.400
- Arrival Time                  5.657
= Slack Time                   14.744
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.480 |       |   0.251 |   14.995 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.073 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.115 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.317 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.439 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.563 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.639 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.732 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.144 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.300 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.031 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.712 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.057 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.180 | 0.179 |   3.492 |   18.236 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.100 | 0.106 |   3.598 |   18.342 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.342 | 0.227 |   3.825 |   18.569 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.104 | 0.101 |   3.927 |   18.670 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.648 | 0.391 |   4.318 |   19.061 | 
     | A3/U130           | B0 ^ -> Y v | OAI22X1M   | 0.170 | 0.179 |   4.497 |   19.240 | 
     | A3/U217           | C0 v -> Y ^ | AOI221XLM  | 0.740 | 0.453 |   4.950 |   19.693 | 
     | A3/U216           | A0 ^ -> Y v | OAI22X1M   | 0.259 | 0.239 |   5.188 |   19.932 | 
     | A3/U215           | B1 v -> Y v | AO22X1M    | 0.124 | 0.469 |   5.657 |   20.400 | 
     | A3/\RdData_reg[3] | D v         | SDFFRQX2M  | 0.124 | 0.000 |   5.657 |   20.400 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.493 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.414 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.373 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.170 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.048 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -13.924 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.895 |  -13.848 | 
     | ref_clock__L4_I2  | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.754 | 
     | A3/\RdData_reg[3] | CK ^       | SDFFRQX2M  | 0.109 | 0.011 |   1.000 |  -13.743 | 
     +----------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin A3/\RdData_reg[2] /CK 
Endpoint:   A3/\RdData_reg[2] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.004
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.405
- Arrival Time                  5.642
= Slack Time                   14.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.014 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.093 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.134 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.337 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.459 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.583 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.659 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.751 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.163 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.319 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.051 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.732 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.077 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.180 | 0.179 |   3.492 |   18.255 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.100 | 0.106 |   3.598 |   18.361 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.342 | 0.227 |   3.825 |   18.589 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.104 | 0.101 |   3.927 |   18.690 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.648 | 0.391 |   4.318 |   19.081 | 
     | A3/U128           | B0 ^ -> Y v | OAI22X1M   | 0.208 | 0.215 |   4.533 |   19.296 | 
     | A3/U213           | C0 v -> Y ^ | AOI221XLM  | 0.643 | 0.406 |   4.939 |   19.702 | 
     | A3/U212           | A0 ^ -> Y v | OAI22X1M   | 0.253 | 0.239 |   5.178 |   19.941 | 
     | A3/U211           | B1 v -> Y v | AO22X1M    | 0.122 | 0.464 |   5.642 |   20.405 | 
     | A3/\RdData_reg[2] | D v         | SDFFRQX2M  | 0.122 | 0.000 |   5.642 |   20.405 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.512 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.434 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.392 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.189 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.068 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -13.943 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -13.868 | 
     | ref_clock__L4_I1  | A v -> Y ^ | CLKINVX40M | 0.110 | 0.098 |   0.993 |  -13.770 | 
     | A3/\RdData_reg[2] | CK ^       | SDFFRQX2M  | 0.115 | 0.011 |   1.004 |  -13.759 | 
     +----------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin A10/\count_reg[0] /CK 
Endpoint:   A10/\count_reg[0] /D     (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.325
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.713
- Arrival Time                  5.935
= Slack Time                   14.778
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.778 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.026 | 0.027 |   0.027 |   14.804 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.034 | 0.033 |   0.060 |   14.838 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.051 | 0.103 |   0.163 |   14.940 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.098 | 0.149 |   0.311 |   15.089 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.089 | 0.154 |   0.466 |   15.243 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.085 | 0.149 |   0.615 |   15.393 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.125 |   0.740 |   15.518 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.109 | 0.210 |   0.950 |   15.728 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.080 | 0.122 |   1.072 |   15.849 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.124 |   1.196 |   15.974 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.095 | 0.076 |   1.272 |   16.049 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.110 | 0.098 |   1.369 |   16.147 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.874 | 0.879 |   2.248 |   17.026 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.168 | 0.131 |   2.380 |   17.157 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.201 | 0.170 |   2.549 |   17.327 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.195 | 0.110 |   2.659 |   17.437 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.152 | 0.270 |   2.929 |   17.707 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.278 |   3.207 |   17.985 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.308 | 0.214 |   3.421 |   18.199 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.192 | 0.185 |   3.607 |   18.384 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.156 | 0.152 |   3.758 |   18.536 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.252 |   4.010 |   18.788 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.097 | 0.219 |   4.229 |   19.007 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.318 | 0.179 |   4.409 |   19.186 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.336 | 0.280 |   4.688 |   19.466 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.289 | 0.233 |   4.921 |   19.699 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.188 | 0.180 |   5.101 |   19.879 | 
     | A10/U34               | B v -> Y v  | AND3X1M     | 0.211 | 0.366 |   5.467 |   20.245 | 
     | A10/U27               | B1 v -> Y v | AO22X1M     | 0.134 | 0.468 |   5.935 |   20.713 | 
     | A10/\count_reg[0]     | D v         | SDFFRQX2M   | 0.134 | 0.000 |   5.935 |   20.713 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.778 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.026 | 0.027 |   0.027 |  -14.751 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -14.718 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.094 | 0.161 |   0.221 |  -14.557 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.065 | 0.068 |   0.289 |  -14.488 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.067 | 0.145 |   0.434 |  -14.344 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.089 | 0.166 |   0.599 |  -14.178 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.095 | 0.176 |   0.776 |  -14.002 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.085 | 0.171 |   0.947 |  -13.831 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.090 | 0.171 |   1.118 |  -13.659 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.072 | 0.145 |   1.264 |  -13.514 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.054 | 0.058 |   1.322 |  -13.456 | 
     | A10/\count_reg[0] | CK ^       | SDFFRQX2M  | 0.054 | 0.003 |   1.325 |  -13.453 | 
     +----------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin A3/\RdData_reg[1] /CK 
Endpoint:   A3/\RdData_reg[1] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.000
- Setup                         0.396
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.404
- Arrival Time                  5.624
= Slack Time                   14.780
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.031 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.110 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.151 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.354 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.476 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.600 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.676 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.768 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.180 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.336 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.287 |   17.068 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.749 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.094 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.180 | 0.179 |   3.492 |   18.272 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.100 | 0.106 |   3.598 |   18.378 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.342 | 0.227 |   3.825 |   18.606 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.104 | 0.101 |   3.927 |   18.707 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.648 | 0.391 |   4.318 |   19.098 | 
     | A3/U125           | B0 ^ -> Y v | OAI22X1M   | 0.252 | 0.257 |   4.575 |   19.355 | 
     | A3/U210           | C0 v -> Y ^ | AOI221XLM  | 0.529 | 0.352 |   4.928 |   19.708 | 
     | A3/U208           | B1 ^ -> Y v | OAI22X1M   | 0.250 | 0.250 |   5.178 |   19.958 | 
     | A3/U207           | B1 v -> Y v | AO22X1M    | 0.106 | 0.446 |   5.624 |   20.404 | 
     | A3/\RdData_reg[1] | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.624 |   20.404 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.529 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.451 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.409 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.206 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.085 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -13.960 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -13.885 | 
     | ref_clock__L4_I2  | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.791 | 
     | A3/\RdData_reg[1] | CK ^       | SDFFRQX2M  | 0.108 | 0.011 |   1.000 |  -13.780 | 
     +----------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin A3/\RdData_reg[5] /CK 
Endpoint:   A3/\RdData_reg[5] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.000
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.403
- Arrival Time                  5.618
= Slack Time                   14.786
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.037 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.115 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.157 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.359 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.481 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.605 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.681 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.774 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.186 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.341 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.073 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.754 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.099 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.180 | 0.179 |   3.492 |   18.278 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.100 | 0.106 |   3.598 |   18.384 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.342 | 0.227 |   3.825 |   18.611 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.104 | 0.101 |   3.927 |   18.712 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.648 | 0.391 |   4.318 |   19.103 | 
     | A3/U134           | B0 ^ -> Y v | OAI22X1M   | 0.185 | 0.192 |   4.510 |   19.296 | 
     | A3/U225           | C0 v -> Y ^ | AOI221XLM  | 0.689 | 0.427 |   4.937 |   19.723 | 
     | A3/U224           | A0 ^ -> Y v | OAI22X1M   | 0.249 | 0.232 |   5.169 |   19.954 | 
     | A3/U223           | B1 v -> Y v | AO22X1M    | 0.109 | 0.449 |   5.618 |   20.403 | 
     | A3/\RdData_reg[5] | D v         | SDFFRQX2M  | 0.109 | 0.000 |   5.618 |   20.403 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.535 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.456 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.415 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.212 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.090 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -13.966 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -13.890 | 
     | ref_clock__L4_I2  | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.796 | 
     | A3/\RdData_reg[5] | CK ^       | SDFFRQX2M  | 0.108 | 0.011 |   1.000 |  -13.785 | 
     +----------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin A10/\count_reg[1] /CK 
Endpoint:   A10/\count_reg[1] /D     (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.325
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.715
- Arrival Time                  5.924
= Slack Time                   14.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.791 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.026 | 0.027 |   0.027 |   14.818 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.034 | 0.033 |   0.060 |   14.851 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.051 | 0.103 |   0.163 |   14.954 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.098 | 0.149 |   0.311 |   15.103 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.089 | 0.154 |   0.466 |   15.257 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.085 | 0.149 |   0.615 |   15.407 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.125 |   0.740 |   15.531 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.109 | 0.210 |   0.950 |   15.741 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.080 | 0.122 |   1.072 |   15.863 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.124 |   1.196 |   15.987 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.095 | 0.076 |   1.272 |   16.063 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.110 | 0.098 |   1.369 |   16.161 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.874 | 0.879 |   2.248 |   17.040 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.168 | 0.131 |   2.380 |   17.171 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.201 | 0.170 |   2.549 |   17.341 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.195 | 0.110 |   2.659 |   17.450 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.152 | 0.270 |   2.929 |   17.721 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.278 |   3.207 |   17.999 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.308 | 0.214 |   3.421 |   18.213 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.192 | 0.185 |   3.607 |   18.398 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.156 | 0.152 |   3.758 |   18.550 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.252 |   4.010 |   18.802 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.097 | 0.219 |   4.229 |   19.021 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.318 | 0.179 |   4.409 |   19.200 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.336 | 0.280 |   4.688 |   19.480 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.289 | 0.233 |   4.921 |   19.713 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.188 | 0.180 |   5.101 |   19.892 | 
     | A10/U34               | B v -> Y v  | AND3X1M     | 0.211 | 0.366 |   5.467 |   20.259 | 
     | A10/U28               | B1 v -> Y v | AO22X1M     | 0.124 | 0.456 |   5.924 |   20.715 | 
     | A10/\count_reg[1]     | D v         | SDFFRQX2M   | 0.124 | 0.000 |   5.924 |   20.715 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.791 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.026 | 0.027 |   0.027 |  -14.765 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -14.731 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.094 | 0.161 |   0.221 |  -14.570 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.065 | 0.068 |   0.289 |  -14.502 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.067 | 0.145 |   0.434 |  -14.357 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.089 | 0.166 |   0.599 |  -14.192 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.095 | 0.176 |   0.776 |  -14.016 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.085 | 0.171 |   0.947 |  -13.844 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.090 | 0.171 |   1.118 |  -13.673 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.072 | 0.145 |   1.264 |  -13.528 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.054 | 0.058 |   1.322 |  -13.470 | 
     | A10/\count_reg[1] | CK ^       | SDFFRQX2M  | 0.054 | 0.003 |   1.325 |  -13.467 | 
     +----------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin A3/\RdData_reg[4] /CK 
Endpoint:   A3/\RdData_reg[4] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.000
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.403
- Arrival Time                  5.606
= Slack Time                   14.798
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.049 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.128 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.169 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.372 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.493 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.618 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.694 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.786 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.198 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.354 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.086 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.767 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.111 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.180 | 0.179 |   3.492 |   18.290 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.100 | 0.106 |   3.598 |   18.396 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.342 | 0.227 |   3.825 |   18.623 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.104 | 0.101 |   3.927 |   18.725 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.648 | 0.391 |   4.318 |   19.116 | 
     | A3/U132           | B0 ^ -> Y v | OAI22X1M   | 0.213 | 0.219 |   4.537 |   19.335 | 
     | A3/U221           | C0 v -> Y ^ | AOI221XLM  | 0.629 | 0.399 |   4.936 |   19.734 | 
     | A3/U220           | A0 ^ -> Y v | OAI22X1M   | 0.239 | 0.225 |   5.161 |   19.959 | 
     | A3/U219           | B1 v -> Y v | AO22X1M    | 0.108 | 0.445 |   5.606 |   20.403 | 
     | A3/\RdData_reg[4] | D v         | SDFFRQX2M  | 0.108 | 0.000 |   5.606 |   20.403 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.547 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.468 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.427 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.224 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.103 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -13.978 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -13.902 | 
     | ref_clock__L4_I2  | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.808 | 
     | A3/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.108 | 0.011 |   1.000 |  -13.798 | 
     +----------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin A10/\count_reg[2] /CK 
Endpoint:   A10/\count_reg[2] /D     (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.324
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.716
- Arrival Time                  5.917
= Slack Time                   14.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.799 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.026 | 0.027 |   0.027 |   14.826 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.034 | 0.033 |   0.060 |   14.859 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.051 | 0.103 |   0.163 |   14.962 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.098 | 0.149 |   0.311 |   15.110 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.089 | 0.154 |   0.466 |   15.265 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.085 | 0.149 |   0.615 |   15.414 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.125 |   0.740 |   15.539 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.109 | 0.210 |   0.950 |   15.749 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.080 | 0.122 |   1.072 |   15.871 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.124 |   1.196 |   15.995 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.095 | 0.076 |   1.272 |   16.071 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.110 | 0.098 |   1.369 |   16.168 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.874 | 0.879 |   2.248 |   17.047 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.168 | 0.131 |   2.380 |   17.179 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.201 | 0.170 |   2.549 |   17.348 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.195 | 0.110 |   2.659 |   17.458 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.152 | 0.270 |   2.929 |   17.728 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.278 |   3.207 |   18.006 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.308 | 0.214 |   3.421 |   18.220 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.192 | 0.185 |   3.607 |   18.406 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.156 | 0.152 |   3.758 |   18.557 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.252 |   4.010 |   18.810 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.097 | 0.219 |   4.229 |   19.028 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.318 | 0.179 |   4.409 |   19.208 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.336 | 0.280 |   4.688 |   19.487 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.289 | 0.233 |   4.921 |   19.720 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.188 | 0.180 |   5.101 |   19.900 | 
     | A10/U34               | B v -> Y v  | AND3X1M     | 0.211 | 0.366 |   5.467 |   20.267 | 
     | A10/U29               | B1 v -> Y v | AO22X1M     | 0.117 | 0.450 |   5.917 |   20.716 | 
     | A10/\count_reg[2]     | D v         | SDFFRQX2M   | 0.117 | 0.000 |   5.917 |   20.716 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.799 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.026 | 0.027 |   0.027 |  -14.772 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -14.739 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.094 | 0.161 |   0.221 |  -14.578 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.065 | 0.068 |   0.289 |  -14.510 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.067 | 0.145 |   0.434 |  -14.365 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.089 | 0.166 |   0.599 |  -14.200 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.095 | 0.176 |   0.776 |  -14.023 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.085 | 0.171 |   0.947 |  -13.852 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.090 | 0.171 |   1.118 |  -13.681 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.072 | 0.145 |   1.264 |  -13.535 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.054 | 0.058 |   1.322 |  -13.477 | 
     | A10/\count_reg[2] | CK ^       | SDFFRQX2M  | 0.054 | 0.003 |   1.324 |  -13.475 | 
     +----------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin A3/\RdData_reg[7] /CK 
Endpoint:   A3/\RdData_reg[7] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.000
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.403
- Arrival Time                  5.596
= Slack Time                   14.807
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.058 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.137 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.178 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.381 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.503 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.627 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.703 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.795 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.207 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.363 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.095 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.776 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.121 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.180 | 0.179 |   3.492 |   18.299 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.100 | 0.106 |   3.598 |   18.405 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.342 | 0.227 |   3.825 |   18.633 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.104 | 0.101 |   3.927 |   18.734 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.648 | 0.391 |   4.318 |   19.125 | 
     | A3/U137           | B0 ^ -> Y v | OAI22X1M   | 0.236 | 0.242 |   4.560 |   19.367 | 
     | A3/U234           | C0 v -> Y ^ | AOI221XLM  | 0.570 | 0.372 |   4.931 |   19.739 | 
     | A3/U232           | B1 ^ -> Y v | OAI22X1M   | 0.206 | 0.226 |   5.157 |   19.964 | 
     | A3/U231           | B1 v -> Y v | AO22X1M    | 0.110 | 0.439 |   5.596 |   20.403 | 
     | A3/\RdData_reg[7] | D v         | SDFFRQX2M  | 0.110 | 0.000 |   5.596 |   20.403 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.556 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.478 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.436 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.233 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.112 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -13.987 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -13.912 | 
     | ref_clock__L4_I2  | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.818 | 
     | A3/\RdData_reg[7] | CK ^       | SDFFRQX2M  | 0.108 | 0.011 |   1.000 |  -13.807 | 
     +----------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin A10/\count_reg[6] /CK 
Endpoint:   A10/\count_reg[6] /D     (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.325
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.718
- Arrival Time                  5.909
= Slack Time                   14.809
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.809 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.026 | 0.027 |   0.027 |   14.836 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.034 | 0.033 |   0.060 |   14.869 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.051 | 0.103 |   0.163 |   14.971 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.098 | 0.149 |   0.311 |   15.120 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.089 | 0.154 |   0.466 |   15.275 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.085 | 0.149 |   0.615 |   15.424 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.125 |   0.740 |   15.549 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.109 | 0.210 |   0.950 |   15.759 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.080 | 0.122 |   1.072 |   15.880 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.124 |   1.196 |   16.005 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.095 | 0.076 |   1.272 |   16.080 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.110 | 0.098 |   1.369 |   16.178 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.874 | 0.879 |   2.248 |   17.057 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.168 | 0.131 |   2.380 |   17.188 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.201 | 0.170 |   2.549 |   17.358 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.195 | 0.110 |   2.659 |   17.468 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.152 | 0.270 |   2.929 |   17.738 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.278 |   3.207 |   18.016 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.308 | 0.214 |   3.421 |   18.230 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.192 | 0.185 |   3.607 |   18.415 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.156 | 0.152 |   3.758 |   18.567 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.252 |   4.010 |   18.819 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.097 | 0.219 |   4.229 |   19.038 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.318 | 0.179 |   4.409 |   19.217 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.336 | 0.280 |   4.688 |   19.497 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.289 | 0.233 |   4.921 |   19.730 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.188 | 0.180 |   5.101 |   19.910 | 
     | A10/U34               | B v -> Y v  | AND3X1M     | 0.211 | 0.366 |   5.468 |   20.276 | 
     | A10/U33               | B1 v -> Y v | AO22X1M     | 0.111 | 0.442 |   5.909 |   20.718 | 
     | A10/\count_reg[6]     | D v         | SDFFRQX2M   | 0.111 | 0.000 |   5.909 |   20.718 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.809 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.026 | 0.027 |   0.027 |  -14.782 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -14.749 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.094 | 0.161 |   0.221 |  -14.588 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.065 | 0.068 |   0.289 |  -14.519 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.067 | 0.145 |   0.434 |  -14.375 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.089 | 0.166 |   0.600 |  -14.209 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.095 | 0.176 |   0.776 |  -14.033 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.085 | 0.171 |   0.947 |  -13.862 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.090 | 0.171 |   1.118 |  -13.690 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.072 | 0.145 |   1.264 |  -13.545 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.054 | 0.058 |   1.322 |  -13.487 | 
     | A10/\count_reg[6] | CK ^       | SDFFRQX2M  | 0.054 | 0.003 |   1.325 |  -13.484 | 
     +----------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin A10/\count_reg[4] /CK 
Endpoint:   A10/\count_reg[4] /D     (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.325
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.718
- Arrival Time                  5.907
= Slack Time                   14.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.812 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.026 | 0.027 |   0.027 |   14.839 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.034 | 0.033 |   0.060 |   14.872 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.051 | 0.103 |   0.163 |   14.974 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.098 | 0.149 |   0.311 |   15.123 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.089 | 0.154 |   0.466 |   15.278 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.085 | 0.149 |   0.615 |   15.427 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.125 |   0.740 |   15.552 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.109 | 0.210 |   0.950 |   15.762 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.080 | 0.122 |   1.072 |   15.883 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.124 |   1.196 |   16.008 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.095 | 0.076 |   1.272 |   16.083 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.110 | 0.098 |   1.369 |   16.181 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.874 | 0.879 |   2.248 |   17.060 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.168 | 0.131 |   2.380 |   17.191 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.201 | 0.170 |   2.549 |   17.361 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.195 | 0.110 |   2.659 |   17.471 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.152 | 0.270 |   2.929 |   17.741 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.278 |   3.207 |   18.019 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.308 | 0.214 |   3.421 |   18.233 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.192 | 0.185 |   3.607 |   18.418 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.156 | 0.152 |   3.758 |   18.570 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.252 |   4.010 |   18.822 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.097 | 0.219 |   4.229 |   19.041 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.318 | 0.179 |   4.409 |   19.220 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.336 | 0.280 |   4.688 |   19.500 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.289 | 0.233 |   4.921 |   19.733 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.188 | 0.180 |   5.101 |   19.913 | 
     | A10/U34               | B v -> Y v  | AND3X1M     | 0.211 | 0.366 |   5.467 |   20.279 | 
     | A10/U31               | B1 v -> Y v | AO22X1M     | 0.108 | 0.439 |   5.907 |   20.718 | 
     | A10/\count_reg[4]     | D v         | SDFFRQX2M   | 0.108 | 0.000 |   5.907 |   20.718 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.812 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.026 | 0.027 |   0.027 |  -14.785 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -14.752 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.094 | 0.161 |   0.221 |  -14.591 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.065 | 0.068 |   0.289 |  -14.522 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.067 | 0.145 |   0.434 |  -14.378 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.089 | 0.166 |   0.600 |  -14.212 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.095 | 0.176 |   0.776 |  -14.036 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.085 | 0.171 |   0.947 |  -13.865 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.090 | 0.171 |   1.118 |  -13.693 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.072 | 0.145 |   1.264 |  -13.548 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.054 | 0.058 |   1.322 |  -13.490 | 
     | A10/\count_reg[4] | CK ^       | SDFFRQX2M  | 0.054 | 0.003 |   1.325 |  -13.487 | 
     +----------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin A10/\count_reg[3] /CK 
Endpoint:   A10/\count_reg[3] /D     (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.325
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.719
- Arrival Time                  5.906
= Slack Time                   14.813
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.813 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.026 | 0.027 |   0.027 |   14.840 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.034 | 0.033 |   0.060 |   14.873 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.051 | 0.103 |   0.163 |   14.975 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.098 | 0.149 |   0.311 |   15.124 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.089 | 0.154 |   0.466 |   15.279 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.085 | 0.149 |   0.615 |   15.428 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.125 |   0.740 |   15.553 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.109 | 0.210 |   0.950 |   15.763 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.080 | 0.122 |   1.072 |   15.885 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.124 |   1.196 |   16.009 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.095 | 0.076 |   1.272 |   16.085 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.110 | 0.098 |   1.369 |   16.182 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.874 | 0.879 |   2.248 |   17.061 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.168 | 0.131 |   2.380 |   17.192 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.201 | 0.170 |   2.549 |   17.362 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.195 | 0.110 |   2.659 |   17.472 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.152 | 0.270 |   2.929 |   17.742 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.278 |   3.207 |   18.020 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.308 | 0.214 |   3.421 |   18.234 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.192 | 0.185 |   3.607 |   18.419 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.156 | 0.152 |   3.758 |   18.571 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.252 |   4.010 |   18.823 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.097 | 0.219 |   4.229 |   19.042 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.318 | 0.179 |   4.409 |   19.221 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.336 | 0.280 |   4.688 |   19.501 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.289 | 0.233 |   4.921 |   19.734 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.188 | 0.180 |   5.101 |   19.914 | 
     | A10/U34               | B v -> Y v  | AND3X1M     | 0.211 | 0.366 |   5.467 |   20.280 | 
     | A10/U30               | B1 v -> Y v | AO22X1M     | 0.108 | 0.438 |   5.906 |   20.719 | 
     | A10/\count_reg[3]     | D v         | SDFFRQX2M   | 0.108 | 0.000 |   5.906 |   20.719 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.813 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.026 | 0.027 |   0.027 |  -14.786 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -14.753 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.094 | 0.161 |   0.221 |  -14.592 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.065 | 0.068 |   0.289 |  -14.523 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.067 | 0.145 |   0.434 |  -14.379 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.089 | 0.166 |   0.599 |  -14.213 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.095 | 0.176 |   0.776 |  -14.037 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.085 | 0.171 |   0.947 |  -13.866 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.090 | 0.171 |   1.118 |  -13.695 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.072 | 0.145 |   1.264 |  -13.549 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.054 | 0.058 |   1.322 |  -13.491 | 
     | A10/\count_reg[3] | CK ^       | SDFFRQX2M  | 0.054 | 0.003 |   1.325 |  -13.488 | 
     +----------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin A10/\count_reg[5] /CK 
Endpoint:   A10/\count_reg[5] /D     (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.325
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.719
- Arrival Time                  5.905
= Slack Time                   14.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.814 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.026 | 0.027 |   0.027 |   14.841 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.034 | 0.033 |   0.060 |   14.874 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.051 | 0.103 |   0.163 |   14.976 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.098 | 0.149 |   0.311 |   15.125 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.089 | 0.154 |   0.466 |   15.280 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.085 | 0.149 |   0.615 |   15.429 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.125 |   0.740 |   15.554 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.109 | 0.210 |   0.950 |   15.764 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.080 | 0.122 |   1.072 |   15.885 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.124 |   1.196 |   16.010 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.095 | 0.076 |   1.272 |   16.086 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.110 | 0.098 |   1.369 |   16.183 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.874 | 0.879 |   2.248 |   17.062 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.168 | 0.131 |   2.380 |   17.193 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.201 | 0.170 |   2.549 |   17.363 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.195 | 0.110 |   2.659 |   17.473 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.152 | 0.270 |   2.929 |   17.743 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.278 |   3.207 |   18.021 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.308 | 0.214 |   3.421 |   18.235 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.192 | 0.185 |   3.607 |   18.420 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.156 | 0.152 |   3.758 |   18.572 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.252 |   4.010 |   18.824 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.097 | 0.219 |   4.229 |   19.043 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.318 | 0.179 |   4.409 |   19.222 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.336 | 0.280 |   4.688 |   19.502 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.289 | 0.233 |   4.921 |   19.735 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.188 | 0.180 |   5.101 |   19.915 | 
     | A10/U34               | B v -> Y v  | AND3X1M     | 0.211 | 0.366 |   5.468 |   20.281 | 
     | A10/U32               | B1 v -> Y v | AO22X1M     | 0.107 | 0.438 |   5.905 |   20.719 | 
     | A10/\count_reg[5]     | D v         | SDFFRQX2M   | 0.107 | 0.000 |   5.905 |   20.719 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.814 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.026 | 0.027 |   0.027 |  -14.787 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -14.754 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.094 | 0.161 |   0.221 |  -14.593 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.065 | 0.068 |   0.289 |  -14.524 | 
     | uart_clock__L2_I1 | A v -> Y v | BUFX3M     | 0.067 | 0.145 |   0.434 |  -14.380 | 
     | uart_clock__L3_I1 | A v -> Y v | CLKBUFX4M  | 0.089 | 0.166 |   0.600 |  -14.214 | 
     | uart_clock__L4_I1 | A v -> Y v | CLKBUFX4M  | 0.095 | 0.176 |   0.776 |  -14.038 | 
     | uart_clock__L5_I1 | A v -> Y v | CLKBUFX4M  | 0.085 | 0.171 |   0.947 |  -13.867 | 
     | uart_clock__L6_I0 | A v -> Y v | CLKBUFX4M  | 0.090 | 0.171 |   1.118 |  -13.695 | 
     | uart_clock__L7_I0 | A v -> Y v | CLKBUFX24M | 0.072 | 0.145 |   1.264 |  -13.550 | 
     | uart_clock__L8_I0 | A v -> Y ^ | CLKINVX40M | 0.054 | 0.058 |   1.322 |  -13.492 | 
     | A10/\count_reg[5] | CK ^       | SDFFRQX2M  | 0.054 | 0.003 |   1.325 |  -13.489 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin A3/\RdData_reg[6] /CK 
Endpoint:   A3/\RdData_reg[6] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.000
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.403
- Arrival Time                  5.580
= Slack Time                   14.823
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |             |            |       |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.074 | 
     | REF_CLK__L1_I0    | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.153 | 
     | REF_CLK__L2_I0    | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.194 | 
     | b0/U1             | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.397 | 
     | ref_clock__L1_I0  | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.518 | 
     | ref_clock__L2_I0  | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.643 | 
     | ref_clock__L3_I0  | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.718 | 
     | ref_clock__L4_I0  | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.811 | 
     | A4/\stages_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.223 | 
     | A4/U5             | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.379 | 
     | b4/U1             | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.110 | 
     | FE_OFC0_reset_1   | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.792 | 
     | A5/U12            | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.136 | 
     | A5/U7             | A v -> Y ^  | NOR2X2M    | 0.180 | 0.179 |   3.492 |   18.315 | 
     | A0/U34            | A ^ -> Y v  | INVX2M     | 0.100 | 0.106 |   3.598 |   18.421 | 
     | A0/U14            | A v -> Y ^  | NOR2X2M    | 0.342 | 0.227 |   3.825 |   18.648 | 
     | A3/U104           | A ^ -> Y v  | INVX2M     | 0.104 | 0.101 |   3.927 |   18.749 | 
     | A3/U97            | B v -> Y ^  | NAND2X2M   | 0.648 | 0.391 |   4.318 |   19.141 | 
     | A3/U135           | B0 ^ -> Y v | OAI22X1M   | 0.227 | 0.234 |   4.552 |   19.375 | 
     | A3/U230           | C0 v -> Y ^ | AOI221XLM  | 0.561 | 0.365 |   4.916 |   19.739 | 
     | A3/U228           | B1 ^ -> Y v | OAI22X1M   | 0.210 | 0.228 |   5.145 |   19.967 | 
     | A3/U227           | B1 v -> Y v | AO22X1M    | 0.106 | 0.436 |   5.580 |   20.403 | 
     | A3/\RdData_reg[6] | D v         | SDFFRQX2M  | 0.106 | 0.000 |   5.580 |   20.403 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.572 | 
     | REF_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.493 | 
     | REF_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.452 | 
     | b0/U1             | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.249 | 
     | ref_clock__L1_I0  | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.127 | 
     | ref_clock__L2_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.003 | 
     | ref_clock__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -13.927 | 
     | ref_clock__L4_I2  | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.833 | 
     | A3/\RdData_reg[6] | CK ^       | SDFFRQX2M  | 0.108 | 0.010 |   1.000 |  -13.823 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin A3/\Regfile_reg[3][5] /CK 
Endpoint:   A3/\Regfile_reg[3][5] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.001
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.375
- Arrival Time                  5.491
= Slack Time                   14.884
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.135 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.214 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.255 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.458 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.580 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.704 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.780 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.872 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.284 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.440 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.172 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.853 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.198 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.439 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.567 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.048 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.316 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.687 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.418 | 0.340 |   5.143 |   20.027 | 
     | A3/U202               | A0N v -> Y v | OAI2BB2X1M | 0.140 | 0.348 |   5.491 |   20.375 | 
     | A3/\Regfile_reg[3][5] | D v          | SDFFSQX2M  | 0.140 | 0.000 |   5.491 |   20.375 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.633 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.554 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.513 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.310 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.189 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.064 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -13.989 | 
     | ref_clock__L4_I1      | A v -> Y ^ | CLKINVX40M | 0.110 | 0.098 |   0.993 |  -13.891 | 
     | A3/\Regfile_reg[3][5] | CK ^       | SDFFSQX2M  | 0.111 | 0.008 |   1.001 |  -13.883 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin A3/\Regfile_reg[1][2] /CK 
Endpoint:   A3/\Regfile_reg[1][2] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.996
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.389
- Arrival Time                  5.500
= Slack Time                   14.889
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.140 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.219 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.260 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.463 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.585 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.709 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.785 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.877 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.289 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.445 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.177 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.858 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.203 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.445 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.573 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.053 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.321 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.692 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.422 | 0.337 |   5.140 |   20.029 | 
     | A3/U194               | A0N v -> Y v | OAI2BB2X1M | 0.155 | 0.359 |   5.499 |   20.389 | 
     | A3/\Regfile_reg[1][2] | D v          | SDFFRQX2M  | 0.155 | 0.000 |   5.500 |   20.389 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.638 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.560 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.518 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.316 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.194 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.069 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.895 |  -13.994 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.900 | 
     | A3/\Regfile_reg[1][2] | CK ^       | SDFFRQX2M  | 0.107 | 0.006 |   0.996 |  -13.894 | 
     +--------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin A3/\Regfile_reg[1][7] /CK 
Endpoint:   A3/\Regfile_reg[1][7] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.001
- Setup                         0.406
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.395
- Arrival Time                  5.500
= Slack Time                   14.895
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.146 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.225 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.266 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.469 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.591 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.715 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.791 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.883 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.295 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.451 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.183 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.864 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.209 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.450 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.578 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.059 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.327 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.698 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.422 | 0.337 |   5.140 |   20.035 | 
     | A3/U199               | A0N v -> Y v | OAI2BB2X1M | 0.153 | 0.359 |   5.499 |   20.395 | 
     | A3/\Regfile_reg[1][7] | D v          | SDFFRQX2M  | 0.153 | 0.000 |   5.500 |   20.395 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.644 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.565 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.524 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.321 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.200 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.075 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.000 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.905 | 
     | A3/\Regfile_reg[1][7] | CK ^       | SDFFRQX2M  | 0.109 | 0.011 |   1.001 |  -13.894 | 
     +--------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin A11/div_clk_reg/CK 
Endpoint:   A11/div_clk_reg/D        (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[3][2] /Q (v) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.385
- Setup                         0.388
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.798
- Arrival Time                  4.895
= Slack Time                   14.903
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   14.903 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.026 | 0.027 |   0.027 |   14.930 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.034 | 0.033 |   0.060 |   14.963 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.051 | 0.103 |   0.163 |   15.066 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.098 | 0.149 |   0.311 |   15.214 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.089 | 0.154 |   0.466 |   15.369 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.085 | 0.149 |   0.615 |   15.518 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.125 |   0.740 |   15.643 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.109 | 0.210 |   0.950 |   15.853 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.080 | 0.122 |   1.072 |   15.975 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.124 |   1.196 |   16.099 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.095 | 0.076 |   1.272 |   16.175 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.110 | 0.098 |   1.369 |   16.273 | 
     | A3/\Regfile_reg[3][2] | CK ^ -> Q v | SDFFRQX2M   | 0.168 | 0.541 |   1.911 |   16.814 | 
     | A11/U17               | AN v -> Y v | NAND2BX1M   | 0.163 | 0.270 |   2.181 |   17.084 | 
     | A11/U19               | A v -> Y v  | OR2X1M      | 0.127 | 0.284 |   2.465 |   17.368 | 
     | A11/U21               | A v -> Y ^  | NOR2X1M     | 0.301 | 0.211 |   2.675 |   17.579 | 
     | A11/U23               | A ^ -> Y v  | CLKNAND2X2M | 0.178 | 0.173 |   2.848 |   17.751 | 
     | A11/U26               | B v -> Y ^  | NOR2X1M     | 0.191 | 0.170 |   3.018 |   17.921 | 
     | A11/U27               | B ^ -> Y v  | CLKXOR2X2M  | 0.105 | 0.336 |   3.353 |   18.257 | 
     | A11/U51               | A v -> Y v  | CLKXOR2X2M  | 0.094 | 0.177 |   3.530 |   18.433 | 
     | A11/U47               | A v -> Y ^  | NOR4X1M     | 0.383 | 0.216 |   3.747 |   18.650 | 
     | A11/U46               | D ^ -> Y v  | NAND4X1M    | 0.351 | 0.295 |   4.042 |   18.945 | 
     | A11/U45               | B v -> Y ^  | MXI2X1M     | 0.258 | 0.220 |   4.261 |   19.165 | 
     | A11/U44               | A ^ -> Y v  | CLKNAND2X2M | 0.165 | 0.159 |   4.421 |   19.324 | 
     | A11/U38               | A0 v -> Y ^ | AOI21X1M    | 0.182 | 0.165 |   4.586 |   19.489 | 
     | A11/U37               | B ^ -> Y v  | CLKXOR2X2M  | 0.079 | 0.309 |   4.895 |   19.798 | 
     | A11/div_clk_reg       | D v         | SDFFRQX2M   | 0.079 | 0.000 |   4.895 |   19.798 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |            |       |       |  Time   |   Time   | 
     |-------------------+------------+------------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -14.903 | 
     | scan_clk__L1_I0   | A ^ -> Y v | CLKINVX40M | 0.026 | 0.027 |   0.027 |  -14.876 | 
     | scan_clk__L2_I0   | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -14.843 | 
     | b1/U1             | B ^ -> Y ^ | MX2X2M     | 0.094 | 0.161 |   0.221 |  -14.682 | 
     | uart_clock__L1_I0 | A ^ -> Y v | INVX2M     | 0.065 | 0.068 |   0.289 |  -14.614 | 
     | uart_clock__L2_I0 | A v -> Y ^ | CLKINVX4M  | 0.126 | 0.093 |   0.383 |  -14.520 | 
     | A11/div_clk_reg   | CK ^       | SDFFRQX2M  | 0.126 | 0.003 |   0.385 |  -14.518 | 
     +----------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin A3/\Regfile_reg[3][1] /CK 
Endpoint:   A3/\Regfile_reg[3][1] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.001
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.399
- Arrival Time                  5.489
= Slack Time                   14.910
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.161 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.240 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.281 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.484 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.605 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.730 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.805 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.898 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.310 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.466 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.197 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.879 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.223 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.465 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.593 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.074 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.341 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.713 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.418 | 0.340 |   5.143 |   20.053 | 
     | A3/U186               | A0N v -> Y v | OAI2BB2X1M | 0.137 | 0.346 |   5.489 |   20.398 | 
     | A3/\Regfile_reg[3][1] | D v          | SDFFRQX2M  | 0.137 | 0.000 |   5.489 |   20.399 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.659 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.580 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.539 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.336 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.214 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.090 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.014 | 
     | ref_clock__L4_I1      | A v -> Y ^ | CLKINVX40M | 0.110 | 0.098 |   0.993 |  -13.917 | 
     | A3/\Regfile_reg[3][1] | CK ^       | SDFFRQX2M  | 0.111 | 0.008 |   1.001 |  -13.909 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin A3/\Regfile_reg[1][1] /CK 
Endpoint:   A3/\Regfile_reg[1][1] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.000
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.397
- Arrival Time                  5.487
= Slack Time                   14.910
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.161 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.240 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.281 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.484 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.605 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.730 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.805 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.898 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.310 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.466 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.197 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.879 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.223 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.465 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.593 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.074 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.342 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.713 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.422 | 0.337 |   5.140 |   20.050 | 
     | A3/U193               | A0N v -> Y v | OAI2BB2X1M | 0.136 | 0.347 |   5.487 |   20.397 | 
     | A3/\Regfile_reg[1][1] | D v          | SDFFRQX2M  | 0.136 | 0.000 |   5.487 |   20.397 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.659 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.580 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.539 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.336 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.215 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.090 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.014 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.920 | 
     | A3/\Regfile_reg[1][1] | CK ^       | SDFFRQX2M  | 0.108 | 0.010 |   1.000 |  -13.910 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin A3/\Regfile_reg[5][2] /CK 
Endpoint:   A3/\Regfile_reg[5][2] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.010
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.379
- Arrival Time                  5.467
= Slack Time                   14.912
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.163 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.242 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.283 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.486 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.608 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.732 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.808 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.900 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.312 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.468 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.200 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.881 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.226 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.467 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.595 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.076 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.344 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.715 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.281 | 0.271 |   5.074 |   19.986 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.274 | 0.238 |   5.311 |   20.223 | 
     | A3/U149               | B0 ^ -> Y v | OAI22X1M   | 0.156 | 0.156 |   5.467 |   20.379 | 
     | A3/\Regfile_reg[5][2] | D v         | SDFFRX1M   | 0.156 | 0.000 |   5.467 |   20.379 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.661 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.582 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.541 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.338 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.217 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.092 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.017 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.922 | 
     | A3/\Regfile_reg[5][2] | CK ^       | SDFFRX1M   | 0.119 | 0.020 |   1.010 |  -13.902 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin A3/\Regfile_reg[5][1] /CK 
Endpoint:   A3/\Regfile_reg[5][1] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.011
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.380
- Arrival Time                  5.466
= Slack Time                   14.913
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.164 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.243 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.284 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.487 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.609 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.733 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.809 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.901 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.313 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.469 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.201 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.882 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.227 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.469 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.597 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.077 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.345 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.716 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.281 | 0.271 |   5.074 |   19.987 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.274 | 0.238 |   5.311 |   20.225 | 
     | A3/U148               | B0 ^ -> Y v | OAI22X1M   | 0.157 | 0.155 |   5.466 |   20.380 | 
     | A3/\Regfile_reg[5][1] | D v         | SDFFRX1M   | 0.157 | 0.000 |   5.466 |   20.380 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.663 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.584 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.542 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.340 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.218 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.094 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.895 |  -14.018 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.924 | 
     | A3/\Regfile_reg[5][1] | CK ^       | SDFFRX1M   | 0.120 | 0.021 |   1.011 |  -13.902 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin A3/\Regfile_reg[1][0] /CK 
Endpoint:   A3/\Regfile_reg[1][0] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.998
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.397
- Arrival Time                  5.482
= Slack Time                   14.915
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.166 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.245 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.286 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.489 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.610 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.735 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.811 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.903 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.315 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.471 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.203 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.884 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.228 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.470 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.598 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.079 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.347 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.718 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.422 | 0.337 |   5.140 |   20.055 | 
     | A3/U192               | A0N v -> Y v | OAI2BB2X1M | 0.129 | 0.342 |   5.482 |   20.397 | 
     | A3/\Regfile_reg[1][0] | D v          | SDFFRQX2M  | 0.129 | 0.000 |   5.482 |   20.397 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.664 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.585 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.544 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.341 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.220 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.095 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.020 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.925 | 
     | A3/\Regfile_reg[1][0] | CK ^       | SDFFRQX2M  | 0.107 | 0.008 |   0.998 |  -13.917 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin A3/\Regfile_reg[1][4] /CK 
Endpoint:   A3/\Regfile_reg[1][4] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.001
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.399
- Arrival Time                  5.484
= Slack Time                   14.915
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.166 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.245 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.286 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.489 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.611 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.735 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.811 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.903 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.315 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.471 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.203 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.884 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.229 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.471 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.599 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.079 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.347 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.718 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.422 | 0.337 |   5.140 |   20.055 | 
     | A3/U196               | A0N v -> Y v | OAI2BB2X1M | 0.132 | 0.344 |   5.484 |   20.399 | 
     | A3/\Regfile_reg[1][4] | D v          | SDFFRQX2M  | 0.132 | 0.000 |   5.484 |   20.399 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.664 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.586 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.544 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.342 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.220 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.096 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.020 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.926 | 
     | A3/\Regfile_reg[1][4] | CK ^       | SDFFRQX2M  | 0.109 | 0.011 |   1.001 |  -13.915 | 
     +--------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin A3/\Regfile_reg[5][5] /CK 
Endpoint:   A3/\Regfile_reg[5][5] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.008
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.378
- Arrival Time                  5.462
= Slack Time                   14.915
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.166 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.245 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.286 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.489 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.611 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.735 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.811 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.903 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.315 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.471 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.287 |   17.203 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.884 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.229 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.471 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.599 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.079 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.347 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.718 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.281 | 0.271 |   5.073 |   19.989 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.274 | 0.238 |   5.311 |   20.227 | 
     | A3/U152               | B0 ^ -> Y v | OAI22X1M   | 0.150 | 0.151 |   5.462 |   20.378 | 
     | A3/\Regfile_reg[5][5] | D v         | SDFFRX1M   | 0.150 | 0.000 |   5.462 |   20.378 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.665 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.586 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.545 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.342 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.220 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.096 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.895 |  -14.020 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.926 | 
     | A3/\Regfile_reg[5][5] | CK ^       | SDFFRX1M   | 0.118 | 0.018 |   1.008 |  -13.907 | 
     +--------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin A3/\Regfile_reg[3][2] /CK 
Endpoint:   A3/\Regfile_reg[3][2] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.001
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.401
- Arrival Time                  5.480
= Slack Time                   14.922
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.173 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.251 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.293 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.496 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.617 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.742 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.817 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.910 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.322 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.478 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.209 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.891 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.235 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.477 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.605 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.086 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.353 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.725 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.418 | 0.340 |   5.143 |   20.065 | 
     | A3/U187               | A0N v -> Y v | OAI2BB2X1M | 0.124 | 0.337 |   5.480 |   20.401 | 
     | A3/\Regfile_reg[3][2] | D v          | SDFFRQX2M  | 0.124 | 0.000 |   5.480 |   20.401 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.671 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.592 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.551 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.348 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.226 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.102 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.026 | 
     | ref_clock__L4_I1      | A v -> Y ^ | CLKINVX40M | 0.110 | 0.098 |   0.993 |  -13.929 | 
     | A3/\Regfile_reg[3][2] | CK ^       | SDFFRQX2M  | 0.111 | 0.008 |   1.001 |  -13.921 | 
     +--------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin A3/\Regfile_reg[1][3] /CK 
Endpoint:   A3/\Regfile_reg[1][3] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.001
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.400
- Arrival Time                  5.478
= Slack Time                   14.922
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.173 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.252 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.293 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.496 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.618 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.742 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.818 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.910 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.322 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.478 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.210 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.891 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.236 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.477 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.605 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.086 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.354 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.725 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.422 | 0.337 |   5.140 |   20.062 | 
     | A3/U195               | A0N v -> Y v | OAI2BB2X1M | 0.125 | 0.338 |   5.478 |   20.400 | 
     | A3/\Regfile_reg[1][3] | D v          | SDFFRQX2M  | 0.125 | 0.000 |   5.478 |   20.400 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.671 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.592 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.551 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.348 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.227 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.102 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.027 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.932 | 
     | A3/\Regfile_reg[1][3] | CK ^       | SDFFRQX2M  | 0.109 | 0.011 |   1.001 |  -13.922 | 
     +--------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin A3/\Regfile_reg[3][7] /CK 
Endpoint:   A3/\Regfile_reg[3][7] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.013
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.412
- Arrival Time                  5.489
= Slack Time                   14.922
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.173 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.252 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.293 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.496 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.618 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.742 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.818 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.910 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.322 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.478 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.210 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.891 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.236 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.478 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.606 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.086 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.354 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.725 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.418 | 0.340 |   5.143 |   20.065 | 
     | A3/U191               | A0N v -> Y v | OAI2BB2X1M | 0.138 | 0.346 |   5.489 |   20.412 | 
     | A3/\Regfile_reg[3][7] | D v          | SDFFRQX2M  | 0.138 | 0.000 |   5.489 |   20.412 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.671 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.593 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.551 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.349 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.227 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.103 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.027 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.933 | 
     | A3/\Regfile_reg[3][7] | CK ^       | SDFFRQX2M  | 0.120 | 0.023 |   1.013 |  -13.910 | 
     +--------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin A3/\Regfile_reg[7][6] /CK 
Endpoint:   A3/\Regfile_reg[7][6] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.004
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.373
- Arrival Time                  5.450
= Slack Time                   14.924
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.175 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.253 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.295 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.497 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.619 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.743 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.819 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.912 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.324 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.480 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.211 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.892 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.237 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.479 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.607 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.087 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.355 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.726 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.279 | 0.269 |   5.072 |   19.996 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.252 | 0.224 |   5.296 |   20.220 | 
     | A3/U169               | B0 ^ -> Y v | OAI22X1M   | 0.152 | 0.153 |   5.450 |   20.373 | 
     | A3/\Regfile_reg[7][6] | D v         | SDFFRX1M   | 0.152 | 0.000 |   5.450 |   20.373 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.673 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.594 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.553 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.350 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.228 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.104 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.028 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.934 | 
     | A3/\Regfile_reg[7][6] | CK ^       | SDFFRX1M   | 0.115 | 0.015 |   1.004 |  -13.919 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin A3/\Regfile_reg[3][4] /CK 
Endpoint:   A3/\Regfile_reg[3][4] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.001
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.402
- Arrival Time                  5.477
= Slack Time                   14.924
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.175 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.254 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.295 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.498 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.620 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.744 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.820 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.912 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.324 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.480 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.287 |   17.212 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.893 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.238 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.480 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.608 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.088 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.356 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.727 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.418 | 0.340 |   5.143 |   20.067 | 
     | A3/U189               | A0N v -> Y v | OAI2BB2X1M | 0.121 | 0.334 |   5.477 |   20.402 | 
     | A3/\Regfile_reg[3][4] | D v          | SDFFRQX2M  | 0.121 | 0.000 |   5.477 |   20.402 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.674 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.595 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.553 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.351 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.229 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.105 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.029 | 
     | ref_clock__L4_I1      | A v -> Y ^ | CLKINVX40M | 0.110 | 0.098 |   0.993 |  -13.931 | 
     | A3/\Regfile_reg[3][4] | CK ^       | SDFFRQX2M  | 0.111 | 0.008 |   1.001 |  -13.923 | 
     +--------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin A3/\Regfile_reg[5][0] /CK 
Endpoint:   A3/\Regfile_reg[5][0] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.010
- Setup                         0.427
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.383
- Arrival Time                  5.456
= Slack Time                   14.926
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.177 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.256 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.298 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.500 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.622 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.746 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.822 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.914 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.326 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.482 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.214 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.895 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.240 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.482 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.610 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.090 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.358 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.729 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.281 | 0.271 |   5.074 |   20.000 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.274 | 0.238 |   5.311 |   20.238 | 
     | A3/U147               | B0 ^ -> Y v | OAI22X1M   | 0.137 | 0.145 |   5.456 |   20.382 | 
     | A3/\Regfile_reg[5][0] | D v         | SDFFRX1M   | 0.137 | 0.000 |   5.456 |   20.383 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.676 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.597 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.555 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.353 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.231 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.107 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.031 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.937 | 
     | A3/\Regfile_reg[5][0] | CK ^       | SDFFRX1M   | 0.119 | 0.020 |   1.010 |  -13.917 | 
     +--------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin A3/\Regfile_reg[1][6] /CK 
Endpoint:   A3/\Regfile_reg[1][6] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.002
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.402
- Arrival Time                  5.475
= Slack Time                   14.928
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.179 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.257 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.299 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.502 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.623 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.748 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.823 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.916 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.328 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.484 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.215 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.896 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.241 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.483 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.611 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.091 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.359 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.730 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.422 | 0.337 |   5.140 |   20.068 | 
     | A3/U198               | A0N v -> Y v | OAI2BB2X1M | 0.121 | 0.335 |   5.475 |   20.402 | 
     | A3/\Regfile_reg[1][6] | D v          | SDFFRQX2M  | 0.121 | 0.000 |   5.475 |   20.402 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.677 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.598 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.557 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.354 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.232 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.108 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.032 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.938 | 
     | A3/\Regfile_reg[1][6] | CK ^       | SDFFRQX2M  | 0.111 | 0.012 |   1.002 |  -13.926 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin A3/\Regfile_reg[1][5] /CK 
Endpoint:   A3/\Regfile_reg[1][5] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.003
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.404
- Arrival Time                  5.476
= Slack Time                   14.928
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.179 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.258 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.299 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.502 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.623 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.748 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.823 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.916 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.328 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.484 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.215 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.897 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.241 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.483 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.611 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.092 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.360 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.731 | 
     | A3/U89                | A ^ -> Y v   | NAND2X2M   | 0.422 | 0.337 |   5.140 |   20.068 | 
     | A3/U197               | A0N v -> Y v | OAI2BB2X1M | 0.123 | 0.336 |   5.476 |   20.404 | 
     | A3/\Regfile_reg[1][5] | D v          | SDFFRQX2M  | 0.123 | 0.000 |   5.476 |   20.404 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.677 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.598 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.557 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.354 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.232 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.108 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.032 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.938 | 
     | A3/\Regfile_reg[1][5] | CK ^       | SDFFRQX2M  | 0.113 | 0.013 |   1.003 |  -13.925 | 
     +--------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin A3/\Regfile_reg[7][1] /CK 
Endpoint:   A3/\Regfile_reg[7][1] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.008
- Setup                         0.432
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.376
- Arrival Time                  5.448
= Slack Time                   14.929
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.180 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.258 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.300 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.502 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.624 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.748 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.824 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.917 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.329 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.485 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.216 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.897 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.242 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.484 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.612 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.092 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.360 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.731 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.279 | 0.269 |   5.072 |   20.001 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.252 | 0.224 |   5.296 |   20.225 | 
     | A3/U164               | B0 ^ -> Y v | OAI22X1M   | 0.157 | 0.151 |   5.448 |   20.376 | 
     | A3/\Regfile_reg[7][1] | D v         | SDFFRX1M   | 0.157 | 0.000 |   5.448 |   20.376 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.678 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.599 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.558 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.355 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.233 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.109 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.033 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.939 | 
     | A3/\Regfile_reg[7][1] | CK ^       | SDFFRX1M   | 0.118 | 0.018 |   1.008 |  -13.921 | 
     +--------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin A3/\Regfile_reg[7][3] /CK 
Endpoint:   A3/\Regfile_reg[7][3] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.006
- Setup                         0.432
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.374
- Arrival Time                  5.445
= Slack Time                   14.929
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.180 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.258 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.300 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.502 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.624 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.748 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.824 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.917 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.329 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.485 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.216 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.897 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.242 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.484 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.612 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.092 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.360 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.731 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.279 | 0.269 |   5.072 |   20.001 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.252 | 0.224 |   5.296 |   20.225 | 
     | A3/U166               | B0 ^ -> Y v | OAI22X1M   | 0.160 | 0.149 |   5.445 |   20.374 | 
     | A3/\Regfile_reg[7][3] | D v         | SDFFRX1M   | 0.160 | 0.000 |   5.445 |   20.374 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.678 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.599 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.558 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.355 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.233 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.109 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.033 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.939 | 
     | A3/\Regfile_reg[7][3] | CK ^       | SDFFRX1M   | 0.117 | 0.016 |   1.006 |  -13.922 | 
     +--------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin A3/\Regfile_reg[7][5] /CK 
Endpoint:   A3/\Regfile_reg[7][5] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.005
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.374
- Arrival Time                  5.445
= Slack Time                   14.929
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.180 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.259 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.300 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.503 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.624 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.749 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.824 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.917 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.329 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.485 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.216 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.898 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.242 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.484 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.612 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.093 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.361 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.732 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.279 | 0.269 |   5.072 |   20.001 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.252 | 0.224 |   5.296 |   20.225 | 
     | A3/U168               | B0 ^ -> Y v | OAI22X1M   | 0.152 | 0.149 |   5.445 |   20.374 | 
     | A3/\Regfile_reg[7][5] | D v         | SDFFRX1M   | 0.152 | 0.000 |   5.445 |   20.374 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.678 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.599 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.558 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.355 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.233 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.109 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.033 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.939 | 
     | A3/\Regfile_reg[7][5] | CK ^       | SDFFRX1M   | 0.116 | 0.015 |   1.005 |  -13.924 | 
     +--------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin A3/\Regfile_reg[3][6] /CK 
Endpoint:   A3/\Regfile_reg[3][6] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.013
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.413
- Arrival Time                  5.484
= Slack Time                   14.929
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.180 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.259 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.300 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.503 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.625 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.749 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.825 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.917 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.329 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.485 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.217 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.898 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.243 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.484 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.612 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.093 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.361 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.732 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.418 | 0.340 |   5.143 |   20.072 | 
     | A3/U190               | A0N v -> Y v | OAI2BB2X1M | 0.131 | 0.341 |   5.484 |   20.413 | 
     | A3/\Regfile_reg[3][6] | D v          | SDFFRQX2M  | 0.131 | 0.000 |   5.484 |   20.413 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.678 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.599 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.558 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.355 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.234 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.109 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.034 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.939 | 
     | A3/\Regfile_reg[3][6] | CK ^       | SDFFRQX2M  | 0.120 | 0.023 |   1.013 |  -13.916 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin A3/\Regfile_reg[5][3] /CK 
Endpoint:   A3/\Regfile_reg[5][3] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.008
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.380
- Arrival Time                  5.450
= Slack Time                   14.929
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.180 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.259 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.300 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.503 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.625 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.749 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.825 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.917 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.329 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.485 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.217 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.898 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.243 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.485 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.613 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.093 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.361 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.732 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.281 | 0.271 |   5.073 |   20.003 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.274 | 0.238 |   5.311 |   20.241 | 
     | A3/U150               | B0 ^ -> Y v | OAI22X1M   | 0.141 | 0.139 |   5.450 |   20.380 | 
     | A3/\Regfile_reg[5][3] | D v         | SDFFRX1M   | 0.141 | 0.000 |   5.450 |   20.380 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.679 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.600 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.558 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.356 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.234 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.110 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.034 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.940 | 
     | A3/\Regfile_reg[5][3] | CK ^       | SDFFRX1M   | 0.118 | 0.018 |   1.008 |  -13.921 | 
     +--------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin A3/\Regfile_reg[7][0] /CK 
Endpoint:   A3/\Regfile_reg[7][0] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.008
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.378
- Arrival Time                  5.446
= Slack Time                   14.932
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.183 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.262 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.303 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.506 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.628 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.752 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.828 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.920 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.332 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.488 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.220 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.901 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.246 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.488 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.616 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.096 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.364 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.735 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.279 | 0.269 |   5.072 |   20.004 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.252 | 0.224 |   5.296 |   20.229 | 
     | A3/U163               | B0 ^ -> Y v | OAI22X1M   | 0.147 | 0.150 |   5.446 |   20.378 | 
     | A3/\Regfile_reg[7][0] | D v         | SDFFRX1M   | 0.147 | 0.000 |   5.446 |   20.378 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.682 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.603 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.561 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.359 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.237 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.113 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.037 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.943 | 
     | A3/\Regfile_reg[7][0] | CK ^       | SDFFRX1M   | 0.118 | 0.018 |   1.008 |  -13.924 | 
     +--------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin A3/\Regfile_reg[3][0] /CK 
Endpoint:   A3/\Regfile_reg[3][0] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.013
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.414
- Arrival Time                  5.481
= Slack Time                   14.933
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.184 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.262 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.304 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.506 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.628 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.752 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.828 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.921 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.333 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.489 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.220 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.901 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.246 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.488 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.616 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.096 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.364 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.735 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.418 | 0.340 |   5.143 |   20.076 | 
     | A3/U185               | A0N v -> Y v | OAI2BB2X1M | 0.127 | 0.338 |   5.481 |   20.414 | 
     | A3/\Regfile_reg[3][0] | D v          | SDFFRQX2M  | 0.127 | 0.000 |   5.481 |   20.414 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.682 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.603 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.562 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.359 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.237 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.113 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.037 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.943 | 
     | A3/\Regfile_reg[3][0] | CK ^       | SDFFRQX2M  | 0.120 | 0.023 |   1.013 |  -13.920 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin A3/\Regfile_reg[5][4] /CK 
Endpoint:   A3/\Regfile_reg[5][4] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.008
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.380
- Arrival Time                  5.447
= Slack Time                   14.933
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.184 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.262 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.304 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.506 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.628 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.752 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.828 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.921 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.333 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.489 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.220 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.901 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.246 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.488 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.616 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.096 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.364 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.735 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.281 | 0.271 |   5.073 |   20.006 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.274 | 0.238 |   5.311 |   20.244 | 
     | A3/U151               | B0 ^ -> Y v | OAI22X1M   | 0.140 | 0.136 |   5.447 |   20.380 | 
     | A3/\Regfile_reg[5][4] | D v         | SDFFRX1M   | 0.140 | 0.000 |   5.447 |   20.380 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.682 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.603 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.562 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.359 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.237 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.113 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.037 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.943 | 
     | A3/\Regfile_reg[5][4] | CK ^       | SDFFRX1M   | 0.118 | 0.018 |   1.008 |  -13.925 | 
     +--------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin A3/\Regfile_reg[7][7] /CK 
Endpoint:   A3/\Regfile_reg[7][7] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.994
- Setup                         0.429
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.365
- Arrival Time                  5.431
= Slack Time                   14.934
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.185 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.264 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.305 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.508 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.630 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.754 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.830 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.922 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.334 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.490 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.222 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.903 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.248 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.490 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.618 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.098 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.366 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.737 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.279 | 0.269 |   5.072 |   20.006 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.252 | 0.224 |   5.296 |   20.230 | 
     | A3/U170               | B0 ^ -> Y v | OAI22X1M   | 0.132 | 0.135 |   5.431 |   20.365 | 
     | A3/\Regfile_reg[7][7] | D v         | SDFFRX1M   | 0.132 | 0.000 |   5.431 |   20.365 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.683 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.605 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.563 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.360 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.239 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.114 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.039 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.944 | 
     | A3/\Regfile_reg[7][7] | CK ^       | SDFFRX1M   | 0.106 | 0.004 |   0.994 |  -13.941 | 
     +--------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin A3/\Regfile_reg[3][3] /CK 
Endpoint:   A3/\Regfile_reg[3][3] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.012
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.414
- Arrival Time                  5.478
= Slack Time                   14.936
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |            |       |       |  Time   |   Time   | 
     |-----------------------+--------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^    |            | 0.480 |       |   0.251 |   15.187 | 
     | REF_CLK__L1_I0        | A ^ -> Y v   | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.266 | 
     | REF_CLK__L2_I0        | A v -> Y ^   | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.307 | 
     | b0/U1                 | A ^ -> Y ^   | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.510 | 
     | ref_clock__L1_I0      | A ^ -> Y ^   | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.631 | 
     | ref_clock__L2_I0      | A ^ -> Y ^   | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.756 | 
     | ref_clock__L3_I0      | A ^ -> Y v   | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.832 | 
     | ref_clock__L4_I0      | A v -> Y ^   | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.924 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^  | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.336 | 
     | A4/U5                 | A ^ -> Y ^   | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.492 | 
     | b4/U1                 | A0 ^ -> Y ^  | AO2B2X4M   | 1.151 | 0.732 |   2.287 |   17.224 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^   | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.905 | 
     | A5/U12                | A ^ -> Y v   | INVX2M     | 0.320 | 0.345 |   3.313 |   18.249 | 
     | A5/U6                 | A v -> Y ^   | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.491 | 
     | A0/U22                | A ^ -> Y v   | INVX2M     | 0.121 | 0.128 |   3.683 |   18.619 | 
     | A0/U10                | A v -> Y ^   | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.100 | 
     | A3/U100               | A ^ -> Y v   | INVX2M     | 0.272 | 0.268 |   4.432 |   19.368 | 
     | A3/U79                | B v -> Y ^   | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.739 | 
     | A3/U91                | A ^ -> Y v   | NAND2X2M   | 0.418 | 0.340 |   5.143 |   20.079 | 
     | A3/U188               | A0N v -> Y v | OAI2BB2X1M | 0.122 | 0.335 |   5.478 |   20.414 | 
     | A3/\Regfile_reg[3][3] | D v          | SDFFRQX2M  | 0.122 | 0.000 |   5.478 |   20.414 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.685 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.606 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.565 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.362 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.241 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.116 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.895 |  -14.041 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.946 | 
     | A3/\Regfile_reg[3][3] | CK ^       | SDFFRQX2M  | 0.120 | 0.023 |   1.012 |  -13.924 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin A3/\Regfile_reg[5][7] /CK 
Endpoint:   A3/\Regfile_reg[5][7] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.015
- Setup                         0.427
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.388
- Arrival Time                  5.450
= Slack Time                   14.938
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.189 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.268 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.309 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.512 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.634 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.758 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.834 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.926 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.338 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.494 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.226 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.907 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.252 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.493 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.622 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.102 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.370 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.741 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.281 | 0.271 |   5.073 |   20.012 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.274 | 0.238 |   5.311 |   20.249 | 
     | A3/U154               | B0 ^ -> Y v | OAI22X1M   | 0.134 | 0.139 |   5.450 |   20.388 | 
     | A3/\Regfile_reg[5][7] | D v         | SDFFRX1M   | 0.134 | 0.000 |   5.450 |   20.388 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.687 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.609 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.567 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.364 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.243 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.118 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.043 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.948 | 
     | A3/\Regfile_reg[5][7] | CK ^       | SDFFRX1M   | 0.120 | 0.025 |   1.015 |  -13.924 | 
     +--------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin A3/\Regfile_reg[5][6] /CK 
Endpoint:   A3/\Regfile_reg[5][6] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.015
- Setup                         0.425
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.389
- Arrival Time                  5.448
= Slack Time                   14.941
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.192 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.271 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.312 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.515 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.637 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.761 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.837 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.929 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.341 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.497 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.229 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.910 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.255 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.497 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.625 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.105 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.373 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.744 | 
     | A3/U94                | A ^ -> Y v  | NAND2X2M   | 0.281 | 0.271 |   5.073 |   20.015 | 
     | A3/U82                | A v -> Y ^  | INVX2M     | 0.274 | 0.238 |   5.311 |   20.253 | 
     | A3/U153               | B0 ^ -> Y v | OAI22X1M   | 0.127 | 0.137 |   5.448 |   20.389 | 
     | A3/\Regfile_reg[5][6] | D v         | SDFFRX1M   | 0.127 | 0.000 |   5.448 |   20.389 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.691 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.612 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.571 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.368 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.246 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.122 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.046 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.952 | 
     | A3/\Regfile_reg[5][6] | CK ^       | SDFFRX1M   | 0.120 | 0.025 |   1.015 |  -13.927 | 
     +--------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin A3/\Regfile_reg[7][4] /CK 
Endpoint:   A3/\Regfile_reg[7][4] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.005
- Setup                         0.429
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.377
- Arrival Time                  5.429
= Slack Time                   14.947
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.198 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.277 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.318 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.521 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.643 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.767 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.843 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.935 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.347 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.503 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.235 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.916 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.261 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.503 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.631 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.111 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.379 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.750 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.279 | 0.269 |   5.072 |   20.019 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.252 | 0.224 |   5.296 |   20.244 | 
     | A3/U167               | B0 ^ -> Y v | OAI22X1M   | 0.140 | 0.133 |   5.429 |   20.377 | 
     | A3/\Regfile_reg[7][4] | D v         | SDFFRX1M   | 0.140 | 0.000 |   5.429 |   20.377 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.696 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.618 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.576 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.374 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.252 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.128 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.052 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.958 | 
     | A3/\Regfile_reg[7][4] | CK ^       | SDFFRX1M   | 0.116 | 0.016 |   1.005 |  -13.942 | 
     +--------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin A3/\Regfile_reg[7][2] /CK 
Endpoint:   A3/\Regfile_reg[7][2] /D (v) checked with  leading edge of 'ref_clk'
Beginpoint: A4/\stages_reg[1] /Q     (^) triggered by  leading edge of 'ref_clk'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          1.007
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.381
- Arrival Time                  5.429
= Slack Time                   14.951
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |             |            |       |       |  Time   |   Time   | 
     |-----------------------+-------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^   |            | 0.480 |       |   0.251 |   15.202 | 
     | REF_CLK__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.086 | 0.079 |   0.330 |   15.281 | 
     | REF_CLK__L2_I0        | A v -> Y ^  | CLKINVX8M  | 0.036 | 0.041 |   0.371 |   15.323 | 
     | b0/U1                 | A ^ -> Y ^  | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |   15.525 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M    | 0.080 | 0.122 |   0.695 |   15.647 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.124 |   0.820 |   15.771 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M | 0.095 | 0.076 |   0.896 |   15.847 | 
     | ref_clock__L4_I0      | A v -> Y ^  | CLKINVX40M | 0.108 | 0.092 |   0.988 |   15.939 | 
     | A4/\stages_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.104 | 0.412 |   1.400 |   16.351 | 
     | A4/U5                 | A ^ -> Y ^  | AND2X2M    | 0.104 | 0.156 |   1.556 |   16.507 | 
     | b4/U1                 | A0 ^ -> Y ^ | AO2B2X4M   | 1.151 | 0.732 |   2.288 |   17.239 | 
     | FE_OFC0_reset_1       | A ^ -> Y ^  | BUFX10M    | 0.915 | 0.681 |   2.969 |   17.920 | 
     | A5/U12                | A ^ -> Y v  | INVX2M     | 0.320 | 0.345 |   3.313 |   18.265 | 
     | A5/U6                 | A v -> Y ^  | NOR2X2M    | 0.271 | 0.242 |   3.555 |   18.507 | 
     | A0/U22                | A ^ -> Y v  | INVX2M     | 0.121 | 0.128 |   3.683 |   18.635 | 
     | A0/U10                | A v -> Y ^  | NOR2X2M    | 0.781 | 0.480 |   4.164 |   19.115 | 
     | A3/U100               | A ^ -> Y v  | INVX2M     | 0.272 | 0.268 |   4.432 |   19.383 | 
     | A3/U79                | B v -> Y ^  | NOR2X2M    | 0.516 | 0.371 |   4.803 |   19.754 | 
     | A3/U96                | A ^ -> Y v  | NAND2X2M   | 0.279 | 0.269 |   5.072 |   20.024 | 
     | A3/U84                | A v -> Y ^  | INVX2M     | 0.252 | 0.224 |   5.296 |   20.248 | 
     | A3/U165               | B0 ^ -> Y v | OAI22X1M   | 0.131 | 0.133 |   5.429 |   20.381 | 
     | A3/\Regfile_reg[7][2] | D v         | SDFFRX1M   | 0.131 | 0.000 |   5.429 |   20.381 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.251
     = Beginpoint Arrival Time            0.251
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | REF_CLK ^  |            | 0.480 |       |   0.251 |  -14.701 | 
     | REF_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.086 | 0.079 |   0.330 |  -14.622 | 
     | REF_CLK__L2_I0        | A v -> Y ^ | CLKINVX8M  | 0.036 | 0.041 |   0.371 |  -14.581 | 
     | b0/U1                 | A ^ -> Y ^ | CLKMX2X4M  | 0.108 | 0.203 |   0.574 |  -14.378 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | BUFX16M    | 0.080 | 0.122 |   0.695 |  -14.256 | 
     | ref_clock__L2_I0      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.124 |   0.820 |  -14.132 | 
     | ref_clock__L3_I0      | A ^ -> Y v | CLKINVX40M | 0.095 | 0.076 |   0.896 |  -14.056 | 
     | ref_clock__L4_I2      | A v -> Y ^ | CLKINVX40M | 0.105 | 0.094 |   0.990 |  -13.962 | 
     | A3/\Regfile_reg[7][2] | CK ^       | SDFFRX1M   | 0.118 | 0.018 |   1.007 |  -13.944 | 
     +--------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin A10/odd_edge_tog_reg/CK 
Endpoint:   A10/odd_edge_tog_reg/D   (v) checked with  leading edge of 'scan_
clk'
Beginpoint: A3/\Regfile_reg[2][7] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.325
- Setup                         0.437
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.688
- Arrival Time                  5.572
= Slack Time                   15.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                       |             |             |       |       |  Time   |   Time   | 
     |-----------------------+-------------+-------------+-------+-------+---------+----------| 
     |                       | scan_clk ^  |             | 0.000 |       |   0.000 |   15.116 | 
     | scan_clk__L1_I0       | A ^ -> Y v  | CLKINVX40M  | 0.026 | 0.027 |   0.027 |   15.143 | 
     | scan_clk__L2_I0       | A v -> Y ^  | CLKINVX16M  | 0.034 | 0.033 |   0.060 |   15.176 | 
     | scan_clk__L3_I0       | A ^ -> Y ^  | CLKBUFX12M  | 0.051 | 0.103 |   0.163 |   15.278 | 
     | scan_clk__L4_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.098 | 0.149 |   0.311 |   15.427 | 
     | scan_clk__L5_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.089 | 0.154 |   0.466 |   15.582 | 
     | scan_clk__L6_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.085 | 0.149 |   0.615 |   15.731 | 
     | scan_clk__L7_I0       | A ^ -> Y ^  | CLKBUFX4M   | 0.054 | 0.125 |   0.740 |   15.856 | 
     | b0/U1                 | B ^ -> Y ^  | CLKMX2X4M   | 0.109 | 0.210 |   0.950 |   16.066 | 
     | ref_clock__L1_I0      | A ^ -> Y ^  | BUFX16M     | 0.080 | 0.122 |   1.072 |   16.188 | 
     | ref_clock__L2_I0      | A ^ -> Y ^  | CLKBUFX40M  | 0.061 | 0.124 |   1.196 |   16.312 | 
     | ref_clock__L3_I0      | A ^ -> Y v  | CLKINVX40M  | 0.095 | 0.076 |   1.272 |   16.388 | 
     | ref_clock__L4_I1      | A v -> Y ^  | CLKINVX40M  | 0.110 | 0.098 |   1.369 |   16.485 | 
     | A3/\Regfile_reg[2][7] | CK ^ -> Q ^ | SDFFSQX1M   | 0.874 | 0.879 |   2.248 |   17.364 | 
     | A13/U8                | A ^ -> Y v  | INVX2M      | 0.168 | 0.131 |   2.380 |   17.495 | 
     | A13/U3                | D v -> Y ^  | NAND4BX1M   | 0.201 | 0.170 |   2.549 |   17.665 | 
     | A13/U6                | A ^ -> Y v  | NOR3X2M     | 0.195 | 0.110 |   2.659 |   17.775 | 
     | A10/U16               | AN v -> Y v | NAND2BX1M   | 0.152 | 0.270 |   2.929 |   18.045 | 
     | A10/U18               | A v -> Y v  | OR2X1M      | 0.124 | 0.278 |   3.207 |   18.323 | 
     | A10/U20               | A v -> Y ^  | NOR2X1M     | 0.308 | 0.214 |   3.421 |   18.537 | 
     | A10/U22               | A ^ -> Y v  | CLKNAND2X2M | 0.192 | 0.185 |   3.607 |   18.722 | 
     | A10/U25               | B v -> Y ^  | NOR2X1M     | 0.156 | 0.152 |   3.758 |   18.874 | 
     | A10/U26               | B ^ -> Y ^  | CLKXOR2X2M  | 0.101 | 0.252 |   4.011 |   19.126 | 
     | A10/U50               | A ^ -> Y v  | CLKXOR2X2M  | 0.097 | 0.219 |   4.229 |   19.345 | 
     | A10/U46               | A v -> Y ^  | NOR4X1M     | 0.318 | 0.179 |   4.409 |   19.524 | 
     | A10/U45               | D ^ -> Y v  | NAND4X1M    | 0.336 | 0.280 |   4.688 |   19.804 | 
     | A10/U44               | B v -> Y ^  | MXI2X1M     | 0.289 | 0.233 |   4.921 |   20.037 | 
     | A10/U43               | A ^ -> Y v  | CLKNAND2X2M | 0.188 | 0.180 |   5.101 |   20.217 | 
     | A10/U40               | A v -> Y v  | OR2X1M      | 0.102 | 0.267 |   5.368 |   20.484 | 
     | A10/U39               | B v -> Y v  | XNOR2X1M    | 0.134 | 0.204 |   5.572 |   20.688 | 
     | A10/odd_edge_tog_reg  | D v         | SDFFSQX2M   | 0.134 | 0.000 |   5.572 |   20.688 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -15.116 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.026 | 0.027 |   0.027 |  -15.089 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.034 | 0.033 |   0.060 |  -15.056 | 
     | b1/U1                | B ^ -> Y ^ | MX2X2M     | 0.094 | 0.161 |   0.221 |  -14.895 | 
     | uart_clock__L1_I0    | A ^ -> Y v | INVX2M     | 0.065 | 0.068 |   0.289 |  -14.826 | 
     | uart_clock__L2_I1    | A v -> Y v | BUFX3M     | 0.067 | 0.145 |   0.434 |  -14.682 | 
     | uart_clock__L3_I1    | A v -> Y v | CLKBUFX4M  | 0.089 | 0.166 |   0.600 |  -14.516 | 
     | uart_clock__L4_I1    | A v -> Y v | CLKBUFX4M  | 0.095 | 0.176 |   0.776 |  -14.340 | 
     | uart_clock__L5_I1    | A v -> Y v | CLKBUFX4M  | 0.085 | 0.171 |   0.947 |  -14.169 | 
     | uart_clock__L6_I0    | A v -> Y v | CLKBUFX4M  | 0.090 | 0.171 |   1.118 |  -13.998 | 
     | uart_clock__L7_I0    | A v -> Y v | CLKBUFX24M | 0.072 | 0.145 |   1.264 |  -13.852 | 
     | uart_clock__L8_I0    | A v -> Y ^ | CLKINVX40M | 0.054 | 0.058 |   1.322 |  -13.794 | 
     | A10/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.054 | 0.003 |   1.325 |  -13.791 | 
     +-------------------------------------------------------------------------------------+ 

