{"Source Block": ["hdl/library/common/ad_tdd_control.v@152:162@HdlIdDef", "\n  // tdd control related\n\n  reg             tdd_secondary_d = 1'h0;\n  reg             tdd_start_d = 1'h0;\n  reg   [21:0]    tdd_counter_init_d = 22'h0;\n  reg   [21:0]    tdd_frame_length_d = 22'h0;\n  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@151:161", "  output [23:0]   tdd_counter_status;\n\n  // tdd control related\n\n  reg             tdd_secondary_d = 1'h0;\n  reg             tdd_start_d = 1'h0;\n  reg   [21:0]    tdd_counter_init_d = 22'h0;\n  reg   [21:0]    tdd_frame_length_d = 22'h0;\n  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n"], ["hdl/library/common/ad_tdd_control.v@159:169", "  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n\n  reg   [21:0]    tdd_rx_on_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@153:163", "  // tdd control related\n\n  reg             tdd_secondary_d = 1'h0;\n  reg             tdd_start_d = 1'h0;\n  reg   [21:0]    tdd_counter_init_d = 22'h0;\n  reg   [21:0]    tdd_frame_length_d = 22'h0;\n  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n"], ["hdl/library/common/ad_tdd_control.v@156:166", "  reg             tdd_start_d = 1'h0;\n  reg   [21:0]    tdd_counter_init_d = 22'h0;\n  reg   [21:0]    tdd_frame_length_d = 22'h0;\n  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@150:160", "\n  output [23:0]   tdd_counter_status;\n\n  // tdd control related\n\n  reg             tdd_secondary_d = 1'h0;\n  reg             tdd_start_d = 1'h0;\n  reg   [21:0]    tdd_counter_init_d = 22'h0;\n  reg   [21:0]    tdd_frame_length_d = 22'h0;\n  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n"], ["hdl/library/common/ad_tdd_control.v@154:164", "\n  reg             tdd_secondary_d = 1'h0;\n  reg             tdd_start_d = 1'h0;\n  reg   [21:0]    tdd_counter_init_d = 22'h0;\n  reg   [21:0]    tdd_frame_length_d = 22'h0;\n  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@155:165", "  reg             tdd_secondary_d = 1'h0;\n  reg             tdd_start_d = 1'h0;\n  reg   [21:0]    tdd_counter_init_d = 22'h0;\n  reg   [21:0]    tdd_frame_length_d = 22'h0;\n  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n"], ["hdl/library/common/ad_tdd_control.v@157:167", "  reg   [21:0]    tdd_counter_init_d = 22'h0;\n  reg   [21:0]    tdd_frame_length_d = 22'h0;\n  reg             tdd_burst_en_d = 1'h0;\n  reg   [ 5:0]    tdd_burst_count_d = 5'h0;\n  reg             tdd_infinite_burst_d = 1'h0;\n  reg   [ 7:0]    tdd_tx_dp_delay_d = 8'h0;\n\n  reg   [21:0]    tdd_vco_rx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_rx_off_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_on_1_d = 22'h0;\n  reg   [21:0]    tdd_vco_tx_off_1_d = 22'h0;\n"]], "Diff Content": {"Delete": [[157, "  reg   [21:0]    tdd_counter_init_d = 22'h0;\n"]], "Add": []}}