// Seed: 3036073022
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_3 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_2
  );
endmodule
module module_1 (
    output wire  id_0,
    input  wand  id_1,
    output logic id_2,
    input  wor   id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  always id_2 <= -1;
  wire id_6, id_7;
endmodule
module module_2;
  final $display;
  wire id_1, id_2, id_3, id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  wire id_5;
  id_6(
      id_1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_3;
  tri1 id_12 = 1;
  wire id_13;
endmodule
