#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun May 30 22:47:59 2021
# Process ID: 15392
# Current directory: C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/parvez_ro_during'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/parvez_ro_prepost'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/ip_repo'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jarvis/Documents/Xilinx/FromArash'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/FPGAtool/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Frequency_counter_AXI4:1.1'. The one found in IP location 'c:/Users/Jarvis/Documents/Xilinx/ip_repo/Frequency_counter_AXI4_1.0' will take precedence over the same IP in location c:/Users/Jarvis/Documents/Xilinx/FromArash/ring_oscillator_zynq/ip_repo/Frequency_counter_AXI4_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AXI_RO:1.0'. The one found in IP location 'c:/Users/Jarvis/Documents/Xilinx/FromArash/ring_oscillator_zynq/ip_repo/AXI_counter_1.0' will take precedence over the same IP in location c:/Users/Jarvis/Documents/Xilinx/ip_repo/ip_repo/AXI_RO_1.0
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 1012.801 ; gain = 0.000
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.cache/ip 
add_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.801 ; gain = 0.000
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_BTI_RO1_0_1/design_1_AXI_3stage_BTI_RO1_0_1.dcp' for cell 'design_1_i/BTI_RO1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_BTI_RO2_0_3/design_1_AXI_3stage_BTI_RO2_0_3.dcp' for cell 'design_1_i/BTI_RO2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_HCI_0_1/design_1_AXI_3stage_HCI_0_1.dcp' for cell 'design_1_i/HCI_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_HCI_0_2/design_1_AXI_3stage_HCI_0_2.dcp' for cell 'design_1_i/HCI_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_HCI_0_3/design_1_AXI_3stage_HCI_0_3.dcp' for cell 'design_1_i/HCI_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_HCI_2_0/design_1_AXI_3stage_HCI_2_0.dcp' for cell 'design_1_i/HCI_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_HCI_3_0/design_1_AXI_3stage_HCI_3_0.dcp' for cell 'design_1_i/HCI_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_HCI_4_0/design_1_AXI_3stage_HCI_4_0.dcp' for cell 'design_1_i/HCI_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_AXI_3stage_HCI_5_0/design_1_AXI_3stage_HCI_5_0.dcp' for cell 'design_1_i/HCI_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_LowFreq100Hz_ClkGen_0_0/design_1_LowFreq100Hz_ClkGen_0_0.dcp' for cell 'design_1_i/LowFreq_100Hz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_AXI_RO_0_1/design_1_AXI_RO_0_1.dcp' for cell 'design_1_i/RO0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_RO1_BTI0_0/design_1_RO1_BTI0_0.dcp' for cell 'design_1_i/RO1_BTI0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_RO0_0/design_1_RO0_0.dcp' for cell 'design_1_i/RO2_BTI1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_AXI_RO_0_2/design_1_AXI_RO_0_2.dcp' for cell 'design_1_i/RO3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_AXI_RO_0_3/design_1_AXI_RO_0_3.dcp' for cell 'design_1_i/RO4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_100MHz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.dcp' for cell 'design_1_i/clk_wiz_10MHz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.dcp' for cell 'design_1_i/clk_wiz_200MHz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_0_0/design_1_tier2_xbar_0_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_1_0/design_1_tier2_xbar_1_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_tier2_xbar_2_0/design_1_tier2_xbar_2_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/tier2_xbar_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1012.801 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3868 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_100MHz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_10MHz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_100MHz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_10MHz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_100MHz/inst'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_100MHz/inst'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_100MHz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 1449.387 ; gain = 436.586
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_100MHz/inst'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_10MHz/inst'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_board.xdc] for cell 'design_1_i/clk_wiz_10MHz/inst'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_10MHz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xdc] for cell 'design_1_i/clk_wiz_10MHz/inst'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'design_1_i/clk_wiz_200MHz/inst'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_board.xdc] for cell 'design_1_i/clk_wiz_200MHz/inst'
Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'design_1_i/clk_wiz_200MHz/inst'
Finished Parsing XDC File [c:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.xdc] for cell 'design_1_i/clk_wiz_200MHz/inst'
Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC]
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[35].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[35].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[34].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[34].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[33].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[33].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[32].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[32].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[31].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[31].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[30].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[30].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[29].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[29].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[28].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[28].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[27].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[27].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[26].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[26].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[25].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[25].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[24].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[24].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[23].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[23].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[22].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[22].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[21].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[21].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[20].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[20].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[19].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[19].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[18].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[18].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[17].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[17].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[16].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[16].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[15].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[15].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[14].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[14].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[13].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[13].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[12].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[12].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[11].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[11].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[10].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[10].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[9].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[9].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[8].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[8].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[7].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[7].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[6].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[6].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[5].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[5].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[4].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[4].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[3].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[3].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[2].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[2].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[1].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[1].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[0].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[63].SHE[0].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[35].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[35].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[34].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[34].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[33].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[33].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[32].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[32].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[31].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[31].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[30].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[30].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[29].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[29].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[28].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[28].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[27].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[27].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[26].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[26].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[25].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[25].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[24].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[24].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[23].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[23].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[22].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/heater/inst/SHE_block[62].SHE[22].SHE/LUT6_inst'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:100]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:100]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[0].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4610]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[1].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4611]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[2].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4612]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[3].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4613]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[4].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4614]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[5].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4615]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[6].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4616]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[7].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4617]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[8].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4618]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[9].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4619]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[10].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4620]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[11].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4621]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[12].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4622]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[13].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4623]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[14].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4624]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[15].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4625]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[16].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4626]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[17].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4627]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[18].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4628]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[19].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4629]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[20].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4630]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[21].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4631]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[22].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4632]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[23].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4633]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[24].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4634]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[25].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4635]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[26].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4636]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[27].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4637]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[28].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4638]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[29].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4639]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[30].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4640]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[31].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4641]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[32].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4642]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[33].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4643]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[34].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4644]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[0].SHE[35].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4645]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[0].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4646]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[1].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4647]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[2].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4648]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[3].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4649]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[4].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4650]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[5].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4651]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[6].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4652]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[7].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4653]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[8].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4654]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[9].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4655]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[10].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4656]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[11].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4657]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[12].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4658]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[13].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4659]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[14].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4660]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[15].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4661]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[16].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4662]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[17].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4663]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[18].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4664]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[19].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4665]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[20].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4666]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[21].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4667]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[22].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4668]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[23].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4669]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[24].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4670]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[25].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4671]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[26].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4672]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[27].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4673]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[28].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4674]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[29].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4675]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[30].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4676]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[31].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4677]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[32].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4678]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[33].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4679]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[34].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4680]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[1].SHE[35].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4681]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[0].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4682]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[1].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4683]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[2].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4684]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[3].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4685]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[4].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4686]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[5].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4687]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[6].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4688]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[7].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4689]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[8].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4690]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[9].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4691]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[10].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4692]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[11].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4693]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[12].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4694]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[13].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4695]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[14].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4696]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[15].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4697]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[16].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4698]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[17].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4699]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[18].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4700]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[19].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4701]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[20].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4702]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[21].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4703]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[22].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4704]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[23].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4705]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[24].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4706]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[25].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4707]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[26].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4708]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/heater/inst/SHE_block[2].SHE[27].SHE/feedback'. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4709]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC:4709]
Finished Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/heater.XDC]
Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[19].Inverter2'... design_1_i/BTI_RO1/inst/CRO[19].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:46]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[19].Inverter1'... design_1_i/BTI_RO1/inst/CRO[19].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:48]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[19].Inverter0'... design_1_i/BTI_RO1/inst/CRO[19].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:50]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[18].Inverter2'... design_1_i/BTI_RO1/inst/CRO[18].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:54]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[18].Inverter1'... design_1_i/BTI_RO1/inst/CRO[18].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:56]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[18].Inverter0'... design_1_i/BTI_RO1/inst/CRO[18].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:58]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[17].Inverter2'... design_1_i/BTI_RO1/inst/CRO[17].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:62]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[17].Inverter1'... design_1_i/BTI_RO1/inst/CRO[17].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:64]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[17].Inverter0'... design_1_i/BTI_RO1/inst/CRO[17].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:66]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[16].Inverter2'... design_1_i/BTI_RO1/inst/CRO[16].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:70]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[16].Inverter1'... design_1_i/BTI_RO1/inst/CRO[16].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:72]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[16].Inverter0'... design_1_i/BTI_RO1/inst/CRO[16].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:74]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[15].Inverter2'... design_1_i/BTI_RO1/inst/CRO[15].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:78]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[15].Inverter1'... design_1_i/BTI_RO1/inst/CRO[15].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:80]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[15].Inverter0'... design_1_i/BTI_RO1/inst/CRO[15].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:82]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[14].Inverter2'... design_1_i/BTI_RO1/inst/CRO[14].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:86]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[14].Inverter1'... design_1_i/BTI_RO1/inst/CRO[14].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:88]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[14].Inverter0'... design_1_i/BTI_RO1/inst/CRO[14].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:90]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[13].Inverter2'... design_1_i/BTI_RO1/inst/CRO[13].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:94]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[13].Inverter1'... design_1_i/BTI_RO1/inst/CRO[13].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:96]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[13].Inverter0'... design_1_i/BTI_RO1/inst/CRO[13].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:98]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[12].Inverter2'... design_1_i/BTI_RO1/inst/CRO[12].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:102]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[12].Inverter1'... design_1_i/BTI_RO1/inst/CRO[12].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:104]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[12].Inverter0'... design_1_i/BTI_RO1/inst/CRO[12].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:106]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[11].Inverter2'... design_1_i/BTI_RO1/inst/CRO[11].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:110]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[11].Inverter1'... design_1_i/BTI_RO1/inst/CRO[11].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:112]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[11].Inverter0'... design_1_i/BTI_RO1/inst/CRO[11].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:114]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[10].Inverter2'... design_1_i/BTI_RO1/inst/CRO[10].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:118]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[10].Inverter1'... design_1_i/BTI_RO1/inst/CRO[10].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:120]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[10].Inverter0'... design_1_i/BTI_RO1/inst/CRO[10].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:122]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[9].Inverter2'... design_1_i/BTI_RO1/inst/CRO[9].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:126]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[9].Inverter1'... design_1_i/BTI_RO1/inst/CRO[9].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:128]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[9].Inverter0'... design_1_i/BTI_RO1/inst/CRO[9].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:130]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[8].Inverter2'... design_1_i/BTI_RO1/inst/CRO[8].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:134]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[8].Inverter1'... design_1_i/BTI_RO1/inst/CRO[8].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:136]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[8].Inverter0'... design_1_i/BTI_RO1/inst/CRO[8].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:138]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[7].Inverter2'... design_1_i/BTI_RO1/inst/CRO[7].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:142]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[7].Inverter1'... design_1_i/BTI_RO1/inst/CRO[7].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:144]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[7].Inverter0'... design_1_i/BTI_RO1/inst/CRO[7].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:146]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[6].Inverter2'... design_1_i/BTI_RO1/inst/CRO[6].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:150]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[6].Inverter1'... design_1_i/BTI_RO1/inst/CRO[6].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:152]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[6].Inverter0'... design_1_i/BTI_RO1/inst/CRO[6].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:154]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[5].Inverter2'... design_1_i/BTI_RO1/inst/CRO[5].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:158]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[5].Inverter1'... design_1_i/BTI_RO1/inst/CRO[5].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:160]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[5].Inverter0'... design_1_i/BTI_RO1/inst/CRO[5].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:162]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[4].Inverter2'... design_1_i/BTI_RO1/inst/CRO[4].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:166]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[4].Inverter1'... design_1_i/BTI_RO1/inst/CRO[4].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:168]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[4].Inverter0'... design_1_i/BTI_RO1/inst/CRO[4].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:170]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[3].Inverter2'... design_1_i/BTI_RO1/inst/CRO[3].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:174]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[3].Inverter1'... design_1_i/BTI_RO1/inst/CRO[3].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:176]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[3].Inverter0'... design_1_i/BTI_RO1/inst/CRO[3].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:178]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[2].Inverter2'... design_1_i/BTI_RO1/inst/CRO[2].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:182]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[2].Inverter1'... design_1_i/BTI_RO1/inst/CRO[2].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:184]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[2].Inverter0'... design_1_i/BTI_RO1/inst/CRO[2].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:186]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[1].Inverter2'... design_1_i/BTI_RO1/inst/CRO[1].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:190]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[1].Inverter1'... design_1_i/BTI_RO1/inst/CRO[1].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:192]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[1].Inverter0'... design_1_i/BTI_RO1/inst/CRO[1].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:194]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[0].Inverter2'... design_1_i/BTI_RO1/inst/CRO[0].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:198]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[0].Inverter1'... design_1_i/BTI_RO1/inst/CRO[0].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:200]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO1/inst/CRO[0].Inverter0'... design_1_i/BTI_RO1/inst/CRO[0].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC:202]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO1.XDC]
Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC]
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[19].Inverter2'... design_1_i/BTI_RO2/inst/CRO[19].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:68]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[19].Inverter1'... design_1_i/BTI_RO2/inst/CRO[19].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:70]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[19].Inverter0'... design_1_i/BTI_RO2/inst/CRO[19].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:72]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[18].Inverter2'... design_1_i/BTI_RO2/inst/CRO[18].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:76]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[18].Inverter1'... design_1_i/BTI_RO2/inst/CRO[18].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:78]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[18].Inverter0'... design_1_i/BTI_RO2/inst/CRO[18].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:80]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[17].Inverter2'... design_1_i/BTI_RO2/inst/CRO[17].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:84]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[17].Inverter1'... design_1_i/BTI_RO2/inst/CRO[17].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:86]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[17].Inverter0'... design_1_i/BTI_RO2/inst/CRO[17].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:88]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[16].Inverter2'... design_1_i/BTI_RO2/inst/CRO[16].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:92]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[16].Inverter1'... design_1_i/BTI_RO2/inst/CRO[16].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:94]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[16].Inverter0'... design_1_i/BTI_RO2/inst/CRO[16].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:96]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[15].Inverter2'... design_1_i/BTI_RO2/inst/CRO[15].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:100]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[15].Inverter1'... design_1_i/BTI_RO2/inst/CRO[15].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:102]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[15].Inverter0'... design_1_i/BTI_RO2/inst/CRO[15].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:104]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[14].Inverter2'... design_1_i/BTI_RO2/inst/CRO[14].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:108]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[14].Inverter1'... design_1_i/BTI_RO2/inst/CRO[14].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:110]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[14].Inverter0'... design_1_i/BTI_RO2/inst/CRO[14].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:112]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[13].Inverter2'... design_1_i/BTI_RO2/inst/CRO[13].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:116]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[13].Inverter1'... design_1_i/BTI_RO2/inst/CRO[13].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:118]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[13].Inverter0'... design_1_i/BTI_RO2/inst/CRO[13].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:120]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[12].Inverter2'... design_1_i/BTI_RO2/inst/CRO[12].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:124]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[12].Inverter1'... design_1_i/BTI_RO2/inst/CRO[12].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:126]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[12].Inverter0'... design_1_i/BTI_RO2/inst/CRO[12].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:128]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[11].Inverter2'... design_1_i/BTI_RO2/inst/CRO[11].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:132]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[11].Inverter1'... design_1_i/BTI_RO2/inst/CRO[11].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:134]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[11].Inverter0'... design_1_i/BTI_RO2/inst/CRO[11].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:136]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[10].Inverter2'... design_1_i/BTI_RO2/inst/CRO[10].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:140]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[10].Inverter1'... design_1_i/BTI_RO2/inst/CRO[10].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:142]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[10].Inverter0'... design_1_i/BTI_RO2/inst/CRO[10].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:144]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[9].Inverter2'... design_1_i/BTI_RO2/inst/CRO[9].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:148]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[9].Inverter1'... design_1_i/BTI_RO2/inst/CRO[9].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:150]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[9].Inverter0'... design_1_i/BTI_RO2/inst/CRO[9].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:152]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[8].Inverter2'... design_1_i/BTI_RO2/inst/CRO[8].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:156]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[8].Inverter1'... design_1_i/BTI_RO2/inst/CRO[8].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:158]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[8].Inverter0'... design_1_i/BTI_RO2/inst/CRO[8].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:160]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[7].Inverter2'... design_1_i/BTI_RO2/inst/CRO[7].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:164]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[7].Inverter1'... design_1_i/BTI_RO2/inst/CRO[7].Inverter1 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:166]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[7].Inverter0'... design_1_i/BTI_RO2/inst/CRO[7].Inverter0 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:168]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/BTI_RO2/inst/CRO[6].Inverter2'... design_1_i/BTI_RO2/inst/CRO[6].Inverter2 is not a leaf level instance [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:172]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
INFO: [Common 17-14] Message 'Vivado 12-2285' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC:172]
Finished Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/FromArash/BTI_RO2.XDC]
Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/new/constraints_5x3_ROs.xdc]
Finished Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/imports/new/constraints_5x3_ROs.xdc]
Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/new/HCI.xdc]
Finished Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/new/HCI.xdc]
Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/new/fixcells.xdc]
Finished Parsing XDC File [C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/constrs_8/new/fixcells.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1583.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 165 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 165 instances

44 Infos, 210 Warnings, 200 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:04:09 ; elapsed = 00:06:03 . Memory (MB): peak = 1583.891 ; gain = 571.090
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1583.891 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 152296b74

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1599.891 ; gain = 16.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 20 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 239990844

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1788.523 ; gain = 0.176
INFO: [Opt 31-389] Phase Retarget created 125 cells and removed 294 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 273cc8ad7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1788.523 ; gain = 0.176
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 8077 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 140e374d8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1788.523 ; gain = 0.176
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 273 cells
INFO: [Opt 31-1021] In phase Sweep, 16442 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 140e374d8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1788.523 ; gain = 0.176
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 205 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 140e374d8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1788.523 ; gain = 0.176
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 140e374d8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1788.523 ; gain = 0.176
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 246 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             125  |             294  |                                              2  |
|  Constant propagation         |               1  |              16  |                                           8077  |
|  Sweep                        |               0  |             273  |                                          16442  |
|  BUFG optimization            |               0  |               0  |                                            205  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            246  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1788.523 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1288a8ed4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1788.523 ; gain = 0.176

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1288a8ed4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1788.523 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1288a8ed4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1788.523 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1788.523 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1288a8ed4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1788.523 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 210 Warnings, 200 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1788.523 ; gain = 204.633
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1788.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1788.523 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.391 ; gain = 62.867
Command: read_checkpoint -auto_incremental -incremental C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.srcs/utils_1/imports/impl_1/design_1_wrapper_routed.dcp
INFO: [Vivado 12-9147] Incremental flow is being run with directive 'RuntimeOptimized'. This will override place_design, post-place phys_opt_design and route_design directives being called in high reuse mode.

Starting Incremental read checkpoint Task

Phase 1 Process Reference Checkpoint Netlist
INFO: [Netlist 29-17] Analyzing 1724 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1851.414 ; gain = 0.023
WARNING: [Project 1-1170] Cell Matching (17.33 %) & Net Matching (20.25 %) is less than the threshold values (94.00 %, 90.00 % respectively) needed to run Incremental flow.
INFO: [Project 1-1172] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Impl.RejectBehavior Terminate}

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1851.414 ; gain = 0.023
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[0].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[0].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[1].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[1].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[2].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[2].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[3].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[3].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[3].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[4].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[4].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[4].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[0].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[0].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[0].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[0].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__18.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[10].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[10].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[10].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[10].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[11].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[11].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[11].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[11].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[12].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[12].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[12].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[12].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[13].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[13].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[13].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[13].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[14].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[14].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[14].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[14].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[15].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[15].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[15].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[15].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[16].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[16].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[16].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[16].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[17].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[17].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[17].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[17].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[18].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[18].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[18].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[18].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[19].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[19].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[19].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[19].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[1].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[1].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[1].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[1].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__17.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[2].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[2].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[2].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[2].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__16.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[3].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[3].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[3].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[3].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__15.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[4].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[4].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[4].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[4].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__14.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[5].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[5].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[5].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[5].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__13.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[6].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[6].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[6].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[6].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__12.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[7].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[7].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[7].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[7].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__11.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[8].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[8].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[8].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[8].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__10.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[9].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[9].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[9].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[9].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__9.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[0].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[0].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[0].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[0].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__18.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[10].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[10].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[10].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[10].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[11].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[11].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[11].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[11].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[12].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[12].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[12].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[12].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[13].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[13].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[13].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[13].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[14].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[14].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[14].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[14].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[15].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[15].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[15].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[15].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[16].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[16].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[16].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[16].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[17].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[17].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[17].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[17].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[18].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[18].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[18].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[18].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[19].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[19].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[19].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[19].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[1].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[1].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[1].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[1].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__17.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[2].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[2].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[2].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[2].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__16.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[3].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[3].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[3].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[3].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__15.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[4].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[4].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[4].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[4].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__14.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[5].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[5].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[5].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[5].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__13.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[6].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[6].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[6].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[6].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__12.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[7].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[7].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[7].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[7].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__11.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[8].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[8].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[8].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[8].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__10.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[9].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[9].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[9].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[9].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__9.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[0].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[1].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[2].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[3].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[3].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[3].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[3].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[3].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[4].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[4].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[4].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[4].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[4].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20, and design_1_i/HCI_0/inst/mux_out_inst__18.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[10].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[10].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[10].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[10].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[10].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10, and design_1_i/HCI_0/inst/mux_out_inst__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[11].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[11].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[11].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[11].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[11].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9, and design_1_i/HCI_0/inst/mux_out_inst__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[12].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[12].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[12].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[12].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[12].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8, and design_1_i/HCI_0/inst/mux_out_inst__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[13].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[13].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[13].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[13].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[13].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7, and design_1_i/HCI_0/inst/mux_out_inst__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[14].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[14].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[14].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[14].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[14].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6, and design_1_i/HCI_0/inst/mux_out_inst__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[15].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[15].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[15].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[15].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[15].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5, and design_1_i/HCI_0/inst/mux_out_inst__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[16].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[16].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[16].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[16].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[16].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4, and design_1_i/HCI_0/inst/mux_out_inst__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[17].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[17].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[17].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[17].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[17].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3, and design_1_i/HCI_0/inst/mux_out_inst__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[18].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[18].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[18].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[18].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[18].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2, and design_1_i/HCI_0/inst/mux_out_inst__0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[19].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[19].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[19].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[19].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[19].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1, and design_1_i/HCI_0/inst/mux_out_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[1].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[1].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19, and design_1_i/HCI_0/inst/mux_out_inst__17.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[2].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[2].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18, and design_1_i/HCI_0/inst/mux_out_inst__16.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[3].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[3].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[3].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[3].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[3].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17, and design_1_i/HCI_0/inst/mux_out_inst__15.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[4].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[4].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[4].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[4].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[4].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16, and design_1_i/HCI_0/inst/mux_out_inst__14.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[5].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[5].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[5].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[5].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[5].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15, and design_1_i/HCI_0/inst/mux_out_inst__13.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[6].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[6].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[6].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[6].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[6].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14, and design_1_i/HCI_0/inst/mux_out_inst__12.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[7].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[7].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[7].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[7].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[7].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13, and design_1_i/HCI_0/inst/mux_out_inst__11.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[8].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[8].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[8].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[8].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[8].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12, and design_1_i/HCI_0/inst/mux_out_inst__10.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[9].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[9].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[9].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[9].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[9].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11, and design_1_i/HCI_0/inst/mux_out_inst__9.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20, and design_1_i/HCI_1/inst/mux_out_inst__18.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[10].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[10].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[10].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[10].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[10].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10, and design_1_i/HCI_1/inst/mux_out_inst__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[11].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[11].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[11].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[11].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[11].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9, and design_1_i/HCI_1/inst/mux_out_inst__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[12].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[12].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[12].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[12].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[12].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8, and design_1_i/HCI_1/inst/mux_out_inst__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[13].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[13].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[13].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[13].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[13].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7, and design_1_i/HCI_1/inst/mux_out_inst__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[14].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[14].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[14].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[14].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[14].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6, and design_1_i/HCI_1/inst/mux_out_inst__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[15].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[15].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[15].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[15].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[15].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5, and design_1_i/HCI_1/inst/mux_out_inst__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[16].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[16].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[16].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[16].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[16].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4, and design_1_i/HCI_1/inst/mux_out_inst__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[17].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[17].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[17].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[17].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[17].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3, and design_1_i/HCI_1/inst/mux_out_inst__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[18].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[18].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[18].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[18].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[18].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2, and design_1_i/HCI_1/inst/mux_out_inst__0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[19].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[19].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[19].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[19].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[19].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1, and design_1_i/HCI_1/inst/mux_out_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[1].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[1].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19, and design_1_i/HCI_1/inst/mux_out_inst__17.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[2].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[2].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18, and design_1_i/HCI_1/inst/mux_out_inst__16.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[3].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[3].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[3].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[3].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[3].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17, and design_1_i/HCI_1/inst/mux_out_inst__15.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[4].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[4].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[4].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[4].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[4].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16, and design_1_i/HCI_1/inst/mux_out_inst__14.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[5].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[5].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[5].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[5].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[5].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15, and design_1_i/HCI_1/inst/mux_out_inst__13.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[6].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[6].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[6].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[6].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[6].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14, and design_1_i/HCI_1/inst/mux_out_inst__12.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[7].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[7].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[7].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[7].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[7].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13, and design_1_i/HCI_1/inst/mux_out_inst__11.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[8].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[8].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[8].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[8].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[8].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12, and design_1_i/HCI_1/inst/mux_out_inst__10.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[9].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[9].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[9].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[9].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[9].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11, and design_1_i/HCI_1/inst/mux_out_inst__9.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20, and design_1_i/HCI_2/inst/mux_out_inst__18.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10, and design_1_i/HCI_2/inst/mux_out_inst__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9, and design_1_i/HCI_2/inst/mux_out_inst__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[12].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[12].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[12].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[12].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[12].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8, and design_1_i/HCI_2/inst/mux_out_inst__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7, and design_1_i/HCI_2/inst/mux_out_inst__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6, and design_1_i/HCI_2/inst/mux_out_inst__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5, and design_1_i/HCI_2/inst/mux_out_inst__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[16].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[16].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[16].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[16].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[16].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4, and design_1_i/HCI_2/inst/mux_out_inst__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3, and design_1_i/HCI_2/inst/mux_out_inst__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2, and design_1_i/HCI_2/inst/mux_out_inst__0.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 205 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1871.258 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9d5e4125

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.968 . Memory (MB): peak = 1871.258 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1871.258 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__12' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[209] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[201] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__13' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[5].freq_count_reg[165] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__8' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__15' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[118] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[117] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__10' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[277] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[269] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__16' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[77] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[2].freq_count_reg[78] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__0' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[600] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__17' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__3' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__4' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[449] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__11' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[235] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[239] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[7].freq_count_reg[241] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[12].freq_count_reg[410] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__7' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__9' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[562] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__2' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[524] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[16].freq_count_reg[540] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__18' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[19] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO1/inst/w_inst__14' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[153] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[159] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131] {FDRE}
	design_1_i/BTI_RO1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__0' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[581] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[576] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__3' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[495] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[497] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[498] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__4' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[455] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[456] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[14].freq_count_reg[454] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__17' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__14' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[159] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__16' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[83] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[442] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[13].freq_count_reg[431] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[390] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[393] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[415] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__13' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__10' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[257] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[267] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[258] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[8].freq_count_reg[261] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__2' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[514] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[515] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__7' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[373] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[359] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__9' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[289] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[9].freq_count_reg[298] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__15' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[121] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[621] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[622] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[623] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[610] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__11' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[230] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__12' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[194] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[546] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__8' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/BTI_RO2/inst/w_inst__18' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[2] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15] {FDRE}
	design_1_i/BTI_RO2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[25] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[25] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO2_BTI1/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135] {FDRE}
	design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128] {FDRE}
	design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134] {FDRE}
	design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[155] {FDRE}
	design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[49] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[49] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[43] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[94] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[94] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO2_BTI1/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135] {FDRE}
	design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128] {FDRE}
	design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134] {FDRE}
	design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[155] {FDRE}
	design_1_i/RO2_BTI1/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[83] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[94] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[83] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[94] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[147] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[139] {FDRE}
	design_1_i/RO3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[22] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[137] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140] {FDRE}
	design_1_i/RO4/inst/frequency_counter_instance/genblk1[4].freq_count_reg[142] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[81] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[219] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[220] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[217] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[218] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[221] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[219] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[220] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[217] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[218] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[221] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[153] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[155] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[153] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[155] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[127] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[97] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[3].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[115] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[127] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[3].freq_count_reg[97] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[70] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[81] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[86] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[167] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[287] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[286] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[279] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[8].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[287] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[286] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[279] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[290] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[229] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[234] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[231] {FDRE}
	design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[233] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[17] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[11].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[373] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[11].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[373] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[385] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[394] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[566] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[14].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[452] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[448] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[450] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[451] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[14].freq_count_reg[453] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[483] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[486] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[487] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[566] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[555] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[532] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[529] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[534] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[16].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[512] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[532] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[529] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[16].freq_count_reg[534] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[577] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[579] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[578] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[580] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[582] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[4].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT6' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[91] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[89] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[83] {FDRE}
	design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84] {FDRE}
INFO: [Common 17-14] Message 'Place 30-568' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
PBlocks: HCI & pblock_2
overlap for the following site types:
    SLICE
    RAMB18
    RAMB36
Site Ranges for PBlock: HCI
RAMB36_X2Y20:RAMB36_X5Y25
RAMB18_X2Y40:RAMB18_X5Y51
DSP48_X2Y40:DSP48_X4Y51
SLICE_X80Y100:SLICE_X113Y129
SLICE_X26Y100:SLICE_X67Y129
Site Ranges for PBlock: pblock_2
RAMB36_X3Y23:RAMB36_X3Y28
RAMB18_X3Y46:RAMB18_X3Y57
SLICE_X38Y113:SLICE_X67Y148


Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9d5e4125

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1914.551 ; gain = 43.293

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 100e66021

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1943.789 ; gain = 72.531

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 100e66021

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1943.789 ; gain = 72.531
Phase 1 Placer Initialization | Checksum: 100e66021

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1943.789 ; gain = 72.531

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f5b6c5a3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1943.789 ; gain = 72.531

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 24 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 8 existing cells and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1943.789 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1943.789 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1c784a774

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 1943.789 ; gain = 72.531
Phase 2.2 Global Placement Core | Checksum: 130d71915

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 1943.789 ; gain = 72.531
Phase 2 Global Placement | Checksum: 130d71915

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1943.789 ; gain = 72.531

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f04fa3de

Time (s): cpu = 00:00:46 ; elapsed = 00:00:35 . Memory (MB): peak = 1943.789 ; gain = 72.531

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 103529bb9

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 1943.789 ; gain = 72.531

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b285cf82

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 1943.789 ; gain = 72.531

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10a96616a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 1943.789 ; gain = 72.531

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14ac950e1

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 1943.789 ; gain = 72.531

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b8c2be4f

Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 1943.789 ; gain = 72.531

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 10bf1a426

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 1943.789 ; gain = 72.531
Phase 3 Detail Placement | Checksum: 10bf1a426

Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 1943.789 ; gain = 72.531

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a5d8802e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.553 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 219c7cd1d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1954.957 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 19e9e3fbc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1954.957 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a5d8802e

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 1954.957 ; gain = 83.699
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.553. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1cd088291

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 1954.957 ; gain = 83.699
Phase 4.1 Post Commit Optimization | Checksum: 1cd088291

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 1954.957 ; gain = 83.699

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cd088291

Time (s): cpu = 00:01:12 ; elapsed = 00:00:55 . Memory (MB): peak = 1954.957 ; gain = 83.699

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cd088291

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1954.957 ; gain = 83.699

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1954.957 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 112344ad0

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1954.957 ; gain = 83.699
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 112344ad0

Time (s): cpu = 00:01:13 ; elapsed = 00:00:56 . Memory (MB): peak = 1954.957 ; gain = 83.699
Ending Placer Task | Checksum: 589dba4c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1954.957 ; gain = 83.699
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 412 Warnings, 200 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 1954.957 ; gain = 103.543
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1954.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1954.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.253 . Memory (MB): peak = 1954.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1954.957 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 412 Warnings, 200 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1954.957 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1972.910 ; gain = 17.953
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1972.910 ; gain = 17.953
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[0].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[0].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[1].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[1].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[2].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[2].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[3].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[3].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[3].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO4/inst/RO[4].notGate[0].Inverter/LUT6_inst, design_1_i/RO4/inst/RO[4].notGate[1].Inverter/LUT6_inst, and design_1_i/RO4/inst/RO[4].notGate[2].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[0].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[0].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[0].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[0].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__18.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[10].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[10].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[10].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[10].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[11].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[11].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[11].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[11].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[12].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[12].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[12].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[12].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[13].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[13].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[13].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[13].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[14].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[14].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[14].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[14].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[15].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[15].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[15].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[15].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[16].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[16].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[16].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[16].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[17].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[17].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[17].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[17].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[18].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[18].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[18].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[18].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[19].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[19].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[19].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[19].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[1].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[1].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[1].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[1].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__17.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[2].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[2].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[2].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[2].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__16.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[3].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[3].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[3].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[3].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__15.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[4].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[4].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[4].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[4].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__14.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[5].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[5].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[5].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[5].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__13.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[6].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[6].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[6].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[6].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__12.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[7].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[7].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[7].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[7].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__11.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[8].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[8].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[8].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[8].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__10.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO1/inst/CRO[9].AND/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[9].Inverter0/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[9].Inverter1/LUT6_inst, design_1_i/BTI_RO1/inst/CRO[9].Inverter2/LUT6_inst, and design_1_i/BTI_RO1/inst/w_inst__9.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[0].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[0].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[0].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[0].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__18.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[10].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[10].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[10].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[10].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[11].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[11].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[11].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[11].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[12].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[12].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[12].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[12].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[13].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[13].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[13].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[13].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[14].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[14].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[14].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[14].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[15].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[15].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[15].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[15].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[16].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[16].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[16].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[16].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[17].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[17].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[17].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[17].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[18].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[18].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[18].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[18].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[19].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[19].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[19].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[19].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[1].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[1].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[1].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[1].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__17.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[2].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[2].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[2].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[2].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__16.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[3].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[3].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[3].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[3].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__15.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[4].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[4].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[4].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[4].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__14.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[5].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[5].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[5].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[5].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__13.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[6].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[6].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[6].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[6].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__12.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[7].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[7].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[7].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[7].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__11.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[8].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[8].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[8].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[8].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__10.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/BTI_RO2/inst/CRO[9].Inverter0/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[9].Inverter1/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[9].Inverter2/LUT6_inst, design_1_i/BTI_RO2/inst/CRO[9].NAND/LUT6_inst, and design_1_i/BTI_RO2/inst/w_inst__9.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[0].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[0].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[1].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[1].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[2].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[2].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[3].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[3].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[3].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[3].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[3].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6, design_1_i/RO3/inst/RO[4].notGate[0].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[4].notGate[1].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[4].notGate[2].Inverter/LUT6_inst, design_1_i/RO3/inst/RO[4].notGate[3].Inverter/LUT6_inst, and design_1_i/RO3/inst/RO[4].notGate[4].Inverter/LUT6_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[0].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20, and design_1_i/HCI_0/inst/mux_out_inst__18.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[10].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[10].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[10].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[10].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[10].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[10].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10, and design_1_i/HCI_0/inst/mux_out_inst__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[11].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[11].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[11].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[11].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[11].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[11].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9, and design_1_i/HCI_0/inst/mux_out_inst__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[12].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[12].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[12].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[12].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[12].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[12].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8, and design_1_i/HCI_0/inst/mux_out_inst__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[13].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[13].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[13].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[13].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[13].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[13].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7, and design_1_i/HCI_0/inst/mux_out_inst__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[14].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[14].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[14].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[14].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[14].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[14].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6, and design_1_i/HCI_0/inst/mux_out_inst__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[15].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[15].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[15].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[15].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[15].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[15].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5, and design_1_i/HCI_0/inst/mux_out_inst__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[16].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[16].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[16].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[16].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[16].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[16].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4, and design_1_i/HCI_0/inst/mux_out_inst__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[17].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[17].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[17].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[17].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[17].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[17].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3, and design_1_i/HCI_0/inst/mux_out_inst__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[18].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[18].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[18].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[18].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[18].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[18].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2, and design_1_i/HCI_0/inst/mux_out_inst__0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[19].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[19].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[19].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[19].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[19].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[19].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1, and design_1_i/HCI_0/inst/mux_out_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[1].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[1].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[1].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19, and design_1_i/HCI_0/inst/mux_out_inst__17.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[2].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[2].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[2].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18, and design_1_i/HCI_0/inst/mux_out_inst__16.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[3].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[3].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[3].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[3].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[3].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[3].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17, and design_1_i/HCI_0/inst/mux_out_inst__15.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[4].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[4].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[4].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[4].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[4].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[4].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16, and design_1_i/HCI_0/inst/mux_out_inst__14.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[5].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[5].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[5].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[5].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[5].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[5].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15, and design_1_i/HCI_0/inst/mux_out_inst__13.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[6].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[6].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[6].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[6].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[6].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[6].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14, and design_1_i/HCI_0/inst/mux_out_inst__12.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[7].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[7].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[7].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[7].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[7].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[7].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13, and design_1_i/HCI_0/inst/mux_out_inst__11.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[8].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[8].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[8].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[8].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[8].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[8].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12, and design_1_i/HCI_0/inst/mux_out_inst__10.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_0/inst/RO[9].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_0/inst/RO[9].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[9].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[9].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[9].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_0/inst/RO[9].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11, and design_1_i/HCI_0/inst/mux_out_inst__9.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[0].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20, and design_1_i/HCI_1/inst/mux_out_inst__18.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[10].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[10].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[10].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[10].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[10].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[10].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10, and design_1_i/HCI_1/inst/mux_out_inst__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[11].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[11].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[11].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[11].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[11].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[11].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9, and design_1_i/HCI_1/inst/mux_out_inst__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[12].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[12].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[12].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[12].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[12].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[12].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8, and design_1_i/HCI_1/inst/mux_out_inst__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[13].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[13].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[13].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[13].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[13].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[13].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7, and design_1_i/HCI_1/inst/mux_out_inst__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[14].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[14].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[14].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[14].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[14].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[14].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6, and design_1_i/HCI_1/inst/mux_out_inst__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[15].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[15].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[15].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[15].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[15].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[15].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5, and design_1_i/HCI_1/inst/mux_out_inst__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[16].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[16].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[16].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[16].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[16].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[16].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4, and design_1_i/HCI_1/inst/mux_out_inst__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[17].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[17].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[17].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[17].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[17].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[17].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3, and design_1_i/HCI_1/inst/mux_out_inst__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[18].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[18].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[18].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[18].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[18].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[18].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2, and design_1_i/HCI_1/inst/mux_out_inst__0.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[19].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[19].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[19].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[19].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[19].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[19].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1, and design_1_i/HCI_1/inst/mux_out_inst.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[1].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[1].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[1].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[1].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[1].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[1].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19, and design_1_i/HCI_1/inst/mux_out_inst__17.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[2].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[2].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[2].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[2].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[2].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[2].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18, and design_1_i/HCI_1/inst/mux_out_inst__16.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[3].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[3].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[3].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[3].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[3].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[3].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17, and design_1_i/HCI_1/inst/mux_out_inst__15.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[4].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[4].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[4].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[4].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[4].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[4].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16, and design_1_i/HCI_1/inst/mux_out_inst__14.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[5].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[5].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[5].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[5].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[5].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[5].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15, and design_1_i/HCI_1/inst/mux_out_inst__13.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[6].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[6].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[6].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[6].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[6].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[6].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14, and design_1_i/HCI_1/inst/mux_out_inst__12.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[7].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[7].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[7].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[7].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[7].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[7].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13, and design_1_i/HCI_1/inst/mux_out_inst__11.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[8].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[8].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[8].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[8].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[8].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[8].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12, and design_1_i/HCI_1/inst/mux_out_inst__10.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_1/inst/RO[9].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_1/inst/RO[9].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[9].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[9].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[9].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_1/inst/RO[9].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11, and design_1_i/HCI_1/inst/mux_out_inst__9.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[0].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[0].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[0].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[0].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[0].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[0].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20, and design_1_i/HCI_2/inst/mux_out_inst__18.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10, and design_1_i/HCI_2/inst/mux_out_inst__8.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9, and design_1_i/HCI_2/inst/mux_out_inst__7.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[12].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[12].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[12].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[12].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[12].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[12].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8, and design_1_i/HCI_2/inst/mux_out_inst__6.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[13].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[13].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[13].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[13].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[13].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[13].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7, and design_1_i/HCI_2/inst/mux_out_inst__5.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[14].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[14].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[14].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[14].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[14].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[14].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6, and design_1_i/HCI_2/inst/mux_out_inst__4.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5, and design_1_i/HCI_2/inst/mux_out_inst__3.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[16].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[16].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[16].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[16].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[16].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[16].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4, and design_1_i/HCI_2/inst/mux_out_inst__2.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3, and design_1_i/HCI_2/inst/mux_out_inst__1.
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 8 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT6, design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst, design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst, design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2, and design_1_i/HCI_2/inst/mux_out_inst__0.
INFO: [Common 17-14] Message 'DRC LUTLP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 205 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 173d00c0 ConstDB: 0 ShapeSum: 4160b98c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a4dbd5e1

Time (s): cpu = 00:02:26 ; elapsed = 00:01:21 . Memory (MB): peak = 2049.152 ; gain = 68.629
Post Restoration Checksum: NetGraph: 9927778c NumContArr: bb45e55 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a4dbd5e1

Time (s): cpu = 00:02:27 ; elapsed = 00:01:22 . Memory (MB): peak = 2049.152 ; gain = 68.629

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a4dbd5e1

Time (s): cpu = 00:02:28 ; elapsed = 00:01:23 . Memory (MB): peak = 2053.867 ; gain = 73.344

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a4dbd5e1

Time (s): cpu = 00:02:28 ; elapsed = 00:01:23 . Memory (MB): peak = 2053.867 ; gain = 73.344

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10a42b82e

Time (s): cpu = 00:03:14 ; elapsed = 00:01:57 . Memory (MB): peak = 2076.898 ; gain = 96.375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.604  | TNS=0.000  | WHS=-3.809 | THS=-6615.895|

Phase 2 Router Initialization | Checksum: 11550a6b9

Time (s): cpu = 00:03:29 ; elapsed = 00:02:05 . Memory (MB): peak = 2078.535 ; gain = 98.012

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.89634 %
  Global Horizontal Routing Utilization  = 0.856575 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30613
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 30374
  Number of Partially Routed Nets     = 239
  Number of Node Overlaps             = 1417


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12c4ddb2d

Time (s): cpu = 00:03:54 ; elapsed = 00:02:24 . Memory (MB): peak = 2090.641 ; gain = 110.117
INFO: [Route 35-580] Design has 296 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]/R|
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[505]/R|
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[506]/R|
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[507]/R|
|               clk_fpga_0 |clk70_200MHz_design_1_clk_wiz_0_2 |                        design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493]/R|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1873
 Number of Nodes with overlaps = 393
 Number of Nodes with overlaps = 283
 Number of Nodes with overlaps = 227
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.395  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14cd3b0f4

Time (s): cpu = 00:10:34 ; elapsed = 00:06:46 . Memory (MB): peak = 2107.898 ; gain = 127.375
Phase 4 Rip-up And Reroute | Checksum: 14cd3b0f4

Time (s): cpu = 00:10:34 ; elapsed = 00:06:46 . Memory (MB): peak = 2107.898 ; gain = 127.375

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 174b6159c

Time (s): cpu = 00:10:38 ; elapsed = 00:06:49 . Memory (MB): peak = 2107.898 ; gain = 127.375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.418  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 174b6159c

Time (s): cpu = 00:10:38 ; elapsed = 00:06:49 . Memory (MB): peak = 2107.898 ; gain = 127.375

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 174b6159c

Time (s): cpu = 00:10:38 ; elapsed = 00:06:49 . Memory (MB): peak = 2107.898 ; gain = 127.375
Phase 5 Delay and Skew Optimization | Checksum: 174b6159c

Time (s): cpu = 00:10:38 ; elapsed = 00:06:49 . Memory (MB): peak = 2107.898 ; gain = 127.375

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c5076c55

Time (s): cpu = 00:10:44 ; elapsed = 00:06:53 . Memory (MB): peak = 2107.898 ; gain = 127.375
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.418  | TNS=0.000  | WHS=-3.067 | THS=-1075.731|

Phase 6.1 Hold Fix Iter | Checksum: 158fc98aa

Time (s): cpu = 00:11:04 ; elapsed = 00:07:11 . Memory (MB): peak = 2107.898 ; gain = 127.375
Phase 6 Post Hold Fix | Checksum: 1b86388b8

Time (s): cpu = 00:11:04 ; elapsed = 00:07:11 . Memory (MB): peak = 2107.898 ; gain = 127.375

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.32288 %
  Global Horizontal Routing Utilization  = 7.68002 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e310b33f

Time (s): cpu = 00:11:05 ; elapsed = 00:07:11 . Memory (MB): peak = 2107.898 ; gain = 127.375

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e310b33f

Time (s): cpu = 00:11:05 ; elapsed = 00:07:11 . Memory (MB): peak = 2107.898 ; gain = 127.375

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ac234fb9

Time (s): cpu = 00:11:12 ; elapsed = 00:07:20 . Memory (MB): peak = 2107.898 ; gain = 127.375

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 155e53e73

Time (s): cpu = 00:11:16 ; elapsed = 00:07:23 . Memory (MB): peak = 2107.898 ; gain = 127.375
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.964 | TNS=-898.187| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 155e53e73

Time (s): cpu = 00:11:17 ; elapsed = 00:07:23 . Memory (MB): peak = 2107.898 ; gain = 127.375
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:11:17 ; elapsed = 00:07:23 . Memory (MB): peak = 2107.898 ; gain = 127.375

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 513 Warnings, 200 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:27 ; elapsed = 00:07:29 . Memory (MB): peak = 2107.898 ; gain = 134.988
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2107.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2107.898 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2144.336 ; gain = 36.438
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Jarvis/Documents/Xilinx/Latest3_post250_WoHeater/Latest3_post250_WoHeater.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 2189.582 ; gain = 45.246
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
144 Infos, 513 Warnings, 200 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2206.664 ; gain = 17.082
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun May 30 23:07:17 2021...
