

================================================================
== Vivado HLS Report for 'assignment_4_ap'
================================================================
* Date:           Sun May  4 12:56:41 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        assignment_4_ap
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.306 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      253|      253| 2.530 us | 2.530 us |  253|  253|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      252|      252|        21|          -|          -|    12|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %array_a_cpp_V), !map !36"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %array_b_cpp_V), !map !42"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %add_V), !map !46"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %sub_V), !map !50"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %mul_V), !map !54"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %div_V), !map !58"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([12 x i16]* %mod_V), !map !62"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @assignment_4_ap_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.73ns)   --->   "br label %1" [assignment_4_2.cpp:9]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 0.80>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 32 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.72ns)   --->   "%icmp_ln9 = icmp eq i4 %i_0, -4" [assignment_4_2.cpp:9]   --->   Operation 33 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.80ns)   --->   "%i = add i4 %i_0, 1" [assignment_4_2.cpp:9]   --->   Operation 35 'add' 'i' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %2" [assignment_4_2.cpp:9]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i4 %i_0 to i64" [assignment_4_2.cpp:11]   --->   Operation 37 'zext' 'zext_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%array_a_cpp_V_addr = getelementptr [12 x i16]* %array_a_cpp_V, i64 0, i64 %zext_ln11" [assignment_4_2.cpp:11]   --->   Operation 38 'getelementptr' 'array_a_cpp_V_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.73ns)   --->   "%array_a_cpp_V_load = load i16* %array_a_cpp_V_addr, align 2" [assignment_4_2.cpp:11]   --->   Operation 39 'load' 'array_a_cpp_V_load' <Predicate = (!icmp_ln9)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%array_b_cpp_V_addr = getelementptr [12 x i16]* %array_b_cpp_V, i64 0, i64 %zext_ln11" [assignment_4_2.cpp:11]   --->   Operation 40 'getelementptr' 'array_b_cpp_V_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.73ns)   --->   "%array_b_cpp_V_load = load i16* %array_b_cpp_V_addr, align 2" [assignment_4_2.cpp:11]   --->   Operation 41 'load' 'array_b_cpp_V_load' <Predicate = (!icmp_ln9)> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [assignment_4_2.cpp:17]   --->   Operation 42 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 43 [1/2] (0.73ns)   --->   "%array_a_cpp_V_load = load i16* %array_a_cpp_V_addr, align 2" [assignment_4_2.cpp:11]   --->   Operation 43 'load' 'array_a_cpp_V_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_3 : Operation 44 [1/2] (0.73ns)   --->   "%array_b_cpp_V_load = load i16* %array_b_cpp_V_addr, align 2" [assignment_4_2.cpp:11]   --->   Operation 44 'load' 'array_b_cpp_V_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_3 : Operation 45 [1/1] (1.12ns)   --->   "%add_ln68 = add i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:11]   --->   Operation 45 'add' 'add_ln68' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%add_V_addr = getelementptr [12 x i16]* %add_V, i64 0, i64 %zext_ln11" [assignment_4_2.cpp:11]   --->   Operation 46 'getelementptr' 'add_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.73ns)   --->   "store i16 %add_ln68, i16* %add_V_addr, align 2" [assignment_4_2.cpp:11]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_3 : Operation 48 [1/1] (1.12ns)   --->   "%sub_ln68 = sub i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:12]   --->   Operation 48 'sub' 'sub_ln68' <Predicate = true> <Delay = 1.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sub_V_addr = getelementptr [12 x i16]* %sub_V, i64 0, i64 %zext_ln11" [assignment_4_2.cpp:12]   --->   Operation 49 'getelementptr' 'sub_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.73ns)   --->   "store i16 %sub_ln68, i16* %sub_V_addr, align 2" [assignment_4_2.cpp:12]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_3 : Operation 51 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln68 = mul i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:13]   --->   Operation 51 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%mul_V_addr = getelementptr [12 x i16]* %mul_V, i64 0, i64 %zext_ln11" [assignment_4_2.cpp:13]   --->   Operation 52 'getelementptr' 'mul_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.73ns)   --->   "store i16 %mul_ln68, i16* %mul_V_addr, align 2" [assignment_4_2.cpp:13]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_3 : Operation 54 [20/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 54 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [20/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 55 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.30>
ST_4 : Operation 56 [19/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 56 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [19/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 57 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.30>
ST_5 : Operation 58 [18/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 58 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [18/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 59 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.30>
ST_6 : Operation 60 [17/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 60 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [17/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 61 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.30>
ST_7 : Operation 62 [16/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 62 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [16/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 63 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.30>
ST_8 : Operation 64 [15/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 64 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [15/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 65 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.30>
ST_9 : Operation 66 [14/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 66 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [14/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 67 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.30>
ST_10 : Operation 68 [13/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 68 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [13/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 69 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.30>
ST_11 : Operation 70 [12/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 70 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [12/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 71 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.30>
ST_12 : Operation 72 [11/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 72 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [11/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 73 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.30>
ST_13 : Operation 74 [10/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 74 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [10/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 75 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.30>
ST_14 : Operation 76 [9/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 76 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [9/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 77 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.30>
ST_15 : Operation 78 [8/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 78 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 79 [8/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 79 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.30>
ST_16 : Operation 80 [7/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 80 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 81 [7/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 81 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.30>
ST_17 : Operation 82 [6/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 82 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 83 [6/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 83 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.30>
ST_18 : Operation 84 [5/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 84 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 85 [5/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 85 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.30>
ST_19 : Operation 86 [4/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 86 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 87 [4/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 87 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.30>
ST_20 : Operation 88 [3/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 88 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 89 [3/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 89 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.30>
ST_21 : Operation 90 [2/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 90 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 91 [2/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 91 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.03>
ST_22 : Operation 92 [1/20] (1.30ns)   --->   "%sdiv_ln1371 = sdiv i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:14]   --->   Operation 92 'sdiv' 'sdiv_ln1371' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%div_V_addr = getelementptr [12 x i16]* %div_V, i64 0, i64 %zext_ln11" [assignment_4_2.cpp:14]   --->   Operation 93 'getelementptr' 'div_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (0.73ns)   --->   "store i16 %sdiv_ln1371, i16* %div_V_addr, align 2" [assignment_4_2.cpp:14]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_22 : Operation 95 [1/20] (1.30ns)   --->   "%ret_V = srem i16 %array_a_cpp_V_load, %array_b_cpp_V_load" [assignment_4_2.cpp:15]   --->   Operation 95 'srem' 'ret_V' <Predicate = true> <Delay = 1.30> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 19> <II = 16> <Delay = 1.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%mod_V_addr = getelementptr [12 x i16]* %mod_V, i64 0, i64 %zext_ln11" [assignment_4_2.cpp:15]   --->   Operation 96 'getelementptr' 'mod_V_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.73ns)   --->   "store i16 %ret_V, i16* %mod_V_addr, align 2" [assignment_4_2.cpp:15]   --->   Operation 97 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_22 : Operation 98 [1/1] (0.00ns)   --->   "br label %1" [assignment_4_2.cpp:9]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.736ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', assignment_4_2.cpp:9) [18]  (0.736 ns)

 <State 2>: 0.809ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assignment_4_2.cpp:9) [18]  (0 ns)
	'add' operation ('i', assignment_4_2.cpp:9) [21]  (0.809 ns)

 <State 3>: 4.31ns
The critical path consists of the following:
	'load' operation ('array_a_cpp_V_load', assignment_4_2.cpp:11) on array 'array_a_cpp_V' [26]  (0.73 ns)
	'mul' operation of DSP[35] ('mul_ln68', assignment_4_2.cpp:13) [35]  (2.85 ns)
	'store' operation ('store_ln13', assignment_4_2.cpp:13) of variable 'mul_ln68', assignment_4_2.cpp:13 on array 'mul_V' [37]  (0.73 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 5>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 6>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 8>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 9>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 10>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 11>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 12>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 13>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 14>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 15>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 16>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 17>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 18>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 19>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 20>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 21>: 1.3ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)

 <State 22>: 2.03ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1371', assignment_4_2.cpp:14) [38]  (1.3 ns)
	'store' operation ('store_ln14', assignment_4_2.cpp:14) of variable 'sdiv_ln1371', assignment_4_2.cpp:14 on array 'div_V' [40]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
