$date
	Sat Dec 27 13:08:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module piso_tb $end
$var wire 1 ! serial_out $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 4 $ parallel_in [3:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 4 & parallel_in [3:0] $end
$var wire 1 % rst $end
$var reg 1 ! serial_out $end
$var reg 4 ' shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
1%
b0 $
0#
0"
0!
$end
#5
1"
#10
0"
0%
#15
1"
#20
0"
b1011 $
b1011 &
1#
#25
b1011 '
1"
#30
0"
0#
#35
b110 '
1!
1"
#40
0"
#45
b1100 '
0!
1"
#50
0"
#55
b1000 '
1!
1"
#60
0"
#65
b0 '
1"
#70
0"
