Info: Generated by version: 18.1 build 222
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u206862/loop_pipeline_vitis2intel/test-fpga.prj/components/loop_pipeline/loop_pipeline.ip --synthesis=VERILOG --output-directory=/home/u206862/loop_pipeline_vitis2intel/test-fpga.prj/components/loop_pipeline/loop_pipeline --family="Arria 10" --part=10AX115U1F45I1SG
Info: loop_pipeline: "Transforming system: loop_pipeline"
Info: loop_pipeline: "Naming system components in system: loop_pipeline"
Info: loop_pipeline: "Processing generation queue"
Info: loop_pipeline: "Generating: loop_pipeline"
Info: loop_pipeline: "Generating: loop_pipeline_internal"
Info: loop_pipeline: Done "loop_pipeline" with 2 modules, 224 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/u206862/loop_pipeline_vitis2intel/test-fpga.prj/components/loop_pipeline/loop_pipeline.ip --synthesis=VERILOG --ipxact --output-directory=/home/u206862/loop_pipeline_vitis2intel/test-fpga.prj/components/loop_pipeline/loop_pipeline --family="Arria 10" --part=10AX115U1F45I1SG
Info: Finished: IP-XACT
