{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1474480436403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1474480436423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 14:53:56 2016 " "Processing started: Wed Sep 21 14:53:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1474480436423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480436423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480436423 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480436699 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1474480436745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pixellogic.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pixellogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelLogic " "Found entity 1: PixelLogic" {  } { { "VGA_pixelLogic.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_pixelLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_module " "Found entity 1: VGA_module" {  } { { "VGA_module.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_reader " "Found entity 1: FIFO_reader" {  } { { "VGA_controller.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB4 " "Found entity 1: LAB4" {  } { { "LAB4.bdf" "" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/sdram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file image_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_controller " "Found entity 1: image_controller" {  } { { "image_controller.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/image_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fl_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fl_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 fl_controller " "Found entity 1: fl_controller" {  } { { "fl_controller.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/fl_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_GOLDEN_TOP " "Found entity 1: DE2_115_GOLDEN_TOP" {  } { { "DE2_115_GOLDEN_TOP.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/DE2_115_GOLDEN_TOP.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_133.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_133.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_133 " "Found entity 1: clk_133" {  } { { "clk_133.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_133.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_25.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_25 " "Found entity 1: clk_25" {  } { { "clk_25.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_25.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste2 " "Found entity 1: teste2" {  } { { "teste2.bdf" "" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/teste2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_fifoip.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_fifoip.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_fifoIP " "Found entity 1: VGA_fifoIP" {  } { { "VGA_fifoIP.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_fifoIP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncreg.v 1 1 " "Found 1 design units, including 1 entities, in source file syncreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncReset " "Found entity 1: syncReset" {  } { { "syncReg.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/syncReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_colorpreset.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_colorpreset.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_preset " "Found entity 1: color_preset" {  } { { "SPRITER_colorPreset.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_colorPreset.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_t7.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_t7.v" { { "Info" "ISGN_ENTITY_NAME" "1 t7 " "Found entity 1: t7" {  } { { "SPRITER_t7.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_t7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SPRITER_t5_t6.v(54) " "Verilog HDL warning at SPRITER_t5_t6.v(54): extended using \"x\" or \"z\"" {  } { { "SPRITER_t5_t6.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_t5_t6.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPRITER_t5_t6.v(139) " "Verilog HDL information at SPRITER_t5_t6.v(139): always construct contains both blocking and non-blocking assignments" {  } { { "SPRITER_t5_t6.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_t5_t6.v" 139 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_t5_t6.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_t5_t6.v" { { "Info" "ISGN_ENTITY_NAME" "1 t5_t6 " "Found entity 1: t5_t6" {  } { { "SPRITER_t5_t6.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_t5_t6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 splitter " "Found entity 1: splitter" {  } { { "SPRITER_splitter.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_splitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_s2_pipeline_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_s2_pipeline_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 S2_pipeline_buffer " "Found entity 1: S2_pipeline_buffer" {  } { { "SPRITER_s2_pipeline_buffer.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_s2_pipeline_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_datashifter.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_datashifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataShifter " "Found entity 1: dataShifter" {  } { { "SPRITER_dataShifter.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_dataShifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_s2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_s2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 s2_controller " "Found entity 1: s2_controller" {  } { { "SPRITER_s2_controller.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_s2_controller.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_demux_shapes.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_demux_shapes.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_shapes " "Found entity 1: demux_shapes" {  } { { "SPRITER_demux_shapes.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_demux_shapes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_megafunction.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_megafunction.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_megafunction " "Found entity 1: ram_megafunction" {  } { { "ram_megafunction.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/ram_megafunction.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_sram_addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_sram_addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_addr_decoder " "Found entity 1: sram_addr_decoder" {  } { { "SPRITER_sram_addr_decoder.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_sram_addr_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_sram_fsm_quartus.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_sram_fsm_quartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_fsm_quartus " "Found entity 1: sram_fsm_quartus" {  } { { "SPRITER_sram_fsm_quartus.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_sram_fsm_quartus.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_sram_module.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_sram_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_module " "Found entity 1: SRAM_module" {  } { { "SPRITER_SRAM_module.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_SRAM_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPRITER_mux_4 " "Found entity 1: SPRITER_mux_4" {  } { { "SPRITER_mux_4.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_mux_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPRITER_mux5 " "Found entity 1: SPRITER_mux5" {  } { { "SPRITER_mux5.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_mux5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_s2_interno.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_s2_interno.v" { { "Info" "ISGN_ENTITY_NAME" "1 S2_interno " "Found entity 1: S2_interno" {  } { { "SPRITER_S2_interno.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_s2_module.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_s2_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 S2_module " "Found entity 1: S2_module" {  } { { "SPRITER_S2_module.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_pipelinestartbuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_pipelinestartbuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelineStartBuffer " "Found entity 1: pipelineStartBuffer" {  } { { "SPRITER_pipelineStartBuffer.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_pipelineStartBuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPRITER_pipelineCounter.v(28) " "Verilog HDL information at SPRITER_pipelineCounter.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "SPRITER_pipelineCounter.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_pipelineCounter.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_pipelinecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_pipelinecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelineCounter " "Found entity 1: pipelineCounter" {  } { { "SPRITER_pipelineCounter.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_pipelineCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_newspritestage.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_newspritestage.v" { { "Info" "ISGN_ENTITY_NAME" "1 newSpriteStage " "Found entity 1: newSpriteStage" {  } { { "SPRITER_newSpriteStage.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_newSpriteStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_s1_module.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_s1_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 S1_module " "Found entity 1: S1_module" {  } { { "SPRITER_S1_module.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S1_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_spriter_module.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_spriter_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 spriter_module " "Found entity 1: spriter_module" {  } { { "SPRITER_spriter_module.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_spriter_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPITER_testbench " "Found entity 1: SPITER_testbench" {  } { { "SPRITER_testbench.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_mymux5.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_mymux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "SPRITER_mymux5.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_mymux5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_mymux4.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_mymux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "SPRITER_mymux4.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_mymux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logiclevel.v 1 1 " "Found 1 design units, including 1 entities, in source file logiclevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 logicLevel " "Found entity 1: logicLevel" {  } { { "logicLevel.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/logicLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_125.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_125 " "Found entity 1: clk_125" {  } { { "clk_125.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_125.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sync " "Found entity 1: clk_sync" {  } { { "clk_sync.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_sync.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriter_combvalidator.v 1 1 " "Found 1 design units, including 1 entities, in source file spriter_combvalidator.v" { { "Info" "ISGN_ENTITY_NAME" "1 combValidator " "Found entity 1: combValidator" {  } { { "SPRITER_combValidator.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_combValidator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testespriter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testespriter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testeSpriter " "Found entity 1: testeSpriter" {  } { { "testeSpriter.bdf" "" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/testeSpriter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB4 " "Elaborating entity \"LAB4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1474480445383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fl_controller fl_controller:inst2 " "Elaborating entity \"fl_controller\" for hierarchy \"fl_controller:inst2\"" {  } { { "LAB4.bdf" "inst2" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { -56 880 1104 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_25 clk_25:pll_25 " "Elaborating entity \"clk_25\" for hierarchy \"clk_25:pll_25\"" {  } { { "LAB4.bdf" "pll_25" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 40 -128 128 224 "pll_25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_25:pll_25\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_25:pll_25\|altpll:altpll_component\"" {  } { { "clk_25.v" "altpll_component" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_25.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_25:pll_25\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_25:pll_25\|altpll:altpll_component\"" {  } { { "clk_25.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_25.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_25:pll_25\|altpll:altpll_component " "Instantiated megafunction \"clk_25:pll_25\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_25 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445414 ""}  } { { "clk_25.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_25.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474480445414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_25_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_25_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_25_altpll1 " "Found entity 1: clk_25_altpll1" {  } { { "db/clk_25_altpll1.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_25_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_25_altpll1 clk_25:pll_25\|altpll:altpll_component\|clk_25_altpll1:auto_generated " "Elaborating entity \"clk_25_altpll1\" for hierarchy \"clk_25:pll_25\|altpll:altpll_component\|clk_25_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:inst4 " "Elaborating entity \"sdram\" for hierarchy \"sdram:inst4\"" {  } { { "LAB4.bdf" "inst4" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 184 880 1160 488 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_controller image_controller:inst3 " "Elaborating entity \"image_controller\" for hierarchy \"image_controller:inst3\"" {  } { { "LAB4.bdf" "inst3" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 320 576 816 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445452 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "image_controller.v(246) " "Verilog HDL Case Statement information at image_controller.v(246): all case item expressions in this case statement are onehot" {  } { { "image_controller.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/image_controller.v" 246 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1474480445452 "|LAB4|image_controller:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_133 clk_133:pll_75 " "Elaborating entity \"clk_133\" for hierarchy \"clk_133:pll_75\"" {  } { { "LAB4.bdf" "pll_75" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { -136 -128 72 16 "pll_75" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_133:pll_75\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_133:pll_75\|altpll:altpll_component\"" {  } { { "clk_133.v" "altpll_component" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_133.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_133:pll_75\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_133:pll_75\|altpll:altpll_component\"" {  } { { "clk_133.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_133.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_133:pll_75\|altpll:altpll_component " "Instantiated megafunction \"clk_133:pll_75\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 6667 " "Parameter \"clk1_phase_shift\" = \"6667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_133 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_133\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445468 ""}  } { { "clk_133.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_133.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474480445468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_133_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_133_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_133_altpll " "Found entity 1: clk_133_altpll" {  } { { "db/clk_133_altpll.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_133_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_133_altpll clk_133:pll_75\|altpll:altpll_component\|clk_133_altpll:auto_generated " "Elaborating entity \"clk_133_altpll\" for hierarchy \"clk_133:pll_75\|altpll:altpll_component\|clk_133_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_sync clk_sync:pll_2516 " "Elaborating entity \"clk_sync\" for hierarchy \"clk_sync:pll_2516\"" {  } { { "LAB4.bdf" "pll_2516" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 432 -128 112 616 "pll_2516" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_sync:pll_2516\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_sync:pll_2516\|altpll:altpll_component\"" {  } { { "clk_sync.v" "altpll_component" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_sync.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_sync:pll_2516\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_sync:pll_2516\|altpll:altpll_component\"" {  } { { "clk_sync.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_sync.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_sync:pll_2516\|altpll:altpll_component " "Instantiated megafunction \"clk_sync:pll_2516\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 32 " "Parameter \"clk0_divide_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 32 " "Parameter \"clk1_divide_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 32 " "Parameter \"clk2_divide_by\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_sync " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_sync\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445515 ""}  } { { "clk_sync.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/clk_sync.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474480445515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_sync_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_sync_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_sync_altpll " "Found entity 1: clk_sync_altpll" {  } { { "db/clk_sync_altpll.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/clk_sync_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_sync_altpll clk_sync:pll_2516\|altpll:altpll_component\|clk_sync_altpll:auto_generated " "Elaborating entity \"clk_sync_altpll\" for hierarchy \"clk_sync:pll_2516\|altpll:altpll_component\|clk_sync_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_module VGA_module:inst1 " "Elaborating entity \"VGA_module\" for hierarchy \"VGA_module:inst1\"" {  } { { "LAB4.bdf" "inst1" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 568 872 1112 776 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_fifoIP VGA_module:inst1\|VGA_fifoIP:buffer " "Elaborating entity \"VGA_fifoIP\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\"" {  } { { "VGA_module.v" "buffer" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_module.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\"" {  } { { "VGA_fifoIP.v" "dcfifo_component" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_fifoIP.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\"" {  } { { "VGA_fifoIP.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_fifoIP.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component " "Instantiated megafunction \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480445815 ""}  } { { "VGA_fifoIP.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_fifoIP.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474480445815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_8tm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_8tm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_8tm1 " "Found entity 1: dcfifo_8tm1" {  } { { "db/dcfifo_8tm1.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 49 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_8tm1 VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated " "Elaborating entity \"dcfifo_8tm1\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_sgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_sgb " "Found entity 1: a_gray2bin_sgb" {  } { { "db/a_gray2bin_sgb.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/a_gray2bin_sgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_sgb VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|a_gray2bin_sgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_sgb\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|a_gray2bin_sgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_8tm1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_r57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_r57 " "Found entity 1: a_graycounter_r57" {  } { { "db/a_graycounter_r57.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/a_graycounter_r57.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_r57 VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|a_graycounter_r57:rdptr_g1p " "Elaborating entity \"a_graycounter_r57\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|a_graycounter_r57:rdptr_g1p\"" {  } { { "db/dcfifo_8tm1.tdf" "rdptr_g1p" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_njc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_njc " "Found entity 1: a_graycounter_njc" {  } { { "db/a_graycounter_njc.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/a_graycounter_njc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_njc VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|a_graycounter_njc:wrptr_g1p " "Elaborating entity \"a_graycounter_njc\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|a_graycounter_njc:wrptr_g1p\"" {  } { { "db/dcfifo_8tm1.tdf" "wrptr_g1p" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gv61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gv61 " "Found entity 1: altsyncram_gv61" {  } { { "db/altsyncram_gv61.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/altsyncram_gv61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gv61 VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|altsyncram_gv61:fifo_ram " "Elaborating entity \"altsyncram_gv61\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|altsyncram_gv61:fifo_ram\"" {  } { { "db/dcfifo_8tm1.tdf" "fifo_ram" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_8tm1.tdf" "rdaclr" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_unl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_unl " "Found entity 1: alt_synch_pipe_unl" {  } { { "db/alt_synch_pipe_unl.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/alt_synch_pipe_unl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_unl VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|alt_synch_pipe_unl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_unl\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\"" {  } { { "db/dcfifo_8tm1.tdf" "rs_dgwp" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_fd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\|dffpipe_fd9:dffpipe14 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\|dffpipe_fd9:dffpipe14\"" {  } { { "db/alt_synch_pipe_unl.tdf" "dffpipe14" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/alt_synch_pipe_unl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_8d9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|dffpipe_8d9:wrfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|dffpipe_8d9:wrfull_reg\"" {  } { { "db/dcfifo_8tm1.tdf" "wrfull_reg" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_ed9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480445984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480445984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|dffpipe_ed9:ws_brp " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|dffpipe_ed9:ws_brp\"" {  } { { "db/dcfifo_8tm1.tdf" "ws_brp" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480445984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vnl " "Found entity 1: alt_synch_pipe_vnl" {  } { { "db/alt_synch_pipe_vnl.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/alt_synch_pipe_vnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480446000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480446000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vnl VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vnl\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\"" {  } { { "db/dcfifo_8tm1.tdf" "ws_dgrp" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480446000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480446000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\|dffpipe_gd9:dffpipe19 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\|dffpipe_gd9:dffpipe19\"" {  } { { "db/alt_synch_pipe_vnl.tdf" "dffpipe19" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/alt_synch_pipe_vnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480446040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480446040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_8tm1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/cmpr_966.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480446071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480446071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|cmpr_966:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_966\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|cmpr_966:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_8tm1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480446102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480446102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"VGA_module:inst1\|VGA_fifoIP:buffer\|dcfifo:dcfifo_component\|dcfifo_8tm1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_8tm1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_reader VGA_module:inst1\|FIFO_reader:controller " "Elaborating entity \"FIFO_reader\" for hierarchy \"VGA_module:inst1\|FIFO_reader:controller\"" {  } { { "VGA_module.v" "controller" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_module.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelLogic VGA_module:inst1\|PixelLogic:dac_interface " "Elaborating entity \"PixelLogic\" for hierarchy \"VGA_module:inst1\|PixelLogic:dac_interface\"" {  } { { "VGA_module.v" "dac_interface" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/VGA_module.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t5_t6 t5_t6:inst13 " "Elaborating entity \"t5_t6\" for hierarchy \"t5_t6:inst13\"" {  } { { "LAB4.bdf" "inst13" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 760 1800 2008 1032 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicLevel logicLevel:inst7 " "Elaborating entity \"logicLevel\" for hierarchy \"logicLevel:inst7\"" {  } { { "LAB4.bdf" "inst7" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 1048 808 928 1128 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_preset color_preset:inst6 " "Elaborating entity \"color_preset\" for hierarchy \"color_preset:inst6\"" {  } { { "LAB4.bdf" "inst6" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 1104 1520 1720 1184 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2_module S2_module:inst12 " "Elaborating entity \"S2_module\" for hierarchy \"S2_module:inst12\"" {  } { { "LAB4.bdf" "inst12" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 760 1544 1752 936 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "splitter S2_module:inst12\|splitter:wires " "Elaborating entity \"splitter\" for hierarchy \"S2_module:inst12\|splitter:wires\"" {  } { { "SPRITER_S2_module.v" "wires" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_module.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2_pipeline_buffer S2_module:inst12\|S2_pipeline_buffer:saida " "Elaborating entity \"S2_pipeline_buffer\" for hierarchy \"S2_module:inst12\|S2_pipeline_buffer:saida\"" {  } { { "SPRITER_S2_module.v" "saida" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2_interno S2_module:inst12\|S2_interno:async_s2 " "Elaborating entity \"S2_interno\" for hierarchy \"S2_module:inst12\|S2_interno:async_s2\"" {  } { { "SPRITER_S2_module.v" "async_s2" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_module.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_shapes S2_module:inst12\|S2_interno:async_s2\|demux_shapes:demux " "Elaborating entity \"demux_shapes\" for hierarchy \"S2_module:inst12\|S2_interno:async_s2\|demux_shapes:demux\"" {  } { { "SPRITER_S2_interno.v" "demux" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 S2_module:inst12\|S2_interno:async_s2\|mux5:MUX_spnum " "Elaborating entity \"mux5\" for hierarchy \"S2_module:inst12\|S2_interno:async_s2\|mux5:MUX_spnum\"" {  } { { "SPRITER_S2_interno.v" "MUX_spnum" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 S2_module:inst12\|S2_interno:async_s2\|mux4:MUX_spline " "Elaborating entity \"mux4\" for hierarchy \"S2_module:inst12\|S2_interno:async_s2\|mux4:MUX_spline\"" {  } { { "SPRITER_S2_interno.v" "MUX_spline" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_module S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM " "Elaborating entity \"SRAM_module\" for hierarchy \"S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\"" {  } { { "SPRITER_S2_interno.v" "SRAM" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_fsm_quartus S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\|sram_fsm_quartus:controller " "Elaborating entity \"sram_fsm_quartus\" for hierarchy \"S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\|sram_fsm_quartus:controller\"" {  } { { "SPRITER_SRAM_module.v" "controller" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_SRAM_module.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_megafunction S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram " "Elaborating entity \"ram_megafunction\" for hierarchy \"S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\"" {  } { { "SPRITER_SRAM_module.v" "sram" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_SRAM_module.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component\"" {  } { { "ram_megafunction.v" "altsyncram_component" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/ram_megafunction.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component\"" {  } { { "ram_megafunction.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/ram_megafunction.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component " "Instantiated megafunction \"S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sprite.mif " "Parameter \"init_file\" = \"sprite.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1474480446156 ""}  } { { "ram_megafunction.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/ram_megafunction.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1474480446156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r6i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r6i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r6i1 " "Found entity 1: altsyncram_r6i1" {  } { { "db/altsyncram_r6i1.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/altsyncram_r6i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1474480446187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480446187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r6i1 S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component\|altsyncram_r6i1:auto_generated " "Elaborating entity \"altsyncram_r6i1\" for hierarchy \"S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\|ram_megafunction:sram\|altsyncram:altsyncram_component\|altsyncram_r6i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_addr_decoder S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\|sram_addr_decoder:dec " "Elaborating entity \"sram_addr_decoder\" for hierarchy \"S2_module:inst12\|S2_interno:async_s2\|SRAM_module:SRAM\|sram_addr_decoder:dec\"" {  } { { "SPRITER_SRAM_module.v" "dec" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_SRAM_module.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataShifter S2_module:inst12\|S2_interno:async_s2\|dataShifter:offsetter " "Elaborating entity \"dataShifter\" for hierarchy \"S2_module:inst12\|S2_interno:async_s2\|dataShifter:offsetter\"" {  } { { "SPRITER_S2_interno.v" "offsetter" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2_controller S2_module:inst12\|S2_interno:async_s2\|s2_controller:fsm " "Elaborating entity \"s2_controller\" for hierarchy \"S2_module:inst12\|S2_interno:async_s2\|s2_controller:fsm\"" {  } { { "SPRITER_S2_interno.v" "fsm" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S2_interno.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1_module S1_module:inst9 " "Elaborating entity \"S1_module\" for hierarchy \"S1_module:inst9\"" {  } { { "LAB4.bdf" "inst9" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 808 1272 1480 1016 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelineCounter S1_module:inst9\|pipelineCounter:cols " "Elaborating entity \"pipelineCounter\" for hierarchy \"S1_module:inst9\|pipelineCounter:cols\"" {  } { { "SPRITER_S1_module.v" "cols" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S1_module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelineStartBuffer S1_module:inst9\|pipelineStartBuffer:regs " "Elaborating entity \"pipelineStartBuffer\" for hierarchy \"S1_module:inst9\|pipelineStartBuffer:regs\"" {  } { { "SPRITER_S1_module.v" "regs" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S1_module.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "newSpriteStage S1_module:inst9\|newSpriteStage:FSM " "Elaborating entity \"newSpriteStage\" for hierarchy \"S1_module:inst9\|newSpriteStage:FSM\"" {  } { { "SPRITER_S1_module.v" "FSM" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_S1_module.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 SPRITER_newSpriteStage.v(251) " "Verilog HDL assignment warning at SPRITER_newSpriteStage.v(251): truncated value with size 9 to match size of target (4)" {  } { { "SPRITER_newSpriteStage.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_newSpriteStage.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474480446203 "|testeSpriter|S1_module:inst10|newSpriteStage:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 SPRITER_newSpriteStage.v(267) " "Verilog HDL assignment warning at SPRITER_newSpriteStage.v(267): truncated value with size 9 to match size of target (4)" {  } { { "SPRITER_newSpriteStage.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_newSpriteStage.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474480446203 "|testeSpriter|S1_module:inst10|newSpriteStage:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 SPRITER_newSpriteStage.v(282) " "Verilog HDL assignment warning at SPRITER_newSpriteStage.v(282): truncated value with size 9 to match size of target (4)" {  } { { "SPRITER_newSpriteStage.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_newSpriteStage.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474480446203 "|testeSpriter|S1_module:inst10|newSpriteStage:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 4 SPRITER_newSpriteStage.v(297) " "Verilog HDL assignment warning at SPRITER_newSpriteStage.v(297): truncated value with size 9 to match size of target (4)" {  } { { "SPRITER_newSpriteStage.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_newSpriteStage.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1474480446203 "|testeSpriter|S1_module:inst10|newSpriteStage:FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SPRITER_newSpriteStage.v(248) " "Verilog HDL Case Statement information at SPRITER_newSpriteStage.v(248): all case item expressions in this case statement are onehot" {  } { { "SPRITER_newSpriteStage.v" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/SPRITER_newSpriteStage.v" 248 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1474480446203 "|testeSpriter|S1_module:inst10|newSpriteStage:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t7 t7:inst15 " "Elaborating entity \"t7\" for hierarchy \"t7:inst15\"" {  } { { "LAB4.bdf" "inst15" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 712 2080 2320 856 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480446203 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1474480448291 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/dcfifo_8tm1.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 69 2 0 } } { "db/dcfifo_8tm1.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/dcfifo_8tm1.tdf" 73 2 0 } } { "db/a_graycounter_r57.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/a_graycounter_r57.tdf" 33 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/a_graycounter_njc.tdf" 33 2 0 } } { "db/a_graycounter_r57.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/a_graycounter_r57.tdf" 43 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/db/a_graycounter_njc.tdf" 43 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1474480448343 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1474480448343 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N VCC " "Pin \"FL_WE_N\" is stuck at VCC" {  } { { "LAB4.bdf" "" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 32 1240 1416 48 "FL_WE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474480449277 "|LAB4|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "LAB4.bdf" "" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 688 1176 1352 704 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474480449277 "|LAB4|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "LAB4.bdf" "" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 272 1160 1336 288 "DRAM_ADDR\[12..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474480449277 "|LAB4|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "LAB4.bdf" "" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 288 1160 1336 304 "DRAM_BA\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474480449277 "|LAB4|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "LAB4.bdf" "" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 288 1160 1336 304 "DRAM_BA\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1474480449277 "|LAB4|DRAM_BA[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1474480449277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1474480449424 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1474480451267 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480451429 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_8tm1 " "Entity dcfifo_8tm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_gd9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474480451950 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1474480451950 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1474480451950 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Analysis & Synthesis" 0 -1 1474480451950 ""}
{ "Info" "ISTA_SDC_FOUND" "LAB4.out.sdc " "Reading SDC File: 'LAB4.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1474480451953 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_2516\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_2516\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474480451968 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_2516\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_2516\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474480451968 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_2516\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_2516\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474480451968 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_75\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_75\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474480451968 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_75\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_75\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474480451968 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_25\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_25\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474480451968 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_25\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_25\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474480451968 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_25\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_25\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1474480451968 ""}  } {  } 0 332056 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480451968 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474480451968 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Fall) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1474480451968 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Analysis & Synthesis" 0 -1 1474480451968 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1474480451984 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474480451984 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474480451984 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474480451984 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333     DRAM_CLK " "  13.333     DRAM_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474480451984 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      VGA_CLK " "  40.000      VGA_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1474480451984 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480451984 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480452031 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1474480452153 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480452153 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1474480452231 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480452231 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.map.smsg " "Generated suppressed messages file C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480452416 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1474480452670 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1474480452670 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "LAB4.bdf" "" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 480 136 312 496 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474480452870 "|LAB4|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "LAB4.bdf" "" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 480 136 312 496 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474480452870 "|LAB4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "LAB4.bdf" "" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 480 136 312 496 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474480452870 "|LAB4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "LAB4.bdf" "" { Schematic "C:/Users/Rafael Ferrari/Documents/Quartus/PARTE2_ALPHA/LAB4.bdf" { { 480 136 312 496 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1474480452870 "|LAB4|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1474480452870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2687 " "Implemented 2687 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1474480452870 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1474480452870 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1474480452870 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2483 " "Implemented 2483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1474480452870 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1474480452870 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1474480452870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1474480452870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1016 " "Peak virtual memory: 1016 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474480452916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 14:54:12 2016 " "Processing ended: Wed Sep 21 14:54:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474480452916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474480452916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474480452916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1474480452916 ""}
