
---------- Begin Simulation Statistics ----------
final_tick                                89512503500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 277661                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683056                       # Number of bytes of host memory used
host_op_rate                                   278206                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   360.15                       # Real time elapsed on the host
host_tick_rate                              248541215                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089513                       # Number of seconds simulated
sim_ticks                                 89512503500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.618093                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095621                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103655                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728118                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478236                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65358                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.790250                       # CPI: cycles per instruction
system.cpu.discardedOps                        190821                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610582                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403318                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001631                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        46173719                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.558581                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        179025007                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132851288                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       237297                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        478903                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           28                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        57689                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417685                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          57717                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  89512503500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              90832                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       186800                       # Transaction distribution
system.membus.trans_dist::CleanEvict            50444                       # Transaction distribution
system.membus.trans_dist::ReadExReq            150827                       # Transaction distribution
system.membus.trans_dist::ReadExResp           150826                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         90832                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       720561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 720561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     54842624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                54842624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            241659                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  241659    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              241659                       # Request fanout histogram
system.membus.respLayer1.occupancy         2284033250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2033463000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  89512503500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            419996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       831245                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          167889                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289221                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419454                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2125514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2126902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    173199360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              173307648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          290971                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23910400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1000189                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.057902                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.233678                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 942304     94.21%     94.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  57857      5.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     28      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1000189                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1998340500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1771689995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1355000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  89512503500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  118                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               467436                       # number of demand (read+write) hits
system.l2.demand_hits::total                   467554                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 118                       # number of overall hits
system.l2.overall_hits::.cpu.data              467436                       # number of overall hits
system.l2.overall_hits::total                  467554                       # number of overall hits
system.l2.demand_misses::.cpu.inst                424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             241240                       # number of demand (read+write) misses
system.l2.demand_misses::total                 241664                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               424                       # number of overall misses
system.l2.overall_misses::.cpu.data            241240                       # number of overall misses
system.l2.overall_misses::total                241664                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36963500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23322475500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23359439000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36963500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23322475500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23359439000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708676                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709218                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708676                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709218                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.782288                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.340409                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.340747                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.782288                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.340409                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.340747                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87178.066038                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96677.480932                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96660.814188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87178.066038                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96677.480932                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96660.814188                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              186800                       # number of writebacks
system.l2.writebacks::total                    186800                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        241235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            241659                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       241235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           241659                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32723500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  20909786000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20942509500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32723500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  20909786000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20942509500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.782288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.340402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.340740                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.782288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.340402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.340740                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77178.066038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86678.077393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86661.409259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77178.066038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86678.077393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86661.409259                       # average overall mshr miss latency
system.l2.replacements                         290971                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       644445                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           644445                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       644445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       644445                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3990                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3990                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            138395                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                138395                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          150827                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              150827                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15036633000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15036633000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.521492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.521492                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99694.570601                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99694.570601                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       150827                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         150827                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13528373000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13528373000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.521492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.521492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89694.636902                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89694.636902                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36963500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36963500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.782288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.782288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87178.066038                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87178.066038                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32723500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32723500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.782288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.782288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77178.066038                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77178.066038                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        329041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            329041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        90413                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           90413                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8285842500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8285842500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419454                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419454                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.215549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.215549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91644.370832                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91644.370832                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        90408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        90408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7381413000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7381413000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.215537                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.215537                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81645.573401                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81645.573401                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  89512503500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4020.463272                       # Cycle average of tags in use
system.l2.tags.total_refs                     1413521                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    295067                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.790509                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     209.327351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.123665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3803.012255                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.051105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.928470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981558                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2063                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1544                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1712584                       # Number of tag accesses
system.l2.tags.data_accesses                  1712584                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89512503500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       30878080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30932352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23910400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23910400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          241235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              241659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       186800                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             186800                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            606306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         344958288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             345564595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       606306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           606306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      267117990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            267117990                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      267117990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           606306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        344958288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            612682585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    373345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    476036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.035665226500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21774                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21774                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              896882                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             351964                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      241659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     186800                       # Number of write requests accepted
system.mem_ctrls.readBursts                    483318                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   373600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6434                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   255                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             32674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             27759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            26307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            27950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             25894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             21818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22860                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11798803000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2384420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20740378000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24741.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43491.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   334823                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  248732                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                483318                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               373600                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  200712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  202793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       266633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    204.068484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.108301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.552319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12448      4.67%      4.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       205224     76.97%     81.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        23498      8.81%     90.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4388      1.65%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2229      0.84%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1598      0.60%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1063      0.40%     93.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1159      0.43%     94.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15026      5.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       266633                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.900615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.443884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     57.139926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         21743     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            8      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           12      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21774                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.144944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.087625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.440129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11868     54.51%     54.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              346      1.59%     56.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6965     31.99%     88.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              376      1.73%     89.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1860      8.54%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              128      0.59%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              195      0.90%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21774                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30520576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  411776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23892096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30932352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23910400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       340.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       266.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    345.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    267.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89512470000                       # Total gap between requests
system.mem_ctrls.avgGap                     208917.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     30466304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23892096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 606306.358083259198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 340358081.929861307144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 266913504.435723870993                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       482470                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       373600                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28456000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  20711922000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2025480536000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33556.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42928.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5421521.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            908236560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            482716410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1644063540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          936233100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7065901440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23926184910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14224435200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        49187771160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.507267                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36717724500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2988960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49805819000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            995594460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            529155825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1760888220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1012465980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7065901440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24373326540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13847894880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        49585227345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.947498                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  35737318500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2988960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50786225000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     89512503500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  89512503500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050669                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050669                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050669                       # number of overall hits
system.cpu.icache.overall_hits::total         8050669                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::total           542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39649000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39649000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39649000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39649000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051211                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051211                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73153.136531                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73153.136531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73153.136531                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73153.136531                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39107000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39107000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39107000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39107000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72153.136531                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72153.136531                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72153.136531                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72153.136531                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050669                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050669                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39649000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39649000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73153.136531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73153.136531                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39107000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39107000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72153.136531                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72153.136531                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  89512503500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           205.721817                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051211                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14854.632841                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   205.721817                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.803601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.803601                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102964                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102964                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89512503500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89512503500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  89512503500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51337400                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51337400                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51337964                       # number of overall hits
system.cpu.dcache.overall_hits::total        51337964                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       740411                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         740411                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       748265                       # number of overall misses
system.cpu.dcache.overall_misses::total        748265                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32296081500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32296081500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32296081500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32296081500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52077811                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52077811                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52086229                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52086229                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014217                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014217                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014366                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014366                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43619.127079                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43619.127079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43161.288447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43161.288447                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       644445                       # number of writebacks
system.cpu.dcache.writebacks::total            644445                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35690                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35690                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708676                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708676                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28964086500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28964086500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29322458000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29322458000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013532                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013532                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013606                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013606                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41100.075775                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41100.075775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41376.394855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41376.394855                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708163                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40709681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40709681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12599737500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12599737500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41127732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41127732                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30139.235404                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30139.235404                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2552                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2552                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12032849500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12032849500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28959.996294                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28959.996294                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10627719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10627719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322360                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322360                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19696344000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19696344000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61100.459114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61100.459114                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33138                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16931237000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16931237000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026413                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026413                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58540.626232                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58540.626232                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    358371500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    358371500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 90612.262958                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90612.262958                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89512503500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.800016                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52046715                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708675                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.442290                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.800016                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104881285                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104881285                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  89512503500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  89512503500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
