OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of scm ...
[INFO RCX-0435] Reading extraction model file /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation scm (max_merge_res 50.0) ...
[INFO RCX-0040] Final 101455 rc segments
[INFO RCX-0439] Coupling Cap extraction scm ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 165193 wires to be extracted
[INFO RCX-0442] 15% completion -- 25387 wires have been extracted
[INFO RCX-0442] 49% completion -- 81704 wires have been extracted
[INFO RCX-0442] 67% completion -- 111921 wires have been extracted
[INFO RCX-0442] 100% completion -- 165193 wires have been extracted
[INFO RCX-0045] Extract 30266 nets, 131705 rsegs, 131705 caps, 233539 ccs
[INFO RCX-0015] Finished extracting scm.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 30266 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (132.445um, 133.000um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (152.070um, 113.200um).
[INFO PSM-0031] Number of PDN nodes on net VDD = 10863.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Worstcase voltage: 1.09e+00 V
Average IR drop  : 4.97e-03 V
Worstcase IR drop: 7.98e-03 V
######################################
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (132.445um, 133.000um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (124.070um, 133.200um).
[INFO PSM-0031] Number of PDN nodes on net VSS = 10926.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Worstcase voltage: 7.01e-03 V
Average IR drop  : 4.39e-03 V
Worstcase IR drop: 7.01e-03 V
######################################

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_46364_/CK ^
   0.21
_46364_/CK ^
   0.17      0.00       0.04


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46360_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.67                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   45.47                           net10 (net)
                  0.03    0.00  100.04 ^ _46360_/RN (DFFR_X2)
                                100.04   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   19.66                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.06                           clknet_0_clk_i (net)
                  0.03    0.00    0.04 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     7   35.97                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _38222_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38222_/ZN (NAND2_X1)
     1    4.44                           _18466_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18466_/A (BUF_X4)
                  0.01    0.03    0.14 v clkbuf_0__18466_/Z (BUF_X4)
     2    7.54                           clknet_0__18466_ (net)
                  0.01    0.00    0.14 v clkbuf_1_1__f__18466_/A (BUF_X4)
                  0.01    0.03    0.17 v clkbuf_1_1__f__18466_/Z (BUF_X4)
     8   16.08                           clknet_1_1__leaf__18466_ (net)
                  0.01    0.00    0.17 v _38223__463/A (INV_X1)
                  0.01    0.01    0.18 ^ _38223__463/ZN (INV_X1)
     1    1.10                           net957 (net)
                  0.01    0.00    0.18 ^ _46360_/CK (DFFR_X2)
                          0.00    0.18   clock reconvergence pessimism
                          0.20    0.38   library removal time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                 99.66   slack (MET)


Startpoint: _45271_ (negative level-sensitive latch clocked by clk)
Endpoint: _38154_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   19.26                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.01    0.03  500.03 v clkbuf_0_clk_i/Z (BUF_X4)
     4   41.47                           clknet_0_clk_i (net)
                  0.01    0.00  500.04 v clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.01    0.04  500.07 v clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   33.42                           clknet_2_2__leaf_clk_i (net)
                  0.01    0.00  500.07 v _38148_/A1 (NAND2_X1)
                  0.02    0.03  500.11 ^ _38148_/ZN (NAND2_X1)
     1    8.38                           _18458_ (net)
                  0.02    0.00  500.11 ^ clkbuf_0__18458_/A (BUF_X4)
                  0.02    0.04  500.15 ^ clkbuf_0__18458_/Z (BUF_X4)
     8   35.86                           clknet_0__18458_ (net)
                  0.02    0.00  500.15 ^ clkbuf_3_3__f__18458_/A (BUF_X4)
                  0.01    0.03  500.18 ^ clkbuf_3_3__f__18458_/Z (BUF_X4)
     5   12.08                           clknet_3_3__leaf__18458_ (net)
                  0.01    0.00  500.18 ^ _38149__225/A (INV_X1)
                  0.00    0.01  500.18 v _38149__225/ZN (INV_X1)
     1    0.99                           net719 (net)
                  0.00    0.00  500.18 v _45271_/GN (DLL_X1)
                  0.01    0.05  500.23 ^ _45271_/Q (DLL_X1)
     1    1.34                           gen_sub_units_scm[8].sub_unit_i.gen_cg_word_iter[28].cg_i.en_latch (net)
                  0.01    0.00  500.23 ^ _38154_/A2 (AND2_X1)
                                500.23   data arrival time

                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   19.26                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.01    0.03  500.03 v clkbuf_0_clk_i/Z (BUF_X4)
     4   41.47                           clknet_0_clk_i (net)
                  0.01    0.00  500.04 v clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.01    0.04  500.07 v clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   33.42                           clknet_2_2__leaf_clk_i (net)
                  0.01    0.00  500.07 v _38148_/A1 (NAND2_X1)
                  0.02    0.03  500.11 ^ _38148_/ZN (NAND2_X1)
     1    8.38                           _18458_ (net)
                  0.02    0.00  500.11 ^ clkbuf_0__18458_/A (BUF_X4)
                  0.02    0.04  500.15 ^ clkbuf_0__18458_/Z (BUF_X4)
     8   35.86                           clknet_0__18458_ (net)
                  0.02    0.00  500.15 ^ clkbuf_3_6__f__18458_/A (BUF_X4)
                  0.01    0.03  500.18 ^ clkbuf_3_6__f__18458_/Z (BUF_X4)
     9   21.46                           clknet_3_6__leaf__18458_ (net)
                  0.01    0.00  500.18 ^ _38149__216/A (INV_X1)
                  0.00    0.01  500.19 v _38149__216/ZN (INV_X1)
     1    1.08                           net710 (net)
                  0.00    0.00  500.19 v _38154_/A1 (AND2_X1)
                          0.00  500.19   clock reconvergence pessimism
                          0.00  500.19   clock gating hold time
                                500.19   data required time
-----------------------------------------------------------------------------
                                500.19   data required time
                               -500.23   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _46372_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _46372_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   19.66                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.06                           clknet_0_clk_i (net)
                  0.03    0.00    0.04 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     7   35.97                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _38222_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38222_/ZN (NAND2_X1)
     1    4.44                           _18466_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18466_/A (BUF_X4)
                  0.01    0.03    0.14 v clkbuf_0__18466_/Z (BUF_X4)
     2    7.54                           clknet_0__18466_ (net)
                  0.01    0.00    0.14 v clkbuf_1_1__f__18466_/A (BUF_X4)
                  0.01    0.03    0.16 v clkbuf_1_1__f__18466_/Z (BUF_X4)
     8   16.08                           clknet_1_1__leaf__18466_ (net)
                  0.01    0.00    0.17 v _38223__451/A (INV_X1)
                  0.01    0.01    0.18 ^ _38223__451/ZN (INV_X1)
     1    1.14                           net945 (net)
                  0.01    0.00    0.18 ^ _46372_/CK (DFFR_X2)
                  0.02    0.11    0.29 v _46372_/Q (DFFR_X2)
     3   26.28                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[13] (net)
                  0.02    0.00    0.29 v _38312_/A (MUX2_X1)
                  0.01    0.06    0.35 v _38312_/Z (MUX2_X1)
     1    1.14                           _00013_ (net)
                  0.01    0.00    0.35 v _46372_/D (DFFR_X2)
                                  0.35   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   19.66                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.06                           clknet_0_clk_i (net)
                  0.03    0.00    0.04 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     7   35.97                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _38222_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38222_/ZN (NAND2_X1)
     1    4.44                           _18466_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18466_/A (BUF_X4)
                  0.01    0.03    0.14 v clkbuf_0__18466_/Z (BUF_X4)
     2    7.54                           clknet_0__18466_ (net)
                  0.01    0.00    0.14 v clkbuf_1_1__f__18466_/A (BUF_X4)
                  0.01    0.03    0.17 v clkbuf_1_1__f__18466_/Z (BUF_X4)
     8   16.08                           clknet_1_1__leaf__18466_ (net)
                  0.01    0.00    0.17 v _38223__451/A (INV_X1)
                  0.01    0.01    0.18 ^ _38223__451/ZN (INV_X1)
     1    1.14                           net945 (net)
                  0.01    0.00    0.18 ^ _46372_/CK (DFFR_X2)
                          0.00    0.18   clock reconvergence pessimism
                          0.00    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.35   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46361_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.67                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   45.47                           net10 (net)
                  0.03    0.00  100.04 ^ _46361_/RN (DFFR_X2)
                                100.04   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   19.66                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.06                           clknet_0_clk_i (net)
                  0.03    0.00 1000.04 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.09 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     7   35.97                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00 1000.09 ^ _38222_/A1 (NAND2_X1)
                  0.01    0.02 1000.11 v _38222_/ZN (NAND2_X1)
     1    4.44                           _18466_ (net)
                  0.01    0.00 1000.11 v clkbuf_0__18466_/A (BUF_X4)
                  0.01    0.03 1000.14 v clkbuf_0__18466_/Z (BUF_X4)
     2    7.54                           clknet_0__18466_ (net)
                  0.01    0.00 1000.14 v clkbuf_1_0__f__18466_/A (BUF_X4)
                  0.01    0.03 1000.16 v clkbuf_1_0__f__18466_/Z (BUF_X4)
     8   14.86                           clknet_1_0__leaf__18466_ (net)
                  0.01    0.00 1000.16 v _38223__462/A (INV_X1)
                  0.01    0.01 1000.17 ^ _38223__462/ZN (INV_X1)
     1    1.00                           net956 (net)
                  0.01    0.00 1000.17 ^ _46361_/CK (DFFR_X2)
                          0.00 1000.17   clock reconvergence pessimism
                          0.06 1000.24   library recovery time
                               1000.24   data required time
-----------------------------------------------------------------------------
                               1000.24   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                900.19   slack (MET)


Startpoint: _46395_ (negative level-sensitive latch clocked by clk)
Endpoint: _38249_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   19.26                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.01    0.03  500.03 v clkbuf_0_clk_i/Z (BUF_X4)
     4   41.47                           clknet_0_clk_i (net)
                  0.01    0.00  500.04 v clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.01    0.04  500.07 v clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   33.42                           clknet_2_2__leaf_clk_i (net)
                  0.01    0.00  500.07 v _38224_/A1 (NAND2_X1)
                  0.03    0.04  500.11 ^ _38224_/ZN (NAND2_X1)
     1   10.17                           _18467_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__18467_/A (BUF_X4)
                  0.02    0.04  500.15 ^ clkbuf_0__18467_/Z (BUF_X4)
     8   35.98                           clknet_0__18467_ (net)
                  0.02    0.00  500.15 ^ clkbuf_3_3__f__18467_/A (BUF_X4)
                  0.02    0.04  500.19 ^ clkbuf_3_3__f__18467_/Z (BUF_X4)
    13   27.68                           clknet_3_3__leaf__18467_ (net)
                  0.02    0.00  500.19 ^ _38225__114/A (INV_X1)
                  0.01    0.01  500.20 v _38225__114/ZN (INV_X1)
     1    1.11                           net608 (net)
                  0.01    0.00  500.20 v _46395_/GN (DLL_X1)
                  0.01    0.07  500.27 v _46395_/Q (DLL_X1)
     1    1.03                           gen_sub_units_scm[10].sub_unit_i.gen_cg_word_iter[11].cg_i.en_latch (net)
                  0.01    0.00  500.27 v _38249_/A2 (AND2_X1)
                                500.27   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   19.66                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.06                           clknet_0_clk_i (net)
                  0.03    0.00 1000.04 ^ clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.08 ^ clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   34.08                           clknet_2_2__leaf_clk_i (net)
                  0.02    0.00 1000.09 ^ _38224_/A1 (NAND2_X1)
                  0.02    0.03 1000.12 v _38224_/ZN (NAND2_X1)
     1    9.78                           _18467_ (net)
                  0.02    0.00 1000.12 v clkbuf_0__18467_/A (BUF_X4)
                  0.01    0.04 1000.16 v clkbuf_0__18467_/Z (BUF_X4)
     8   32.79                           clknet_0__18467_ (net)
                  0.01    0.00 1000.16 v clkbuf_3_2__f__18467_/A (BUF_X4)
                  0.01    0.03 1000.19 v clkbuf_3_2__f__18467_/Z (BUF_X4)
     9   18.25                           clknet_3_2__leaf__18467_ (net)
                  0.01    0.00 1000.19 v _38225__66/A (INV_X1)
                  0.01    0.01 1000.20 ^ _38225__66/ZN (INV_X1)
     1    1.06                           net560 (net)
                  0.01    0.00 1000.20 ^ _38249_/A1 (AND2_X1)
                          0.00 1000.20   clock reconvergence pessimism
                          0.00 1000.20   clock gating setup time
                               1000.20   data required time
-----------------------------------------------------------------------------
                               1000.20   data required time
                               -500.27   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _46367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38496_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   19.66                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.06                           clknet_0_clk_i (net)
                  0.03    0.00    0.04 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     7   35.97                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _38222_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38222_/ZN (NAND2_X1)
     1    4.44                           _18466_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18466_/A (BUF_X4)
                  0.01    0.03    0.14 v clkbuf_0__18466_/Z (BUF_X4)
     2    7.54                           clknet_0__18466_ (net)
                  0.01    0.00    0.14 v clkbuf_1_0__f__18466_/A (BUF_X4)
                  0.01    0.03    0.17 v clkbuf_1_0__f__18466_/Z (BUF_X4)
     8   14.86                           clknet_1_0__leaf__18466_ (net)
                  0.01    0.00    0.17 v _38223__456/A (INV_X1)
                  0.01    0.01    0.18 ^ _38223__456/ZN (INV_X1)
     1    1.11                           net950 (net)
                  0.01    0.00    0.18 ^ _46367_/CK (DFFR_X2)
                  0.12    0.24    0.42 ^ _46367_/Q (DFFR_X2)
    38  108.10                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[8] (net)
                  0.12    0.00    0.42 ^ max_cap119/A (BUF_X16)
                  0.01    0.04    0.45 ^ max_cap119/Z (BUF_X16)
    25   69.56                           net119 (net)
                  0.01    0.01    0.46 ^ max_length118/A (BUF_X16)
                  0.01    0.02    0.48 ^ max_length118/Z (BUF_X16)
    63  129.47                           net118 (net)
                  0.05    0.04    0.52 ^ max_cap117/A (BUF_X16)
                  0.01    0.03    0.56 ^ max_cap117/Z (BUF_X16)
    58  129.04                           net117 (net)
                  0.03    0.02    0.58 ^ max_cap116/A (BUF_X16)
                  0.01    0.03    0.61 ^ max_cap116/Z (BUF_X16)
    71  125.56                           net116 (net)
                  0.07    0.06    0.66 ^ _38496_/D (DLH_X1)
                                  0.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   19.66                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.06                           clknet_0_clk_i (net)
                  0.03    0.00    0.04 ^ clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.08 ^ clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   34.08                           clknet_2_2__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ _38261_/A1 (NAND2_X1)
                  0.02    0.03    0.11 v _38261_/ZN (NAND2_X1)
     1    7.58                           _18471_ (net)
                  0.02    0.00    0.11 v clkbuf_0__18471_/A (BUF_X4)
                  0.01    0.04    0.15 v clkbuf_0__18471_/Z (BUF_X4)
     8   32.22                           clknet_0__18471_ (net)
                  0.01    0.00    0.15 v clkbuf_3_4__f__18471_/A (BUF_X4)
                  0.01    0.03    0.18 v clkbuf_3_4__f__18471_/Z (BUF_X4)
     7   15.34                           clknet_3_4__leaf__18471_ (net)
                  0.01    0.00    0.18 v net399_2/A (INV_X1)
                  0.01    0.01    0.19 ^ net399_2/ZN (INV_X1)
     1    1.03                           net496 (net)
                  0.01    0.00    0.19 ^ _38286_/A1 (AND2_X1)
                  0.02    0.04    0.23 ^ _38286_/ZN (AND2_X1)
     1    5.58                           gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.02    0.00    0.23 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.26 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X4)
     2    8.45                           clknet_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.01    0.00    0.26 ^ clkbuf_1_1__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.28 ^ clkbuf_1_1__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X4)
     9   13.68                           clknet_1_1__leaf_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.01    0.00    0.28 ^ _38496_/G (DLH_X1)
                          0.00    0.28   clock reconvergence pessimism
                          0.38    0.66   time borrowed from endpoint
                                  0.66   data required time
-----------------------------------------------------------------------------
                                  0.66   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk nominal pulse width               500.00
clock latency difference               -0.01
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.96
actual time borrow                      0.38
--------------------------------------------



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _46361_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    4.67                           rst_ni (net)
                  0.00    0.00  100.00 ^ input10/A (BUF_X4)
                  0.03    0.04  100.04 ^ input10/Z (BUF_X4)
    16   45.47                           net10 (net)
                  0.03    0.00  100.04 ^ _46361_/RN (DFFR_X2)
                                100.04   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   19.66                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.06                           clknet_0_clk_i (net)
                  0.03    0.00 1000.04 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.09 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     7   35.97                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00 1000.09 ^ _38222_/A1 (NAND2_X1)
                  0.01    0.02 1000.11 v _38222_/ZN (NAND2_X1)
     1    4.44                           _18466_ (net)
                  0.01    0.00 1000.11 v clkbuf_0__18466_/A (BUF_X4)
                  0.01    0.03 1000.14 v clkbuf_0__18466_/Z (BUF_X4)
     2    7.54                           clknet_0__18466_ (net)
                  0.01    0.00 1000.14 v clkbuf_1_0__f__18466_/A (BUF_X4)
                  0.01    0.03 1000.16 v clkbuf_1_0__f__18466_/Z (BUF_X4)
     8   14.86                           clknet_1_0__leaf__18466_ (net)
                  0.01    0.00 1000.16 v _38223__462/A (INV_X1)
                  0.01    0.01 1000.17 ^ _38223__462/ZN (INV_X1)
     1    1.00                           net956 (net)
                  0.01    0.00 1000.17 ^ _46361_/CK (DFFR_X2)
                          0.00 1000.17   clock reconvergence pessimism
                          0.06 1000.24   library recovery time
                               1000.24   data required time
-----------------------------------------------------------------------------
                               1000.24   data required time
                               -100.04   data arrival time
-----------------------------------------------------------------------------
                                900.19   slack (MET)


Startpoint: _46395_ (negative level-sensitive latch clocked by clk)
Endpoint: _38249_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                        500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock source latency
                  0.00    0.00  500.00 v clk_i (in)
     1   19.26                           clk_i (net)
                  0.00    0.00  500.00 v clkbuf_0_clk_i/A (BUF_X4)
                  0.01    0.03  500.03 v clkbuf_0_clk_i/Z (BUF_X4)
     4   41.47                           clknet_0_clk_i (net)
                  0.01    0.00  500.04 v clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.01    0.04  500.07 v clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   33.42                           clknet_2_2__leaf_clk_i (net)
                  0.01    0.00  500.07 v _38224_/A1 (NAND2_X1)
                  0.03    0.04  500.11 ^ _38224_/ZN (NAND2_X1)
     1   10.17                           _18467_ (net)
                  0.03    0.00  500.11 ^ clkbuf_0__18467_/A (BUF_X4)
                  0.02    0.04  500.15 ^ clkbuf_0__18467_/Z (BUF_X4)
     8   35.98                           clknet_0__18467_ (net)
                  0.02    0.00  500.15 ^ clkbuf_3_3__f__18467_/A (BUF_X4)
                  0.02    0.04  500.19 ^ clkbuf_3_3__f__18467_/Z (BUF_X4)
    13   27.68                           clknet_3_3__leaf__18467_ (net)
                  0.02    0.00  500.19 ^ _38225__114/A (INV_X1)
                  0.01    0.01  500.20 v _38225__114/ZN (INV_X1)
     1    1.11                           net608 (net)
                  0.01    0.00  500.20 v _46395_/GN (DLL_X1)
                  0.01    0.07  500.27 v _46395_/Q (DLL_X1)
     1    1.03                           gen_sub_units_scm[10].sub_unit_i.gen_cg_word_iter[11].cg_i.en_latch (net)
                  0.01    0.00  500.27 v _38249_/A2 (AND2_X1)
                                500.27   data arrival time

                       1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock source latency
                  0.00    0.00 1000.00 ^ clk_i (in)
     1   19.66                           clk_i (net)
                  0.00    0.00 1000.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04 1000.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.06                           clknet_0_clk_i (net)
                  0.03    0.00 1000.04 ^ clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.02    0.04 1000.08 ^ clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   34.08                           clknet_2_2__leaf_clk_i (net)
                  0.02    0.00 1000.09 ^ _38224_/A1 (NAND2_X1)
                  0.02    0.03 1000.12 v _38224_/ZN (NAND2_X1)
     1    9.78                           _18467_ (net)
                  0.02    0.00 1000.12 v clkbuf_0__18467_/A (BUF_X4)
                  0.01    0.04 1000.16 v clkbuf_0__18467_/Z (BUF_X4)
     8   32.79                           clknet_0__18467_ (net)
                  0.01    0.00 1000.16 v clkbuf_3_2__f__18467_/A (BUF_X4)
                  0.01    0.03 1000.19 v clkbuf_3_2__f__18467_/Z (BUF_X4)
     9   18.25                           clknet_3_2__leaf__18467_ (net)
                  0.01    0.00 1000.19 v _38225__66/A (INV_X1)
                  0.01    0.01 1000.20 ^ _38225__66/ZN (INV_X1)
     1    1.06                           net560 (net)
                  0.01    0.00 1000.20 ^ _38249_/A1 (AND2_X1)
                          0.00 1000.20   clock reconvergence pessimism
                          0.00 1000.20   clock gating setup time
                               1000.20   data required time
-----------------------------------------------------------------------------
                               1000.20   data required time
                               -500.27   data arrival time
-----------------------------------------------------------------------------
                                499.93   slack (MET)


Startpoint: _46367_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _38496_ (positive level-sensitive latch clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   19.66                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.06                           clknet_0_clk_i (net)
                  0.03    0.00    0.04 ^ clkbuf_2_0__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.09 ^ clkbuf_2_0__f_clk_i/Z (BUF_X4)
     7   35.97                           clknet_2_0__leaf_clk_i (net)
                  0.02    0.00    0.09 ^ _38222_/A1 (NAND2_X1)
                  0.01    0.02    0.11 v _38222_/ZN (NAND2_X1)
     1    4.44                           _18466_ (net)
                  0.01    0.00    0.11 v clkbuf_0__18466_/A (BUF_X4)
                  0.01    0.03    0.14 v clkbuf_0__18466_/Z (BUF_X4)
     2    7.54                           clknet_0__18466_ (net)
                  0.01    0.00    0.14 v clkbuf_1_0__f__18466_/A (BUF_X4)
                  0.01    0.03    0.17 v clkbuf_1_0__f__18466_/Z (BUF_X4)
     8   14.86                           clknet_1_0__leaf__18466_ (net)
                  0.01    0.00    0.17 v _38223__456/A (INV_X1)
                  0.01    0.01    0.18 ^ _38223__456/ZN (INV_X1)
     1    1.11                           net950 (net)
                  0.01    0.00    0.18 ^ _46367_/CK (DFFR_X2)
                  0.12    0.24    0.42 ^ _46367_/Q (DFFR_X2)
    38  108.10                           gen_sub_units_scm[0].sub_unit_i.wdata_a_i[8] (net)
                  0.12    0.00    0.42 ^ max_cap119/A (BUF_X16)
                  0.01    0.04    0.45 ^ max_cap119/Z (BUF_X16)
    25   69.56                           net119 (net)
                  0.01    0.01    0.46 ^ max_length118/A (BUF_X16)
                  0.01    0.02    0.48 ^ max_length118/Z (BUF_X16)
    63  129.47                           net118 (net)
                  0.05    0.04    0.52 ^ max_cap117/A (BUF_X16)
                  0.01    0.03    0.56 ^ max_cap117/Z (BUF_X16)
    58  129.04                           net117 (net)
                  0.03    0.02    0.58 ^ max_cap116/A (BUF_X16)
                  0.01    0.03    0.61 ^ max_cap116/Z (BUF_X16)
    71  125.56                           net116 (net)
                  0.07    0.06    0.66 ^ _38496_/D (DLH_X1)
                                  0.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk_i (in)
     1   19.66                           clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/A (BUF_X4)
                  0.03    0.04    0.04 ^ clkbuf_0_clk_i/Z (BUF_X4)
     4   43.06                           clknet_0_clk_i (net)
                  0.03    0.00    0.04 ^ clkbuf_2_2__f_clk_i/A (BUF_X4)
                  0.02    0.04    0.08 ^ clkbuf_2_2__f_clk_i/Z (BUF_X4)
     8   34.08                           clknet_2_2__leaf_clk_i (net)
                  0.02    0.00    0.08 ^ _38261_/A1 (NAND2_X1)
                  0.02    0.03    0.11 v _38261_/ZN (NAND2_X1)
     1    7.58                           _18471_ (net)
                  0.02    0.00    0.11 v clkbuf_0__18471_/A (BUF_X4)
                  0.01    0.04    0.15 v clkbuf_0__18471_/Z (BUF_X4)
     8   32.22                           clknet_0__18471_ (net)
                  0.01    0.00    0.15 v clkbuf_3_4__f__18471_/A (BUF_X4)
                  0.01    0.03    0.18 v clkbuf_3_4__f__18471_/Z (BUF_X4)
     7   15.34                           clknet_3_4__leaf__18471_ (net)
                  0.01    0.00    0.18 v net399_2/A (INV_X1)
                  0.01    0.01    0.19 ^ net399_2/ZN (INV_X1)
     1    1.03                           net496 (net)
                  0.01    0.00    0.19 ^ _38286_/A1 (AND2_X1)
                  0.02    0.04    0.23 ^ _38286_/ZN (AND2_X1)
     1    5.58                           gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.02    0.00    0.23 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.26 ^ clkbuf_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X4)
     2    8.45                           clknet_0_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.01    0.00    0.26 ^ clkbuf_1_1__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/A (BUF_X4)
                  0.01    0.02    0.28 ^ clkbuf_1_1__f_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o/Z (BUF_X4)
     9   13.68                           clknet_1_1__leaf_gen_sub_units_scm[11].sub_unit_i.gen_cg_word_iter[11].cg_i.clk_o (net)
                  0.01    0.00    0.28 ^ _38496_/G (DLH_X1)
                          0.00    0.28   clock reconvergence pessimism
                          0.38    0.66   time borrowed from endpoint
                                  0.66   data required time
-----------------------------------------------------------------------------
                                  0.66   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk nominal pulse width               500.00
clock latency difference               -0.01
library setup time                     -0.03
--------------------------------------------
max time borrow                       499.96
actual time borrow                      0.38
--------------------------------------------



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_18998_/ZN                            106.81  130.44  -23.63 (VIOLATED)
_18875_/ZN                            106.81  111.99   -5.18 (VIOLATED)
_18667_/ZN                             63.32   68.07   -4.75 (VIOLATED)
_18791_/ZN                             63.32   67.09   -3.77 (VIOLATED)
_18661_/ZN                            106.81  110.50   -3.68 (VIOLATED)
_18782_/ZN                             63.32   66.28   -2.96 (VIOLATED)
_18761_/ZN                             63.32   65.25   -1.92 (VIOLATED)
_46371_/Q                             120.85  121.77   -0.92 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.05217072740197182

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2628

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-23.630653381347656

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.2212

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 8

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.6645

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.03e-05   1.52e-06   2.69e-04   3.01e-04  29.0%
Combinational          3.68e-05   3.43e-05   6.64e-04   7.36e-04  71.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.71e-05   3.58e-05   9.34e-04   1.04e-03 100.0%
                           6.5%       3.5%      90.1%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 46058 u^2 31% utilization.

This plugin does not support propagateSizeHints()
This plugin does not support propagateSizeHints()
Elapsed time: 0:37.00[h:]min:sec. CPU time: user 36.44 sys 0.50 (99%). Peak memory: 735556KB.
