// Seed: 1884578718
module module_0 (
    output id_0,
    input id_1,
    output tri1 id_2,
    input logic id_3,
    input id_4,
    input id_5
);
  assign id_2[1] = 1;
  logic id_6, id_7;
endmodule
