# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do cont_bin_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/SIMON JALIL/Documents/FACULTAD/5_Ano/Sistemas Digitales Avanzados - FPGA/Laboratorios/Laboratorio_5/cont_bin/cont_bin.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:56 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/SIMON JALIL/Documents/FACULTAD/5_Ano/Sistemas Digitales Avanzados - FPGA/Laboratorios/Laboratorio_5/cont_bin/cont_bin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cont_bin
# -- Compiling architecture behav of cont_bin
# End time: 22:51:56 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/SIMON JALIL/Documents/FACULTAD/5_Ano/Sistemas Digitales Avanzados - FPGA/Laboratorios/Laboratorio_5/cont_bin/tb_cont_bin.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:56 on Nov 15,2019
# vcom -reportprogress 300 -93 -work work C:/Users/SIMON JALIL/Documents/FACULTAD/5_Ano/Sistemas Digitales Avanzados - FPGA/Laboratorios/Laboratorio_5/cont_bin/tb_cont_bin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_cont_bin
# -- Compiling architecture behav of tb_cont_bin
# End time: 22:51:56 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  tb_cont_bin
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" tb_cont_bin 
# Start time: 22:51:56 on Nov 15,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_cont_bin(behav)
# Loading work.cont_bin(behav)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Can't move the Now cursor.
# Break key hit
# Break in Process data_gen at C:/Users/SIMON JALIL/Documents/FACULTAD/5_Ano/Sistemas Digitales Avanzados - FPGA/Laboratorios/Laboratorio_5/cont_bin/tb_cont_bin.vhd line 47
# End time: 22:53:40 on Nov 15,2019, Elapsed time: 0:01:44
# Errors: 7, Warnings: 0
