INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/nvimOxJJBt/85/JOYBUS_host.sv" into library work
INFO: [VRFC 10-311] analyzing module JOYBUS_host
ERROR: [VRFC 10-4982] syntax error near '@' [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:31]
ERROR: [VRFC 10-4982] syntax error near '*)' [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:45]
INFO: [VRFC 10-2458] undeclared symbol JB_RX, assumed default net type wire [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:58]
ERROR: [VRFC 10-4982] syntax error near '@' [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:66]
ERROR: [VRFC 10-4982] syntax error near '<=' [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:71]
ERROR: [VRFC 10-4982] syntax error near 'reg' [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:89]
ERROR: [VRFC 10-2790] Verilog 2000 keyword reg used in incorrect context [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:89]
ERROR: [VRFC 10-4982] syntax error near '@' [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:93]
ERROR: [VRFC 10-4982] syntax error near '=' [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:111]
ERROR: [VRFC 10-4982] syntax error near '=' [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:116]
ERROR: [VRFC 10-4982] syntax error near '=' [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:120]
ERROR: [VRFC 10-4982] syntax error near 'end' [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:125]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:125]
ERROR: [VRFC 10-2939] 'logic' is an unknown type [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:22]
ERROR: [VRFC 10-2939] 'logic' is an unknown type [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:23]
ERROR: [VRFC 10-2939] 'logic' is an unknown type [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:24]
ERROR: [VRFC 10-2939] 'logic' is an unknown type [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:25]
ERROR: [VRFC 10-2939] 'logic' is an unknown type [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:30]
ERROR: [VRFC 10-2939] 'always_ff' is an unknown type [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:31]
ERROR: [VRFC 10-2969] 'poll_cycle_count' is not a type [/tmp/nvimOxJJBt/85/JOYBUS_host.sv:35]
INFO: [#UNDEF] Sorry, too many errors..
