# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do manchester_decoder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:10:36 on Oct 22,2021
# vcom -reportprogress 300 -93 -work work C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity manchester_decoder
# -- Compiling architecture manchester_decoder_behavioral of manchester_decoder
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd(138): (vcom-1136) Unknown identifier "clk_100".
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd(138): Expression is not a signal.
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd(140): (vcom-1136) Unknown identifier "clk_100".
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd(410): VHDL Compiler exiting
# End time: 12:10:36 on Oct 22,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./manchester_decoder_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd}"
vsim work.manchester_decoder
# vsim work.manchester_decoder 
# Start time: 12:18:42 on Oct 22,2021
# Loading std.standard
# ** Error: (vsim-3173) Entity 'C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/simulation/modelsim/rtl_work.manchester_decoder' has no architecture.
# Error loading design
# End time: 12:18:42 on Oct 22,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:09 on Oct 22,2021
# vcom -reportprogress 300 -work work C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity manchester_decoder
# -- Compiling architecture manchester_decoder_behavioral of manchester_decoder
# End time: 12:19:09 on Oct 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/Packages/string_utils_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:15 on Oct 22,2021
# vcom -reportprogress 300 -work work C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/Packages/string_utils_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package string_utils_pkg
# -- Compiling package body string_utils_pkg
# -- Loading package string_utils_pkg
# End time: 12:19:16 on Oct 22,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:19:19 on Oct 22,2021
# vcom -reportprogress 300 -work work C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package string_utils_pkg
# -- Compiling entity manchester_decoder_tb
# -- Compiling architecture manchester_decoder_tb_behav of manchester_decoder_tb
# -- Loading entity manchester_decoder
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd(181): (vcom-1136) Unknown identifier "reset".
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd(181): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd(181): Wait statement has no sensitivity list or time out clause.
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd(1075): VHDL Compiler exiting
# End time: 12:19:20 on Oct 22,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 1
vcom -reportprogress 300 -work work {C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:20:51 on Oct 22,2021
# vcom -reportprogress 300 -work work C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package string_utils_pkg
# -- Compiling entity manchester_decoder_tb
# -- Compiling architecture manchester_decoder_tb_behav of manchester_decoder_tb
# -- Loading entity manchester_decoder
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd(121): Signal declaration 'reset' not allowed in this region.
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd(1076): VHDL Compiler exiting
# End time: 12:20:51 on Oct 22,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:44 on Oct 22,2021
# vcom -reportprogress 300 -work work C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package string_utils_pkg
# -- Compiling entity manchester_decoder_tb
# -- Compiling architecture manchester_decoder_tb_behav of manchester_decoder_tb
# -- Loading entity manchester_decoder
# End time: 12:21:44 on Oct 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.manchester_decoder_tb
# vsim work.manchester_decoder_tb 
# Start time: 12:21:52 on Oct 22,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.string_utils_pkg(body)
# Loading work.manchester_decoder_tb(manchester_decoder_tb_behav)
# Loading work.manchester_decoder(manchester_decoder_behavioral)
add wave -position insertpoint sim:/manchester_decoder_tb/DUT/*
run -all
vcom -reportprogress 300 -work work {C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:30:15 on Oct 22,2021
# vcom -reportprogress 300 -work work C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package string_utils_pkg
# -- Compiling entity manchester_decoder_tb
# -- Compiling architecture manchester_decoder_tb_behav of manchester_decoder_tb
# -- Loading entity manchester_decoder
# End time: 12:30:15 on Oct 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.manchester_decoder_tb
# End time: 12:30:23 on Oct 22,2021, Elapsed time: 0:08:31
# Errors: 0, Warnings: 0
# vsim work.manchester_decoder_tb 
# Start time: 12:30:23 on Oct 22,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.string_utils_pkg(body)
# Loading work.manchester_decoder_tb(manchester_decoder_tb_behav)
# Loading work.manchester_decoder(manchester_decoder_behavioral)
add wave -position insertpoint sim:/manchester_decoder_tb/DUT/*
run -all
vcom -reportprogress 300 -work work {C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:34:07 on Oct 22,2021
# vcom -reportprogress 300 -work work C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package string_utils_pkg
# -- Compiling entity manchester_decoder_tb
# -- Compiling architecture manchester_decoder_tb_behav of manchester_decoder_tb
# -- Loading entity manchester_decoder
# End time: 12:34:07 on Oct 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.manchester_decoder_tb
# End time: 12:34:18 on Oct 22,2021, Elapsed time: 0:03:55
# Errors: 0, Warnings: 0
# vsim work.manchester_decoder_tb 
# Start time: 12:34:18 on Oct 22,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.string_utils_pkg(body)
# Loading work.manchester_decoder_tb(manchester_decoder_tb_behav)
# Loading work.manchester_decoder(manchester_decoder_behavioral)
add wave -position insertpoint sim:/manchester_decoder_tb/DUT/*
run -all
vcom -reportprogress 300 -work work {C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:50 on Oct 22,2021
# vcom -reportprogress 300 -work work C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity manchester_decoder
# -- Compiling architecture manchester_decoder_behavioral of manchester_decoder
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd(177): (vcom-1136) Unknown identifier "hdp".
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd(177): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd(223): (vcom-1136) Unknown identifier "hdp".
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd(223): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'or'.
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd(223): Type error resolving infix expression "or" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd(238): (vcom-1136) Unknown identifier "hdp".
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd(238): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd(280): (vcom-1136) Unknown identifier "hdp".
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd(280): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd(400): VHDL Compiler exiting
# End time: 12:42:50 on Oct 22,2021, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:13 on Oct 22,2021
# vcom -reportprogress 300 -work work C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity manchester_decoder
# -- Compiling architecture manchester_decoder_behavioral of manchester_decoder
# End time: 12:44:14 on Oct 22,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:21 on Oct 22,2021
# vcom -reportprogress 300 -work work C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package string_utils_pkg
# -- Compiling entity manchester_decoder_tb
# -- Compiling architecture manchester_decoder_tb_behav of manchester_decoder_tb
# -- Loading entity manchester_decoder
# End time: 12:44:21 on Oct 22,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.manchester_decoder_tb
# End time: 12:44:29 on Oct 22,2021, Elapsed time: 0:10:11
# Errors: 10, Warnings: 0
# vsim work.manchester_decoder_tb 
# Start time: 12:44:29 on Oct 22,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.string_utils_pkg(body)
# Loading work.manchester_decoder_tb(manchester_decoder_tb_behav)
# Loading work.manchester_decoder(manchester_decoder_behavioral)
add wave -position insertpoint sim:/manchester_decoder_tb/DUT/*
run -all
# End time: 12:59:04 on Oct 22,2021, Elapsed time: 0:14:35
# Errors: 0, Warnings: 0
