

================================================================
== Vitis HLS Report for 'bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Mon Apr  1 07:33:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bcd_4-digit_adder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.526 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        3|        3|         1|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%cout_tmp_3_015 = alloca i32 1"   --->   Operation 4 'alloca' 'cout_tmp_3_015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->bcd_4_digit_adder.cpp:27]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 6 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_load"   --->   Operation 7 'read' 'b_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %a_load"   --->   Operation 8 'read' 'a_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%or_ln_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %or_ln"   --->   Operation 9 'read' 'or_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%icmp_ln8_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln8"   --->   Operation 10 'read' 'icmp_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i128 %or_ln_read, i128 %empty"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln55 = store i3 1, i3 %i" [C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->bcd_4_digit_adder.cpp:27]   --->   Operation 12 'store' 'store_ln55' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 5.52>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%cin_assign = phi i1 %icmp_ln8_read, void %newFuncRoot, i1 %cout_tmp_3, void %for.inc.split"   --->   Operation 14 'phi' 'cin_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->bcd_4_digit_adder.cpp:27]   --->   Operation 15 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.71ns)   --->   "%icmp_ln26 = icmp_eq  i3 %i_2, i3 4" [bcd_4_digit_adder.cpp:26]   --->   Operation 16 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc.split, void %for.end.exitStub" [bcd_4_digit_adder.cpp:26]   --->   Operation 17 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%cout_tmp_3_015_load_1 = load i1 %cout_tmp_3_015" [bcd_4_digit_adder.cpp:8->bcd_4_digit_adder.cpp:27]   --->   Operation 18 'load' 'cout_tmp_3_015_load_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_load = load i128 %empty" [bcd_4_digit_adder.cpp:16->bcd_4_digit_adder.cpp:27]   --->   Operation 19 'load' 'p_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [bcd_4_digit_adder.cpp:26]   --->   Operation 20 'specpipeline' 'specpipeline_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [bcd_4_digit_adder.cpp:26]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [bcd_4_digit_adder.cpp:26]   --->   Operation 22 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i3 %i_2" [C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->bcd_4_digit_adder.cpp:27]   --->   Operation 23 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %trunc_ln56, i5 0" [C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190->bcd_4_digit_adder.cpp:27]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %shl_ln" [bcd_4_digit_adder.cpp:27]   --->   Operation 25 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.40ns)   --->   "%lshr_ln27 = lshr i128 %a_load_read, i128 %zext_ln27" [bcd_4_digit_adder.cpp:27]   --->   Operation 26 'lshr' 'lshr_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.40> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i128 %lshr_ln27" [bcd_4_digit_adder.cpp:27]   --->   Operation 27 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.40ns)   --->   "%lshr_ln27_1 = lshr i128 %b_load_read, i128 %zext_ln27" [bcd_4_digit_adder.cpp:27]   --->   Operation 28 'lshr' 'lshr_ln27_1' <Predicate = (!icmp_ln26)> <Delay = 1.40> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i128 %lshr_ln27_1" [bcd_4_digit_adder.cpp:27]   --->   Operation 29 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i1 %cin_assign" [bcd_4_digit_adder.cpp:5->bcd_4_digit_adder.cpp:27]   --->   Operation 30 'zext' 'zext_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln5 = add i32 %trunc_ln27, i32 %zext_ln5" [bcd_4_digit_adder.cpp:5->bcd_4_digit_adder.cpp:27]   --->   Operation 31 'add' 'add_ln5' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_sum = add i32 %add_ln5, i32 %trunc_ln27_1" [bcd_4_digit_adder.cpp:5->bcd_4_digit_adder.cpp:27]   --->   Operation 32 'add' 'temp_sum' <Predicate = (!icmp_ln26)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (1.14ns)   --->   "%cout_tmp_3 = icmp_ugt  i32 %temp_sum, i32 9" [bcd_4_digit_adder.cpp:8->bcd_4_digit_adder.cpp:27]   --->   Operation 33 'icmp' 'cout_tmp_3' <Predicate = (!icmp_ln26)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.62ns)   --->   "%add_ln8 = add i2 %trunc_ln56, i2 3" [bcd_4_digit_adder.cpp:8->bcd_4_digit_adder.cpp:27]   --->   Operation 34 'add' 'add_ln8' <Predicate = (!icmp_ln26)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %add_ln8, i32 1" [bcd_4_digit_adder.cpp:8->bcd_4_digit_adder.cpp:27]   --->   Operation 35 'bitselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.34ns)   --->   "%select_ln8 = select i1 %tmp, i1 %cout_tmp_3, i1 %cout_tmp_3_015_load_1" [bcd_4_digit_adder.cpp:8->bcd_4_digit_adder.cpp:27]   --->   Operation 36 'select' 'select_ln8' <Predicate = (!icmp_ln26)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.14ns)   --->   "%add_ln12 = add i32 %temp_sum, i32 4294967286" [bcd_4_digit_adder.cpp:12->bcd_4_digit_adder.cpp:27]   --->   Operation 37 'add' 'add_ln12' <Predicate = (!icmp_ln26)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node shl_ln16_1)   --->   "%temp_sum_1 = select i1 %cout_tmp_3, i32 %add_ln12, i32 %temp_sum" [bcd_4_digit_adder.cpp:11->bcd_4_digit_adder.cpp:27]   --->   Operation 38 'select' 'temp_sum_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.29ns)   --->   "%shl_ln16 = shl i128 4294967295, i128 %zext_ln27" [bcd_4_digit_adder.cpp:16->bcd_4_digit_adder.cpp:27]   --->   Operation 39 'shl' 'shl_ln16' <Predicate = (!icmp_ln26)> <Delay = 1.29> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node shl_ln16_1)   --->   "%zext_ln16 = zext i32 %temp_sum_1" [bcd_4_digit_adder.cpp:16->bcd_4_digit_adder.cpp:27]   --->   Operation 40 'zext' 'zext_ln16' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.27ns) (out node of the LUT)   --->   "%shl_ln16_1 = shl i128 %zext_ln16, i128 %zext_ln27" [bcd_4_digit_adder.cpp:16->bcd_4_digit_adder.cpp:27]   --->   Operation 41 'shl' 'shl_ln16_1' <Predicate = (!icmp_ln26)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln16)   --->   "%xor_ln16 = xor i128 %shl_ln16, i128 340282366920938463463374607431768211455" [bcd_4_digit_adder.cpp:16->bcd_4_digit_adder.cpp:27]   --->   Operation 42 'xor' 'xor_ln16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln16)   --->   "%and_ln16 = and i128 %p_load, i128 %xor_ln16" [bcd_4_digit_adder.cpp:16->bcd_4_digit_adder.cpp:27]   --->   Operation 43 'and' 'and_ln16' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.32ns) (out node of the LUT)   --->   "%or_ln16 = or i128 %shl_ln16_1, i128 %and_ln16" [bcd_4_digit_adder.cpp:16->bcd_4_digit_adder.cpp:27]   --->   Operation 44 'or' 'or_ln16' <Predicate = (!icmp_ln26)> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.71ns)   --->   "%add_ln26 = add i3 %i_2, i3 1" [bcd_4_digit_adder.cpp:26]   --->   Operation 45 'add' 'add_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln16 = store i128 %or_ln16, i128 %empty" [bcd_4_digit_adder.cpp:16->bcd_4_digit_adder.cpp:27]   --->   Operation 46 'store' 'store_ln16' <Predicate = (!icmp_ln26)> <Delay = 0.46>
ST_2 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln55 = store i3 %add_ln26, i3 %i" [C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:55->C:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->bcd_4_digit_adder.cpp:27]   --->   Operation 47 'store' 'store_ln55' <Predicate = (!icmp_ln26)> <Delay = 0.46>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln26 = store i1 %select_ln8, i1 %cout_tmp_3_015" [bcd_4_digit_adder.cpp:26]   --->   Operation 48 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc" [bcd_4_digit_adder.cpp:26]   --->   Operation 49 'br' 'br_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%cout_tmp_3_015_load = load i1 %cout_tmp_3_015"   --->   Operation 50 'load' 'cout_tmp_3_015_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_load8 = load i128 %empty"   --->   Operation 51 'load' 'p_load8' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cout_tmp_3_015_out, i1 %cout_tmp_3_015_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %p_out, i128 %p_load8"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ icmp_ln8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ or_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cout_tmp_3_015_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cout_tmp_3_015         (alloca           ) [ 011]
i                      (alloca           ) [ 011]
empty                  (alloca           ) [ 011]
b_load_read            (read             ) [ 011]
a_load_read            (read             ) [ 011]
or_ln_read             (read             ) [ 000]
icmp_ln8_read          (read             ) [ 011]
store_ln0              (store            ) [ 000]
store_ln55             (store            ) [ 000]
br_ln0                 (br               ) [ 011]
cin_assign             (phi              ) [ 011]
i_2                    (load             ) [ 000]
icmp_ln26              (icmp             ) [ 011]
br_ln26                (br               ) [ 000]
cout_tmp_3_015_load_1  (load             ) [ 000]
p_load                 (load             ) [ 000]
specpipeline_ln26      (specpipeline     ) [ 000]
speclooptripcount_ln26 (speclooptripcount) [ 000]
specloopname_ln26      (specloopname     ) [ 000]
trunc_ln56             (trunc            ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
zext_ln27              (zext             ) [ 000]
lshr_ln27              (lshr             ) [ 000]
trunc_ln27             (trunc            ) [ 000]
lshr_ln27_1            (lshr             ) [ 000]
trunc_ln27_1           (trunc            ) [ 000]
zext_ln5               (zext             ) [ 000]
add_ln5                (add              ) [ 000]
temp_sum               (add              ) [ 000]
cout_tmp_3             (icmp             ) [ 011]
add_ln8                (add              ) [ 000]
tmp                    (bitselect        ) [ 000]
select_ln8             (select           ) [ 000]
add_ln12               (add              ) [ 000]
temp_sum_1             (select           ) [ 000]
shl_ln16               (shl              ) [ 000]
zext_ln16              (zext             ) [ 000]
shl_ln16_1             (shl              ) [ 000]
xor_ln16               (xor              ) [ 000]
and_ln16               (and              ) [ 000]
or_ln16                (or               ) [ 000]
add_ln26               (add              ) [ 000]
store_ln16             (store            ) [ 000]
store_ln55             (store            ) [ 000]
store_ln26             (store            ) [ 000]
br_ln26                (br               ) [ 011]
cout_tmp_3_015_load    (load             ) [ 000]
p_load8                (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="icmp_ln8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="or_ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="or_ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cout_tmp_3_015_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cout_tmp_3_015_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="cout_tmp_3_015_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cout_tmp_3_015/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="empty_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_load_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="128" slack="0"/>
<pin id="72" dir="0" index="1" bw="128" slack="0"/>
<pin id="73" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_load_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="a_load_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_load_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="or_ln_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="128" slack="0"/>
<pin id="84" dir="0" index="1" bw="128" slack="0"/>
<pin id="85" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="or_ln_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln8_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln8_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln0_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln0_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="128" slack="0"/>
<pin id="104" dir="0" index="2" bw="128" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="cin_assign_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="110" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cin_assign (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="cin_assign_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cin_assign/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln0_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="128" slack="0"/>
<pin id="119" dir="0" index="1" bw="128" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln55_store_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="3" slack="0"/>
<pin id="125" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_2_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="1"/>
<pin id="129" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln26_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="cout_tmp_3_015_load_1_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cout_tmp_3_015_load_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="p_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="128" slack="1"/>
<pin id="141" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln56_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="shl_ln_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln27_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="lshr_ln27_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="128" slack="1"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln27/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln27_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="128" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="lshr_ln27_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="128" slack="1"/>
<pin id="169" dir="0" index="1" bw="7" slack="0"/>
<pin id="170" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln27_1/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln27_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="128" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln5_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln5_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="temp_sum_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_sum/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="cout_tmp_3_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cout_tmp_3/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln8_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="2" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="select_ln8_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln12_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="5" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="temp_sum_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_sum_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="shl_ln16_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="33" slack="0"/>
<pin id="236" dir="0" index="1" bw="7" slack="0"/>
<pin id="237" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln16/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln16_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="shl_ln16_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="7" slack="0"/>
<pin id="247" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln16_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xor_ln16_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="128" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="and_ln16_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="128" slack="0"/>
<pin id="258" dir="0" index="1" bw="128" slack="0"/>
<pin id="259" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln16/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="or_ln16_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="128" slack="0"/>
<pin id="264" dir="0" index="1" bw="128" slack="0"/>
<pin id="265" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln26_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln16_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="128" slack="0"/>
<pin id="276" dir="0" index="1" bw="128" slack="1"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln55_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="3" slack="1"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln26_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="1"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="cout_tmp_3_015_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cout_tmp_3_015_load/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_load8_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="128" slack="1"/>
<pin id="295" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load8/2 "/>
</bind>
</comp>

<comp id="297" class="1005" name="cout_tmp_3_015_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cout_tmp_3_015 "/>
</bind>
</comp>

<comp id="304" class="1005" name="i_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="311" class="1005" name="empty_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="128" slack="0"/>
<pin id="313" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="319" class="1005" name="b_load_read_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="128" slack="1"/>
<pin id="321" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="b_load_read "/>
</bind>
</comp>

<comp id="324" class="1005" name="a_load_read_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="128" slack="1"/>
<pin id="326" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="a_load_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="icmp_ln8_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln8_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="cout_tmp_3_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="cout_tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="54" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="56" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="121"><net_src comp="82" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="145"><net_src comp="127" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="158" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="154" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="167" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="111" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="163" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="172" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="142" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="198" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="12" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="192" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="136" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="224"><net_src comp="186" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="192" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="186" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="154" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="226" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="154" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="234" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="52" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="139" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="244" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="256" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="127" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="18" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="262" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="268" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="212" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="300"><net_src comp="58" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="307"><net_src comp="62" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="314"><net_src comp="66" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="322"><net_src comp="70" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="327"><net_src comp="76" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="332"><net_src comp="88" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="340"><net_src comp="192" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cout_tmp_3_015_out | {2 }
	Port: p_out | {2 }
 - Input state : 
	Port: bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1 : icmp_ln8 | {1 }
	Port: bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1 : or_ln | {1 }
	Port: bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1 : a_load | {1 }
	Port: bcd_4_digit_adder_Pipeline_VITIS_LOOP_26_1 : b_load | {1 }
  - Chain level:
	State 1
		store_ln55 : 1
	State 2
		icmp_ln26 : 1
		br_ln26 : 2
		trunc_ln56 : 1
		shl_ln : 2
		zext_ln27 : 3
		lshr_ln27 : 4
		trunc_ln27 : 5
		lshr_ln27_1 : 4
		trunc_ln27_1 : 5
		zext_ln5 : 1
		add_ln5 : 6
		temp_sum : 7
		cout_tmp_3 : 8
		add_ln8 : 2
		tmp : 3
		select_ln8 : 9
		add_ln12 : 8
		temp_sum_1 : 9
		shl_ln16 : 4
		zext_ln16 : 10
		shl_ln16_1 : 11
		xor_ln16 : 5
		and_ln16 : 5
		or_ln16 : 12
		add_ln26 : 1
		store_ln16 : 12
		store_ln55 : 2
		store_ln26 : 10
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|   lshr   |     lshr_ln27_fu_158     |    0    |   423   |
|          |    lshr_ln27_1_fu_167    |    0    |   423   |
|----------|--------------------------|---------|---------|
|    shl   |      shl_ln16_fu_234     |    0    |   104   |
|          |     shl_ln16_1_fu_244    |    0    |   100   |
|----------|--------------------------|---------|---------|
|    xor   |      xor_ln16_fu_250     |    0    |   128   |
|----------|--------------------------|---------|---------|
|    and   |      and_ln16_fu_256     |    0    |   128   |
|----------|--------------------------|---------|---------|
|    or    |      or_ln16_fu_262      |    0    |   128   |
|----------|--------------------------|---------|---------|
|          |      add_ln5_fu_180      |    0    |    32   |
|          |      temp_sum_fu_186     |    0    |    32   |
|    add   |      add_ln8_fu_198      |    0    |    9    |
|          |      add_ln12_fu_220     |    0    |    39   |
|          |      add_ln26_fu_268     |    0    |    10   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln26_fu_130     |    0    |    10   |
|          |     cout_tmp_3_fu_192    |    0    |    39   |
|----------|--------------------------|---------|---------|
|  select  |     select_ln8_fu_212    |    0    |    2    |
|          |     temp_sum_1_fu_226    |    0    |    32   |
|----------|--------------------------|---------|---------|
|          |  b_load_read_read_fu_70  |    0    |    0    |
|   read   |  a_load_read_read_fu_76  |    0    |    0    |
|          |   or_ln_read_read_fu_82  |    0    |    0    |
|          | icmp_ln8_read_read_fu_88 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  |   write_ln0_write_fu_94  |    0    |    0    |
|          |  write_ln0_write_fu_101  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     trunc_ln56_fu_142    |    0    |    0    |
|   trunc  |     trunc_ln27_fu_163    |    0    |    0    |
|          |    trunc_ln27_1_fu_172   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_146      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln27_fu_154     |    0    |    0    |
|   zext   |      zext_ln5_fu_176     |    0    |    0    |
|          |     zext_ln16_fu_240     |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        tmp_fu_204        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   1639  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  a_load_read_reg_324 |   128  |
|  b_load_read_reg_319 |   128  |
|  cin_assign_reg_108  |    1   |
|cout_tmp_3_015_reg_297|    1   |
|  cout_tmp_3_reg_337  |    1   |
|     empty_reg_311    |   128  |
|       i_reg_304      |    3   |
| icmp_ln8_read_reg_329|    1   |
+----------------------+--------+
|         Total        |   391  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1639  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   391  |    -   |
+-----------+--------+--------+
|   Total   |   391  |  1639  |
+-----------+--------+--------+
