JDF B
// Created by Version 2.0 
PROJECT ES_Project_VHDL
DESIGN es_project_vhdl Normal
DEVKIT GAL16V8D-15QP
ENTRY Pure VHDL
MODULE es_vhdl_module.vhd
MODSTYLE es_vhdl_module Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE es_vhdl_module
