LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY fanb_entt IS
	GENERIC (n: integer := 8);
	PORT (A, B: IN std_logic_vector(n-1 downto 0);
			Sum: OUT std_logic_vector(n-1 downto 0);
			Cout: OUT std_logic);
END fanb_entt;

ARCHITECTURE behavioral OF fanb_entt IS
	SIGNAL temp: std_logic_vector(n downto 0);
	BEGIN
		temp <= ('0'&A) + ('0'&B);
		Sum <= temp(n-1 downto 0);
		Cout <= temp(n);
END behavioral;
