$version Generated by VerilatedVcd $end
$date Tue Dec 13 13:19:27 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire 32 ; instruction [31:0] $end
  $var wire 32 C result [31:0] $end
  $scope module cpu $end
   $var wire 12 3 imm [11:0] $end
   $var wire 32 ; instruction [31:0] $end
   $var wire  7 K opcode [6:0] $end
   $var wire  5 # rd [4:0] $end
   $var wire 32 C result [31:0] $end
   $var wire  5 + rs1 [4:0] $end
   $scope module CL $end
    $var wire 12 3 imm [11:0] $end
    $var wire  7 K opcode [6:0] $end
    $var wire  5 # rd [4:0] $end
    $var wire  5 + rs1 [4:0] $end
   $upscope $end
   $scope module EU $end
    $var wire 12 3 imm [11:0] $end
    $var wire  7 K opcode [6:0] $end
    $var wire  5 # rd [4:0] $end
    $var wire 32 C result [31:0] $end
    $var wire  5 + rs1 [4:0] $end
   $upscope $end
   $scope module ID $end
    $var wire 12 3 imm [11:0] $end
    $var wire 32 ; instruction [31:0] $end
    $var wire  7 K opcode [6:0] $end
    $var wire  5 # rd [4:0] $end
    $var wire  5 + rs1 [4:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b01010 #
b10100 +
b101010101010 3
b10101010101010100101010101010101 ;
b00000000000000000000000000000000 C
b1010101 K
#1
b00000 #
b00000 +
b000000000000 3
b00000000000000000000000000000000 ;
b0000000 K
#2
b01010 #
b10100 +
b101010101010 3
b10101010101010100101010101010101 ;
b1010101 K
#3
b00000 #
b00000 +
b000000000000 3
b00000000000000000000000000000000 ;
b0000000 K
#4
b01010 #
b10100 +
b101010101010 3
b10101010101010100101010101010101 ;
b1010101 K
#5
b00000 #
b00000 +
b000000000000 3
b00000000000000000000000000000000 ;
b0000000 K
#6
b01010 #
b10100 +
b101010101010 3
b10101010101010100101010101010101 ;
b1010101 K
#7
b00000 #
b00000 +
b000000000000 3
b00000000000000000000000000000000 ;
b0000000 K
#8
b01010 #
b10100 +
b101010101010 3
b10101010101010100101010101010101 ;
b1010101 K
#9
b00000 #
b00000 +
b000000000000 3
b00000000000000000000000000000000 ;
b0000000 K
#10
b01010 #
b10100 +
b101010101010 3
b10101010101010100101010101010101 ;
b1010101 K
#11
b00000 #
b00000 +
b000000000000 3
b00000000000000000000000000000000 ;
b0000000 K
#12
b01010 #
b10100 +
b101010101010 3
b10101010101010100101010101010101 ;
b1010101 K
#13
b00000 #
b00000 +
b000000000000 3
b00000000000000000000000000000000 ;
b0000000 K
#14
b01010 #
b10100 +
b101010101010 3
b10101010101010100101010101010101 ;
b1010101 K
#15
b00000 #
b00000 +
b000000000000 3
b00000000000000000000000000000000 ;
b0000000 K
#16
b01010 #
b10100 +
b101010101010 3
b10101010101010100101010101010101 ;
b1010101 K
#17
b00000 #
b00000 +
b000000000000 3
b00000000000000000000000000000000 ;
b0000000 K
#18
b01010 #
b10100 +
b101010101010 3
b10101010101010100101010101010101 ;
b1010101 K
#19
b00000 #
b00000 +
b000000000000 3
b00000000000000000000000000000000 ;
b0000000 K
