

================================================================
== Vitis HLS Report for 'sha256_final'
================================================================
* Date:           Sun Jun 20 17:17:00 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        sha256
* Solution:       optimize_1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.490 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |                     |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |  Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_compress_fu_395  |compress  |      101|      101|  1.010 us|  1.010 us|  101|  101|     none|
        +---------------------+----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sha_final_loop_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        |- sha_final_loop_2  |        ?|        ?|         1|          1|          1|     ?|       yes|
        |- Loop 3            |       56|       56|         1|          1|          1|    56|       yes|
        |- sha_final_loop_3  |       16|       16|         4|          4|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1824|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        8|     -|     8007|    40833|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      478|    -|
|Register             |        -|     -|      489|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|     0|     8496|    43135|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|        9|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+----+------+-------+-----+
    |       Instance      |  Module  | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------+----------+---------+----+------+-------+-----+
    |grp_compress_fu_395  |compress  |        8|   0|  8007|  40833|    0|
    +---------------------+----------+---------+----+------+-------+-----+
    |Total                |          |        8|   0|  8007|  40833|    0|
    +---------------------+----------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln130_fu_620_p2     |         +|   0|  0|   14|           7|           1|
    |add_ln131_1_fu_632_p2   |         +|   0|  0|   10|           3|           1|
    |add_ln136_fu_552_p2     |         +|   0|  0|   71|          64|           1|
    |add_ln142_1_fu_763_p2   |         +|   0|  0|   63|          56|          56|
    |add_ln142_2_fu_769_p2   |         +|   0|  0|   55|          48|          48|
    |add_ln142_3_fu_775_p2   |         +|   0|  0|   47|          40|          40|
    |add_ln142_4_fu_781_p2   |         +|   0|  0|   39|          32|          32|
    |add_ln142_5_fu_787_p2   |         +|   0|  0|   31|          24|          24|
    |add_ln142_6_fu_793_p2   |         +|   0|  0|   23|          16|          16|
    |add_ln142_fu_756_p2     |         +|   0|  0|   71|          64|          64|
    |add_ln143_fu_799_p2     |         +|   0|  0|   15|           8|           8|
    |add_ln158_fu_912_p2     |         +|   0|  0|   10|           3|           1|
    |add_ln164_fu_1056_p2    |         +|   0|  0|   12|           5|           5|
    |empty_34_fu_558_p2      |         +|   0|  0|   13|           6|           1|
    |i_1_fu_431_p2           |         +|   0|  0|   39|          32|           1|
    |i_3_fu_516_p2           |         +|   0|  0|   39|          32|           1|
    |i_4_fu_614_p2           |         +|   0|  0|   71|          64|           1|
    |i_5_fu_626_p2           |         +|   0|  0|   39|          32|           1|
    |sub_ln159_fu_936_p2     |         -|   0|  0|   12|           5|           5|
    |exitcond456_fu_564_p2   |      icmp|   0|  0|   10|           6|           5|
    |icmp_ln128_fu_425_p2    |      icmp|   0|  0|   20|          32|           6|
    |icmp_ln130_1_fu_600_p2  |      icmp|   0|  0|   20|          32|           6|
    |icmp_ln130_fu_494_p2    |      icmp|   0|  0|   20|          32|           6|
    |icmp_ln135_fu_510_p2    |      icmp|   0|  0|   17|          26|           1|
    |icmp_ln158_fu_918_p2    |      icmp|   0|  0|    9|           3|           4|
    |lshr_ln159_fu_995_p2    |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln160_fu_946_p2    |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln161_fu_967_p2    |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln162_fu_1004_p2   |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln163_fu_1025_p2   |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln164_fu_1047_p2   |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln165_fu_1067_p2   |      lshr|   0|  0|  100|          32|          32|
    |lshr_ln166_fu_1084_p2   |      lshr|   0|  0|  100|          32|          32|
    |empty_31_fu_449_p2      |       shl|   0|  0|   17|           1|           8|
    |empty_32_fu_468_p2      |       shl|   0|  0|  182|           8|          64|
    |empty_37_fu_578_p2      |       shl|   0|  0|   17|           1|           8|
    |shl_ln131_fu_642_p2     |       shl|   0|  0|   17|           1|           8|
    |shl_ln136_fu_530_p2     |       shl|   0|  0|   17|           1|           8|
    |xor_ln160_fu_956_p2     |       xor|   0|  0|    4|           3|           4|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1824|         943|         691|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  104|         21|    1|         21|
    |ctx_address0             |   54|         10|    4|         40|
    |ctx_address1             |   37|          7|    4|         28|
    |ctx_ce0                  |   14|          3|    1|          3|
    |ctx_ce1                  |   14|          3|    1|          3|
    |ctx_d0                   |   26|          5|   64|        320|
    |ctx_d1                   |   20|          4|   64|        256|
    |ctx_we0                  |   31|          6|    8|         48|
    |ctx_we1                  |   20|          4|    8|         32|
    |empty_33_reg_354         |    9|          2|    6|         12|
    |hash_address0            |   26|          5|    5|         25|
    |hash_address1            |   26|          5|    5|         25|
    |hash_d0                  |   26|          5|    8|         40|
    |hash_d1                  |   26|          5|    8|         40|
    |i_026_reg_374            |    9|          2|   32|         64|
    |i_128_reg_345            |    9|          2|   32|         64|
    |i_2_reg_336              |    9|          2|   64|        128|
    |i_6_reg_383              |    9|          2|    3|          6|
    |indvars_iv42_in_reg_365  |    9|          2|   64|        128|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  478|         95|  382|       1283|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln158_reg_1230                |   3|   0|    3|          0|
    |ap_CS_fsm                         |  20|   0|   20|          0|
    |empty_33_reg_354                  |   6|   0|    6|          0|
    |empty_38_reg_1180                 |  32|   0|   32|          0|
    |empty_39_reg_1190                 |  32|   0|   32|          0|
    |empty_40_reg_1210                 |  32|   0|   32|          0|
    |empty_41_reg_1220                 |  32|   0|   32|          0|
    |grp_compress_fu_395_ap_start_reg  |   1|   0|    1|          0|
    |i_026_reg_374                     |  32|   0|   32|          0|
    |i_128_reg_345                     |  32|   0|   32|          0|
    |i_2_reg_336                       |  64|   0|   64|          0|
    |i_6_reg_383                       |   3|   0|    3|          0|
    |indvars_iv42_in_reg_365           |  64|   0|   64|          0|
    |or_ln_reg_1254                    |   3|   0|    4|          1|
    |p_cast2_reg_1195                  |  32|   0|   32|          0|
    |p_cast3_reg_1215                  |  32|   0|   32|          0|
    |p_cast4_reg_1225                  |  32|   0|   32|          0|
    |p_cast_reg_1185                   |  32|   0|   32|          0|
    |xor_ln160_reg_1248                |   3|   0|    3|          0|
    |zext_ln159_reg_1238               |   2|   0|   32|         30|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 489|   0|  520|         31|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  sha256_final|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  sha256_final|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  sha256_final|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  sha256_final|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  sha256_final|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  sha256_final|  return value|
|ctx_address0   |  out|    4|   ap_memory|           ctx|         array|
|ctx_ce0        |  out|    1|   ap_memory|           ctx|         array|
|ctx_we0        |  out|    8|   ap_memory|           ctx|         array|
|ctx_d0         |  out|   64|   ap_memory|           ctx|         array|
|ctx_q0         |   in|   64|   ap_memory|           ctx|         array|
|ctx_address1   |  out|    4|   ap_memory|           ctx|         array|
|ctx_ce1        |  out|    1|   ap_memory|           ctx|         array|
|ctx_we1        |  out|    8|   ap_memory|           ctx|         array|
|ctx_d1         |  out|   64|   ap_memory|           ctx|         array|
|ctx_q1         |   in|   64|   ap_memory|           ctx|         array|
|hash_address0  |  out|    5|   ap_memory|          hash|         array|
|hash_ce0       |  out|    1|   ap_memory|          hash|         array|
|hash_we0       |  out|    1|   ap_memory|          hash|         array|
|hash_d0        |  out|    8|   ap_memory|          hash|         array|
|hash_address1  |  out|    5|   ap_memory|          hash|         array|
|hash_ce1       |  out|    1|   ap_memory|          hash|         array|
|hash_we1       |  out|    1|   ap_memory|          hash|         array|
|hash_d1        |  out|    8|   ap_memory|          hash|         array|
+---------------+-----+-----+------------+--------------+--------------+

