Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jan 22 18:51:59 2025
| Host         : Suchets-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file block_design_wrapper_timing_summary_routed.rpt -pb block_design_wrapper_timing_summary_routed.pb -rpx block_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : block_design_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (7)
7. checking multiple_clock (9637)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9637)
---------------------------------
 There are 9637 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.136        0.000                      0                19241        0.021        0.000                      0                19241        3.666        0.000                       0                  9643  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
clk                                    {0.000 41.666}       83.333          12.000          
  clk_out1_block_design_clk_wiz_0_0    {0.000 4.167}        8.333           120.000         
  clkfbout_block_design_clk_wiz_0_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin                            {0.000 41.660}       83.330          12.000          
  clk_out1_block_design_clk_wiz_0_0_1  {0.000 4.167}        8.333           120.005         
  clkfbout_block_design_clk_wiz_0_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                     16.667        0.000                       0                     1  
  clk_out1_block_design_clk_wiz_0_0          0.136        0.000                      0                19241        0.254        0.000                      0                19241        3.667        0.000                       0                  9639  
  clkfbout_block_design_clk_wiz_0_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                             16.670        0.000                       0                     1  
  clk_out1_block_design_clk_wiz_0_0_1        0.153        0.000                      0                19241        0.254        0.000                      0                19241        3.666        0.000                       0                  9639  
  clkfbout_block_design_clk_wiz_0_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_block_design_clk_wiz_0_0_1  clk_out1_block_design_clk_wiz_0_0          0.136        0.000                      0                19241        0.021        0.000                      0                19241  
clk_out1_block_design_clk_wiz_0_0    clk_out1_block_design_clk_wiz_0_0_1        0.136        0.000                      0                19241        0.021        0.000                      0                19241  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                           
----------                           ----------                           --------                           
(none)                               clk_out1_block_design_clk_wiz_0_0                                         
(none)                               clk_out1_block_design_clk_wiz_0_0_1                                       
(none)                               clkfbout_block_design_clk_wiz_0_0                                         
(none)                               clkfbout_block_design_clk_wiz_0_0_1                                       
(none)                                                                    clk_out1_block_design_clk_wiz_0_0    
(none)                                                                    clk_out1_block_design_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_block_design_clk_wiz_0_0
  To Clock:  clk_out1_block_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        8.027ns  (logic 0.583ns (7.263%)  route 7.444ns (92.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 11.043 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.444    11.147    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X65Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.271 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35][40]_i_1__0/O
                         net (fo=1, routed)           0.000    11.271    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35]_35[40]
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.519    11.043    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.606    
                         clock uncertainty           -0.233    11.373    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.034    11.407    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]
  -------------------------------------------------------------------
                         required time                         11.407    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        8.026ns  (logic 0.583ns (7.264%)  route 7.443ns (92.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 11.043 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.443    11.146    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X65Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.270 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35][41]_i_1__0/O
                         net (fo=1, routed)           0.000    11.270    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35]_35[41]
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.519    11.043    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.606    
                         clock uncertainty           -0.233    11.373    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.035    11.408    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]
  -------------------------------------------------------------------
                         required time                         11.408    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.949ns  (logic 0.583ns (7.334%)  route 7.366ns (92.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 10.976 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.366    11.069    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X55Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.193 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19][41]_i_1__0/O
                         net (fo=1, routed)           0.000    11.193    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19]_24[41]
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.452    10.976    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.539    
                         clock uncertainty           -0.233    11.306    
    SLICE_X55Y46         FDCE (Setup_fdce_C_D)        0.032    11.338    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -11.193    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.947ns  (logic 0.583ns (7.336%)  route 7.364ns (92.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 10.976 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.364    11.067    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X55Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19][58]_i_1__0/O
                         net (fo=1, routed)           0.000    11.191    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19]_24[58]
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.452    10.976    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.539    
                         clock uncertainty           -0.233    11.306    
    SLICE_X55Y46         FDCE (Setup_fdce_C_D)        0.034    11.340    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]
  -------------------------------------------------------------------
                         required time                         11.340    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.032 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.032    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.233    11.288    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.086    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.032 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.032    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.233    11.288    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.086    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.032 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.032    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.233    11.288    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.086    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.032 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.032    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.233    11.288    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.086    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.882ns  (logic 0.583ns (7.397%)  route 7.299ns (92.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 11.043 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.299    11.001    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X62Y45         LUT5 (Prop_lut5_I3_O)        0.124    11.125 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[37][41]_i_1__0/O
                         net (fo=1, routed)           0.000    11.125    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[37]_34[41]
    SLICE_X62Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.519    11.043    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X62Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.606    
                         clock uncertainty           -0.233    11.373    
    SLICE_X62Y45         FDCE (Setup_fdce_C_D)        0.035    11.408    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]
  -------------------------------------------------------------------
                         required time                         11.408    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.441ns  (logic 2.673ns (35.921%)  route 4.768ns (64.079%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 10.957 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 3.243 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.569     3.243    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X48Y41         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.459     3.702 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[2]/Q
                         net (fo=1100, routed)        0.821     4.523    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[2]
    SLICE_X48Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.030 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     5.030    block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_15__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.269 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_14__0/O[2]
                         net (fo=1, routed)           0.816     6.085    block_design_i/czt_spi_core_0/U0/data_fifo_0/minusOp[7]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.302     6.387 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head[12]_i_10__0/O
                         net (fo=1, routed)           0.000     6.387    block_design_i/czt_spi_core_0/U0/data_fifo_0/head[12]_i_10__0_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.785 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.785    block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_7_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.056 f  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_4/CO[0]
                         net (fo=6, routed)           0.512     7.567    block_design_i/czt_spi_core_0/U0/data_fifo_0/full_temp1
    SLICE_X50Y45         LUT6 (Prop_lut6_I2_O)        0.373     7.940 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[2][63]_i_3__0/O
                         net (fo=16, routed)          0.945     8.886    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[2][63]_i_3__0_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.010 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[30][63]_i_1__0/O
                         net (fo=61, routed)          1.675    10.684    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[30][63]_i_1__0_n_0
    SLICE_X35Y19         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.433    10.957    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X35Y19         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]/C  (IS_INVERTED)
                         clock pessimism              0.491    11.448    
                         clock uncertainty           -0.233    11.215    
    SLICE_X35Y19         FDCE (Setup_fdce_C_CE)      -0.202    11.013    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  0.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.365ns  (logic 0.212ns (58.005%)  route 0.153ns (41.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 3.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 3.566 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.563     3.566    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X50Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.167     3.733 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[15]/Q
                         net (fo=2, routed)           0.153     3.886    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg_n_0_[15]
    SLICE_X51Y12         LUT3 (Prop_lut3_I2_O)        0.045     3.931 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[16]_i_1/O
                         net (fo=2, routed)           0.000     3.931    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[16]_i_1_n_0
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.833     3.329    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.250     3.579    
    SLICE_X51Y12         FDCE (Hold_fdce_C_D)         0.098     3.677    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.367ns  (logic 0.188ns (51.178%)  route 0.179ns (48.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 3.324 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/Q
                         net (fo=5, routed)           0.179     3.888    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg_n_0_[1]
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.042     3.930 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.930    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[1]_i_1__0_n_0
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.828     3.324    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.239     3.563    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.112     3.675    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.675    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.034%)  route 0.181ns (48.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 3.324 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/Q
                         net (fo=5, routed)           0.181     3.890    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg_n_0_[1]
    SLICE_X13Y17         LUT5 (Prop_lut5_I1_O)        0.043     3.933 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.933    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[3]_i_1__0_n_0
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.828     3.324    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.239     3.563    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.114     3.677    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.372ns  (logic 0.232ns (62.402%)  route 0.140ns (37.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 3.326 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 3.564 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.561     3.564    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X47Y57         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.133     3.697 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[14]/Q
                         net (fo=1, routed)           0.140     3.837    block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet[14]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.099     3.936 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     3.936    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[14]_i_1_n_0
    SLICE_X47Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.831     3.326    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X47Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.253     3.580    
    SLICE_X47Y58         FDRE (Hold_fdre_C_D)         0.098     3.678    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.678    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.410ns  (logic 0.188ns (45.879%)  route 0.222ns (54.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 3.326 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X43Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[25]/Q
                         net (fo=1, routed)           0.222     3.931    block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet[25]
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.042     3.973 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     3.973    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[25]_i_1_n_0
    SLICE_X44Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.831     3.326    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X44Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.273     3.600    
    SLICE_X44Y59         FDRE (Hold_fdre_C_D)         0.114     3.714    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.714    
                         arrival time                           3.973    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.373ns  (logic 0.188ns (50.430%)  route 0.185ns (49.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 3.324 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X36Y58         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[0]/Q
                         net (fo=6, routed)           0.185     3.894    block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count[0]
    SLICE_X36Y58         LUT5 (Prop_lut5_I3_O)        0.042     3.936 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.936    block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count[1]_i_1_n_0
    SLICE_X36Y58         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.828     3.324    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X36Y58         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.238     3.563    
    SLICE_X36Y58         FDCE (Hold_fdce_C_D)         0.114     3.677    block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.373ns  (logic 0.188ns (50.438%)  route 0.185ns (49.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 3.325 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X28Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/Q
                         net (fo=5, routed)           0.185     3.894    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg_n_0_[1]
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.042     3.936 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.936    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count[1]_i_1_n_0
    SLICE_X28Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.830     3.325    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X28Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.237     3.563    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.112     3.675    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.675    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.389ns  (logic 0.212ns (54.433%)  route 0.177ns (45.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 3.328 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 3.565 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.562     3.565    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.167     3.732 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/Q
                         net (fo=2, routed)           0.177     3.909    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.045     3.954 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_i_1/O
                         net (fo=1, routed)           0.000     3.954    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.832     3.328    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/C  (IS_INVERTED)
                         clock pessimism              0.237     3.565    
    SLICE_X54Y14         FDRE (Hold_fdre_C_D)         0.124     3.689    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -3.689    
                         arrival time                           3.954    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.380ns  (logic 0.191ns (50.199%)  route 0.189ns (49.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 3.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 3.565 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.562     3.565    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X53Y13         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDCE (Prop_fdce_C_Q)         0.146     3.711 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[25]/Q
                         net (fo=2, routed)           0.189     3.900    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg_n_0_[25]
    SLICE_X51Y12         LUT3 (Prop_lut3_I2_O)        0.045     3.945 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[26]_i_1/O
                         net (fo=2, routed)           0.000     3.945    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[26]_i_1_n_0
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.833     3.329    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.252     3.581    
    SLICE_X51Y12         FDCE (Hold_fdce_C_D)         0.099     3.680    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.680    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.422ns  (logic 0.233ns (55.271%)  route 0.189ns (44.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 3.325 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X41Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.133     3.696 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet_reg[2]/Q
                         net (fo=1, routed)           0.189     3.884    block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet[2]
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.100     3.984 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.984    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[2]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.830     3.325    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X42Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253     3.579    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.135     3.714    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.714    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_block_design_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.333       6.178      BUFGCTRL_X0Y0    block_design_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y54     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y58     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y54     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y54     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y54     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y54     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_block_design_clk_wiz_0_0
  To Clock:  clkfbout_block_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_block_design_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    block_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_block_design_clk_wiz_0_0_1
  To Clock:  clk_out1_block_design_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        8.027ns  (logic 0.583ns (7.263%)  route 7.444ns (92.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 11.043 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.444    11.147    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X65Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.271 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35][40]_i_1__0/O
                         net (fo=1, routed)           0.000    11.271    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35]_35[40]
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.519    11.043    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.606    
                         clock uncertainty           -0.216    11.390    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.034    11.424    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]
  -------------------------------------------------------------------
                         required time                         11.424    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        8.026ns  (logic 0.583ns (7.264%)  route 7.443ns (92.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 11.043 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.443    11.146    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X65Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.270 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35][41]_i_1__0/O
                         net (fo=1, routed)           0.000    11.270    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35]_35[41]
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.519    11.043    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.606    
                         clock uncertainty           -0.216    11.390    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.035    11.425    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.949ns  (logic 0.583ns (7.334%)  route 7.366ns (92.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 10.976 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.366    11.069    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X55Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.193 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19][41]_i_1__0/O
                         net (fo=1, routed)           0.000    11.193    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19]_24[41]
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.452    10.976    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.539    
                         clock uncertainty           -0.216    11.323    
    SLICE_X55Y46         FDCE (Setup_fdce_C_D)        0.032    11.355    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                         -11.193    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.947ns  (logic 0.583ns (7.336%)  route 7.364ns (92.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 10.976 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.364    11.067    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X55Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19][58]_i_1__0/O
                         net (fo=1, routed)           0.000    11.191    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19]_24[58]
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.452    10.976    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.539    
                         clock uncertainty           -0.216    11.323    
    SLICE_X55Y46         FDCE (Setup_fdce_C_D)        0.034    11.357    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]
  -------------------------------------------------------------------
                         required time                         11.357    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.031 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.031    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.216    11.305    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.103    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]
  -------------------------------------------------------------------
                         required time                         11.103    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.031 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.031    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.216    11.305    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.103    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]
  -------------------------------------------------------------------
                         required time                         11.103    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.031 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.031    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.216    11.305    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.103    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]
  -------------------------------------------------------------------
                         required time                         11.103    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.031 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.031    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.216    11.305    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.103    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]
  -------------------------------------------------------------------
                         required time                         11.103    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.882ns  (logic 0.583ns (7.397%)  route 7.299ns (92.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 11.043 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.299    11.001    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X62Y45         LUT5 (Prop_lut5_I3_O)        0.124    11.125 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[37][41]_i_1__0/O
                         net (fo=1, routed)           0.000    11.125    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[37]_34[41]
    SLICE_X62Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.519    11.043    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X62Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.606    
                         clock uncertainty           -0.216    11.390    
    SLICE_X62Y45         FDCE (Setup_fdce_C_D)        0.035    11.425    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.441ns  (logic 2.673ns (35.921%)  route 4.768ns (64.079%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 10.957 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 3.243 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.569     3.243    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X48Y41         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.459     3.702 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[2]/Q
                         net (fo=1100, routed)        0.821     4.523    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[2]
    SLICE_X48Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.030 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     5.030    block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_15__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.269 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_14__0/O[2]
                         net (fo=1, routed)           0.816     6.085    block_design_i/czt_spi_core_0/U0/data_fifo_0/minusOp[7]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.302     6.387 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head[12]_i_10__0/O
                         net (fo=1, routed)           0.000     6.387    block_design_i/czt_spi_core_0/U0/data_fifo_0/head[12]_i_10__0_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.785 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.785    block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_7_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.056 f  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_4/CO[0]
                         net (fo=6, routed)           0.512     7.567    block_design_i/czt_spi_core_0/U0/data_fifo_0/full_temp1
    SLICE_X50Y45         LUT6 (Prop_lut6_I2_O)        0.373     7.940 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[2][63]_i_3__0/O
                         net (fo=16, routed)          0.945     8.885    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[2][63]_i_3__0_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.009 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[30][63]_i_1__0/O
                         net (fo=61, routed)          1.675    10.684    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[30][63]_i_1__0_n_0
    SLICE_X35Y19         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.433    10.957    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X35Y19         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]/C  (IS_INVERTED)
                         clock pessimism              0.491    11.448    
                         clock uncertainty           -0.216    11.232    
    SLICE_X35Y19         FDCE (Setup_fdce_C_CE)      -0.202    11.030    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  0.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.365ns  (logic 0.212ns (58.005%)  route 0.153ns (41.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 3.328 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 3.566 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.563     3.566    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X50Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.167     3.733 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[15]/Q
                         net (fo=2, routed)           0.153     3.886    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg_n_0_[15]
    SLICE_X51Y12         LUT3 (Prop_lut3_I2_O)        0.045     3.931 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[16]_i_1/O
                         net (fo=2, routed)           0.000     3.931    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[16]_i_1_n_0
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.833     3.328    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.250     3.579    
    SLICE_X51Y12         FDCE (Hold_fdce_C_D)         0.098     3.677    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.367ns  (logic 0.188ns (51.178%)  route 0.179ns (48.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 3.323 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/Q
                         net (fo=5, routed)           0.179     3.888    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg_n_0_[1]
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.042     3.930 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.930    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[1]_i_1__0_n_0
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.828     3.323    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.239     3.563    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.112     3.675    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.675    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.034%)  route 0.181ns (48.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 3.323 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/Q
                         net (fo=5, routed)           0.181     3.890    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg_n_0_[1]
    SLICE_X13Y17         LUT5 (Prop_lut5_I1_O)        0.043     3.933 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.933    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[3]_i_1__0_n_0
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.828     3.323    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.239     3.563    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.114     3.677    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.372ns  (logic 0.232ns (62.402%)  route 0.140ns (37.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 3.326 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 3.564 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.561     3.564    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X47Y57         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.133     3.697 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[14]/Q
                         net (fo=1, routed)           0.140     3.837    block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet[14]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.099     3.936 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     3.936    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[14]_i_1_n_0
    SLICE_X47Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.831     3.326    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X47Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.253     3.580    
    SLICE_X47Y58         FDRE (Hold_fdre_C_D)         0.098     3.678    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.678    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.410ns  (logic 0.188ns (45.879%)  route 0.222ns (54.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 3.326 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X43Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[25]/Q
                         net (fo=1, routed)           0.222     3.931    block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet[25]
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.042     3.973 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     3.973    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[25]_i_1_n_0
    SLICE_X44Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.831     3.326    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X44Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.273     3.600    
    SLICE_X44Y59         FDRE (Hold_fdre_C_D)         0.114     3.714    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.714    
                         arrival time                           3.973    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.373ns  (logic 0.188ns (50.430%)  route 0.185ns (49.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 3.324 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X36Y58         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[0]/Q
                         net (fo=6, routed)           0.185     3.894    block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count[0]
    SLICE_X36Y58         LUT5 (Prop_lut5_I3_O)        0.042     3.936 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.936    block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count[1]_i_1_n_0
    SLICE_X36Y58         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.828     3.324    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X36Y58         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.238     3.563    
    SLICE_X36Y58         FDCE (Hold_fdce_C_D)         0.114     3.677    block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.373ns  (logic 0.188ns (50.438%)  route 0.185ns (49.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 3.325 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X28Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/Q
                         net (fo=5, routed)           0.185     3.893    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg_n_0_[1]
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.042     3.935 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.935    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count[1]_i_1_n_0
    SLICE_X28Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.830     3.325    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X28Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.237     3.563    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.112     3.675    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.675    
                         arrival time                           3.935    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.389ns  (logic 0.212ns (54.433%)  route 0.177ns (45.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 3.327 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 3.565 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.562     3.565    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.167     3.732 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/Q
                         net (fo=2, routed)           0.177     3.909    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.045     3.954 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_i_1/O
                         net (fo=1, routed)           0.000     3.954    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.832     3.327    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/C  (IS_INVERTED)
                         clock pessimism              0.237     3.565    
    SLICE_X54Y14         FDRE (Hold_fdre_C_D)         0.124     3.689    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -3.689    
                         arrival time                           3.954    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.380ns  (logic 0.191ns (50.199%)  route 0.189ns (49.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 3.328 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 3.565 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.562     3.565    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X53Y13         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDCE (Prop_fdce_C_Q)         0.146     3.711 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[25]/Q
                         net (fo=2, routed)           0.189     3.900    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg_n_0_[25]
    SLICE_X51Y12         LUT3 (Prop_lut3_I2_O)        0.045     3.945 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[26]_i_1/O
                         net (fo=2, routed)           0.000     3.945    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[26]_i_1_n_0
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.833     3.328    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.252     3.581    
    SLICE_X51Y12         FDCE (Hold_fdce_C_D)         0.099     3.680    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.680    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.422ns  (logic 0.233ns (55.271%)  route 0.189ns (44.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 3.325 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X41Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.133     3.696 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet_reg[2]/Q
                         net (fo=1, routed)           0.189     3.884    block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet[2]
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.100     3.984 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.984    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[2]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.830     3.325    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X42Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253     3.579    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.135     3.714    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.714    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_block_design_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.333       6.178      BUFGCTRL_X0Y0    block_design_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y54     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.333       7.333      SLICE_X57Y58     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.167       3.666      SLICE_X57Y54     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.166       3.666      SLICE_X57Y54     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.167       3.666      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.166       3.666      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.167       3.666      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.166       3.666      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.167       3.666      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.167       3.666      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.167       3.666      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.167       3.666      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.167       3.666      SLICE_X57Y54     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y54     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.167       3.666      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.167       3.666      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.167       3.667      SLICE_X57Y56     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.167       3.666      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.167       3.666      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.167       3.666      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.167       3.666      SLICE_X57Y57     block_design_i/czt_spi_core_0/U0/clock_counter_1/counter_curr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_block_design_clk_wiz_0_0_1
  To Clock:  clkfbout_block_design_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_block_design_clk_wiz_0_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    block_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_block_design_clk_wiz_0_0_1
  To Clock:  clk_out1_block_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        8.027ns  (logic 0.583ns (7.263%)  route 7.444ns (92.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 11.043 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.444    11.147    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X65Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.271 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35][40]_i_1__0/O
                         net (fo=1, routed)           0.000    11.271    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35]_35[40]
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.519    11.043    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.606    
                         clock uncertainty           -0.233    11.373    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.034    11.407    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]
  -------------------------------------------------------------------
                         required time                         11.407    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        8.026ns  (logic 0.583ns (7.264%)  route 7.443ns (92.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 11.043 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.443    11.146    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X65Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.270 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35][41]_i_1__0/O
                         net (fo=1, routed)           0.000    11.270    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35]_35[41]
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.519    11.043    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.606    
                         clock uncertainty           -0.233    11.373    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.035    11.408    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]
  -------------------------------------------------------------------
                         required time                         11.408    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.949ns  (logic 0.583ns (7.334%)  route 7.366ns (92.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 10.976 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.366    11.069    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X55Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.193 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19][41]_i_1__0/O
                         net (fo=1, routed)           0.000    11.193    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19]_24[41]
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.452    10.976    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.539    
                         clock uncertainty           -0.233    11.306    
    SLICE_X55Y46         FDCE (Setup_fdce_C_D)        0.032    11.338    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -11.193    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.947ns  (logic 0.583ns (7.336%)  route 7.364ns (92.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 10.976 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.364    11.067    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X55Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19][58]_i_1__0/O
                         net (fo=1, routed)           0.000    11.191    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19]_24[58]
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.452    10.976    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.539    
                         clock uncertainty           -0.233    11.306    
    SLICE_X55Y46         FDCE (Setup_fdce_C_D)        0.034    11.340    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]
  -------------------------------------------------------------------
                         required time                         11.340    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.032 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.032    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.233    11.288    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.086    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.032 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.032    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.233    11.288    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.086    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.032 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.032    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.233    11.288    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.086    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.032 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.032    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.233    11.288    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.086    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.882ns  (logic 0.583ns (7.397%)  route 7.299ns (92.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 11.043 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.299    11.001    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X62Y45         LUT5 (Prop_lut5_I3_O)        0.124    11.125 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[37][41]_i_1__0/O
                         net (fo=1, routed)           0.000    11.125    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[37]_34[41]
    SLICE_X62Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.519    11.043    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X62Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.606    
                         clock uncertainty           -0.233    11.373    
    SLICE_X62Y45         FDCE (Setup_fdce_C_D)        0.035    11.408    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]
  -------------------------------------------------------------------
                         required time                         11.408    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        7.441ns  (logic 2.673ns (35.921%)  route 4.768ns (64.079%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 10.957 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 3.243 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.569     3.243    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X48Y41         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.459     3.702 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[2]/Q
                         net (fo=1100, routed)        0.821     4.523    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[2]
    SLICE_X48Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.030 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     5.030    block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_15__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.269 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_14__0/O[2]
                         net (fo=1, routed)           0.816     6.085    block_design_i/czt_spi_core_0/U0/data_fifo_0/minusOp[7]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.302     6.387 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head[12]_i_10__0/O
                         net (fo=1, routed)           0.000     6.387    block_design_i/czt_spi_core_0/U0/data_fifo_0/head[12]_i_10__0_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.785 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.785    block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_7_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.056 f  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_4/CO[0]
                         net (fo=6, routed)           0.512     7.567    block_design_i/czt_spi_core_0/U0/data_fifo_0/full_temp1
    SLICE_X50Y45         LUT6 (Prop_lut6_I2_O)        0.373     7.940 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[2][63]_i_3__0/O
                         net (fo=16, routed)          0.945     8.885    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[2][63]_i_3__0_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.009 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[30][63]_i_1__0/O
                         net (fo=61, routed)          1.675    10.684    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[30][63]_i_1__0_n_0
    SLICE_X35Y19         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.846 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.433    10.957    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X35Y19         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]/C  (IS_INVERTED)
                         clock pessimism              0.491    11.448    
                         clock uncertainty           -0.233    11.215    
    SLICE_X35Y19         FDCE (Setup_fdce_C_CE)      -0.202    11.013    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  0.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.365ns  (logic 0.212ns (58.005%)  route 0.153ns (41.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 3.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 3.566 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.563     3.566    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X50Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.167     3.733 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[15]/Q
                         net (fo=2, routed)           0.153     3.886    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg_n_0_[15]
    SLICE_X51Y12         LUT3 (Prop_lut3_I2_O)        0.045     3.931 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[16]_i_1/O
                         net (fo=2, routed)           0.000     3.931    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[16]_i_1_n_0
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.833     3.329    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.250     3.579    
                         clock uncertainty            0.233     3.812    
    SLICE_X51Y12         FDCE (Hold_fdce_C_D)         0.098     3.910    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.910    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.367ns  (logic 0.188ns (51.178%)  route 0.179ns (48.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 3.324 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/Q
                         net (fo=5, routed)           0.179     3.888    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg_n_0_[1]
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.042     3.930 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.930    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[1]_i_1__0_n_0
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.828     3.324    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.239     3.563    
                         clock uncertainty            0.233     3.796    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.112     3.908    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.908    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.034%)  route 0.181ns (48.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 3.324 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/Q
                         net (fo=5, routed)           0.181     3.890    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg_n_0_[1]
    SLICE_X13Y17         LUT5 (Prop_lut5_I1_O)        0.043     3.933 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.933    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[3]_i_1__0_n_0
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.828     3.324    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.239     3.563    
                         clock uncertainty            0.233     3.796    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.114     3.910    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.910    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.372ns  (logic 0.232ns (62.402%)  route 0.140ns (37.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 3.326 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 3.564 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.561     3.564    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X47Y57         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.133     3.697 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[14]/Q
                         net (fo=1, routed)           0.140     3.837    block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet[14]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.099     3.936 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     3.936    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[14]_i_1_n_0
    SLICE_X47Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.831     3.326    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X47Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.253     3.580    
                         clock uncertainty            0.233     3.813    
    SLICE_X47Y58         FDRE (Hold_fdre_C_D)         0.098     3.911    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.911    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.410ns  (logic 0.188ns (45.879%)  route 0.222ns (54.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 3.326 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X43Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[25]/Q
                         net (fo=1, routed)           0.222     3.931    block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet[25]
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.042     3.973 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     3.973    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[25]_i_1_n_0
    SLICE_X44Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.831     3.326    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X44Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.273     3.600    
                         clock uncertainty            0.233     3.833    
    SLICE_X44Y59         FDRE (Hold_fdre_C_D)         0.114     3.947    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           3.973    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.373ns  (logic 0.188ns (50.430%)  route 0.185ns (49.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 3.324 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X36Y58         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[0]/Q
                         net (fo=6, routed)           0.185     3.894    block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count[0]
    SLICE_X36Y58         LUT5 (Prop_lut5_I3_O)        0.042     3.936 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.936    block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count[1]_i_1_n_0
    SLICE_X36Y58         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.828     3.324    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X36Y58         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.238     3.563    
                         clock uncertainty            0.233     3.796    
    SLICE_X36Y58         FDCE (Hold_fdce_C_D)         0.114     3.910    block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.910    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.373ns  (logic 0.188ns (50.438%)  route 0.185ns (49.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 3.325 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X28Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/Q
                         net (fo=5, routed)           0.185     3.893    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg_n_0_[1]
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.042     3.935 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.935    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count[1]_i_1_n_0
    SLICE_X28Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.830     3.325    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X28Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.237     3.563    
                         clock uncertainty            0.233     3.796    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.112     3.908    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.908    
                         arrival time                           3.935    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.389ns  (logic 0.212ns (54.433%)  route 0.177ns (45.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 3.328 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 3.565 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.562     3.565    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.167     3.732 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/Q
                         net (fo=2, routed)           0.177     3.909    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.045     3.954 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_i_1/O
                         net (fo=1, routed)           0.000     3.954    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.832     3.328    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/C  (IS_INVERTED)
                         clock pessimism              0.237     3.565    
                         clock uncertainty            0.233     3.798    
    SLICE_X54Y14         FDRE (Hold_fdre_C_D)         0.124     3.922    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -3.922    
                         arrival time                           3.954    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.380ns  (logic 0.191ns (50.199%)  route 0.189ns (49.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 3.329 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 3.565 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.562     3.565    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X53Y13         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDCE (Prop_fdce_C_Q)         0.146     3.711 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[25]/Q
                         net (fo=2, routed)           0.189     3.900    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg_n_0_[25]
    SLICE_X51Y12         LUT3 (Prop_lut3_I2_O)        0.045     3.945 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[26]_i_1/O
                         net (fo=2, routed)           0.000     3.945    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[26]_i_1_n_0
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.833     3.329    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.252     3.581    
                         clock uncertainty            0.233     3.814    
    SLICE_X51Y12         FDCE (Hold_fdce_C_D)         0.099     3.913    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns)
  Data Path Delay:        0.422ns  (logic 0.233ns (55.271%)  route 0.189ns (44.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 3.325 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X41Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.133     3.696 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet_reg[2]/Q
                         net (fo=1, routed)           0.189     3.884    block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet[2]
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.100     3.984 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.984    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[2]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.830     3.325    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X42Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253     3.579    
                         clock uncertainty            0.233     3.812    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.135     3.947    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_block_design_clk_wiz_0_0
  To Clock:  clk_out1_block_design_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        8.027ns  (logic 0.583ns (7.263%)  route 7.444ns (92.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 11.043 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.444    11.147    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X65Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.271 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35][40]_i_1__0/O
                         net (fo=1, routed)           0.000    11.271    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35]_35[40]
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.519    11.043    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.606    
                         clock uncertainty           -0.233    11.373    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.034    11.407    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][40]
  -------------------------------------------------------------------
                         required time                         11.407    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        8.026ns  (logic 0.583ns (7.264%)  route 7.443ns (92.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 11.043 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.443    11.146    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X65Y46         LUT5 (Prop_lut5_I3_O)        0.124    11.270 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35][41]_i_1__0/O
                         net (fo=1, routed)           0.000    11.270    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[35]_35[41]
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.519    11.043    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X65Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.606    
                         clock uncertainty           -0.233    11.373    
    SLICE_X65Y46         FDCE (Setup_fdce_C_D)        0.035    11.408    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[35][41]
  -------------------------------------------------------------------
                         required time                         11.408    
                         arrival time                         -11.270    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.949ns  (logic 0.583ns (7.334%)  route 7.366ns (92.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 10.976 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.366    11.069    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X55Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.193 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19][41]_i_1__0/O
                         net (fo=1, routed)           0.000    11.193    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19]_24[41]
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.452    10.976    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.539    
                         clock uncertainty           -0.233    11.306    
    SLICE_X55Y46         FDCE (Setup_fdce_C_D)        0.032    11.338    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][41]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -11.193    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.947ns  (logic 0.583ns (7.336%)  route 7.364ns (92.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 10.976 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.364    11.067    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X55Y46         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19][58]_i_1__0/O
                         net (fo=1, routed)           0.000    11.191    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[19]_24[58]
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.452    10.976    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X55Y46         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.539    
                         clock uncertainty           -0.233    11.306    
    SLICE_X55Y46         FDCE (Setup_fdce_C_D)        0.034    11.340    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[19][58]
  -------------------------------------------------------------------
                         required time                         11.340    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.031 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.031    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.233    11.288    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.086    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][37]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.031 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.031    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.233    11.288    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.086    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][39]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.031 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.031    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.233    11.288    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.086    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][45]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.641ns  (logic 2.959ns (38.726%)  route 4.682ns (61.274%))
  Logic Levels:           8  (CARRY4=5 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 11.031 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.954ns = ( 3.212 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.539     3.212    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X31Y71         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDCE (Prop_fdce_C_Q)         0.459     3.671 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9/Q
                         net (fo=119, routed)         0.662     4.333    block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__9_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.913 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.913    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_15_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.027 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.027    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_14_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.361 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_13/O[1]
                         net (fo=1, routed)           0.949     6.310    block_design_i/czt_spi_core_0/U0/data_fifo_1/minusOp[10]
    SLICE_X36Y73         LUT6 (Prop_lut6_I1_O)        0.303     6.613 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9/O
                         net (fo=1, routed)           0.000     6.613    block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_9_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.014 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.014    block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_6_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.285 f  block_design_i/czt_spi_core_0/U0/data_fifo_1/head_reg[12]_i_3/CO[0]
                         net (fo=1, routed)           0.342     7.627    block_design_i/czt_spi_core_0/U0/data_fifo_1/full_temp1
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.373     8.000 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/head[12]_i_1/O
                         net (fo=77, routed)          1.366     9.366    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[0]1
    SLICE_X46Y95         LUT6 (Prop_lut6_I3_O)        0.124     9.490 r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1/O
                         net (fo=62, routed)          1.364    10.853    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer[29][63]_i_1_n_0
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.508    11.031    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X59Y95         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]/C  (IS_INVERTED)
                         clock pessimism              0.490    11.521    
                         clock uncertainty           -0.233    11.288    
    SLICE_X59Y95         FDCE (Setup_fdce_C_CE)      -0.202    11.086    block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[29][53]
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.882ns  (logic 0.583ns (7.397%)  route 7.299ns (92.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 11.043 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.923ns = ( 3.244 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.570     3.244    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X49Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.459     3.703 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[9]/Q
                         net (fo=583, routed)         7.299    11.001    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[9]
    SLICE_X62Y45         LUT5 (Prop_lut5_I3_O)        0.124    11.125 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[37][41]_i_1__0/O
                         net (fo=1, routed)           0.000    11.125    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[37]_34[41]
    SLICE_X62Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.519    11.043    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X62Y45         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]/C  (IS_INVERTED)
                         clock pessimism              0.563    11.606    
                         clock uncertainty           -0.233    11.373    
    SLICE_X62Y45         FDCE (Setup_fdce_C_D)        0.035    11.408    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[37][41]
  -------------------------------------------------------------------
                         required time                         11.408    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@12.500ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        7.441ns  (logic 2.673ns (35.921%)  route 4.768ns (64.079%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 10.957 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.924ns = ( 3.243 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.569     3.243    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X48Y41         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDCE (Prop_fdce_C_Q)         0.459     3.702 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/tail_reg[2]/Q
                         net (fo=1100, routed)        0.821     4.523    block_design_i/czt_spi_core_0/U0/data_fifo_0/tail__0[2]
    SLICE_X48Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.030 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     5.030    block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_15__0_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.269 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_14__0/O[2]
                         net (fo=1, routed)           0.816     6.085    block_design_i/czt_spi_core_0/U0/data_fifo_0/minusOp[7]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.302     6.387 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head[12]_i_10__0/O
                         net (fo=1, routed)           0.000     6.387    block_design_i/czt_spi_core_0/U0/data_fifo_0/head[12]_i_10__0_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.785 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.785    block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_7_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.056 f  block_design_i/czt_spi_core_0/U0/data_fifo_0/head_reg[12]_i_4/CO[0]
                         net (fo=6, routed)           0.512     7.567    block_design_i/czt_spi_core_0/U0/data_fifo_0/full_temp1
    SLICE_X50Y45         LUT6 (Prop_lut6_I2_O)        0.373     7.940 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[2][63]_i_3__0/O
                         net (fo=16, routed)          0.945     8.886    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[2][63]_i_3__0_n_0
    SLICE_X50Y38         LUT6 (Prop_lut6_I2_O)        0.124     9.010 r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[30][63]_i_1__0/O
                         net (fo=61, routed)          1.675    10.684    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer[30][63]_i_1__0_n_0
    SLICE_X35Y19         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                     12.500    12.500 f  
    L17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    13.905 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.067    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.845 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.433    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.524 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.433    10.957    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X35Y19         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]/C  (IS_INVERTED)
                         clock pessimism              0.491    11.448    
                         clock uncertainty           -0.233    11.215    
    SLICE_X35Y19         FDCE (Setup_fdce_C_CE)      -0.202    11.013    block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[30][26]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  0.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.365ns  (logic 0.212ns (58.005%)  route 0.153ns (41.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 3.328 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 3.566 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.563     3.566    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X50Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDCE (Prop_fdce_C_Q)         0.167     3.733 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[15]/Q
                         net (fo=2, routed)           0.153     3.886    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg_n_0_[15]
    SLICE_X51Y12         LUT3 (Prop_lut3_I2_O)        0.045     3.931 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[16]_i_1/O
                         net (fo=2, routed)           0.000     3.931    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[16]_i_1_n_0
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.833     3.328    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.250     3.579    
                         clock uncertainty            0.233     3.812    
    SLICE_X51Y12         FDCE (Hold_fdce_C_D)         0.098     3.910    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.910    
                         arrival time                           3.931    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.367ns  (logic 0.188ns (51.178%)  route 0.179ns (48.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 3.323 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/Q
                         net (fo=5, routed)           0.179     3.888    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg_n_0_[1]
    SLICE_X13Y17         LUT3 (Prop_lut3_I1_O)        0.042     3.930 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.930    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[1]_i_1__0_n_0
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.828     3.323    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.239     3.563    
                         clock uncertainty            0.233     3.796    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.112     3.908    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.908    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.034%)  route 0.181ns (48.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 3.323 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[1]/Q
                         net (fo=5, routed)           0.181     3.890    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg_n_0_[1]
    SLICE_X13Y17         LUT5 (Prop_lut5_I1_O)        0.043     3.933 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.933    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count[3]_i_1__0_n_0
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.828     3.323    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X13Y17         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.239     3.563    
                         clock uncertainty            0.233     3.796    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.114     3.910    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/des_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.910    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.372ns  (logic 0.232ns (62.402%)  route 0.140ns (37.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 3.326 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 3.564 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.561     3.564    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X47Y57         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.133     3.697 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[14]/Q
                         net (fo=1, routed)           0.140     3.837    block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet[14]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.099     3.936 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     3.936    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[14]_i_1_n_0
    SLICE_X47Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.831     3.326    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X47Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.253     3.580    
                         clock uncertainty            0.233     3.813    
    SLICE_X47Y58         FDRE (Hold_fdre_C_D)         0.098     3.911    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.911    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.410ns  (logic 0.188ns (45.879%)  route 0.222ns (54.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 3.326 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X43Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet_reg[25]/Q
                         net (fo=1, routed)           0.222     3.931    block_design_i/czt_spi_core_0/U0/tx_packetise_1/first_packet[25]
    SLICE_X44Y59         LUT3 (Prop_lut3_I2_O)        0.042     3.973 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     3.973    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[25]_i_1_n_0
    SLICE_X44Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.831     3.326    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X44Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.273     3.600    
                         clock uncertainty            0.233     3.833    
    SLICE_X44Y59         FDRE (Hold_fdre_C_D)         0.114     3.947    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           3.973    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.373ns  (logic 0.188ns (50.430%)  route 0.185ns (49.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 3.324 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X36Y58         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[0]/Q
                         net (fo=6, routed)           0.185     3.894    block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count[0]
    SLICE_X36Y58         LUT5 (Prop_lut5_I3_O)        0.042     3.936 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.936    block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count[1]_i_1_n_0
    SLICE_X36Y58         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.828     3.324    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X36Y58         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.238     3.563    
                         clock uncertainty            0.233     3.796    
    SLICE_X36Y58         FDCE (Hold_fdce_C_D)         0.114     3.910    block_design_i/czt_spi_core_0/U0/spi_slave_1/tx_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.910    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.373ns  (logic 0.188ns (50.438%)  route 0.185ns (49.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 3.325 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X28Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.146     3.709 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/Q
                         net (fo=5, routed)           0.185     3.894    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg_n_0_[1]
    SLICE_X28Y59         LUT3 (Prop_lut3_I1_O)        0.042     3.936 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.936    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count[1]_i_1_n_0
    SLICE_X28Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.830     3.325    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X28Y59         FDRE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.237     3.563    
                         clock uncertainty            0.233     3.796    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.112     3.908    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/des_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.908    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.389ns  (logic 0.212ns (54.433%)  route 0.177ns (45.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 3.327 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 3.565 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.562     3.565    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDRE (Prop_fdre_C_Q)         0.167     3.732 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/Q
                         net (fo=2, routed)           0.177     3.909    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1
    SLICE_X54Y14         LUT3 (Prop_lut3_I2_O)        0.045     3.954 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_i_1/O
                         net (fo=1, routed)           0.000     3.954    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.832     3.327    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/C  (IS_INVERTED)
                         clock pessimism              0.237     3.565    
                         clock uncertainty            0.233     3.798    
    SLICE_X54Y14         FDRE (Hold_fdre_C_D)         0.124     3.922    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -3.922    
                         arrival time                           3.954    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.380ns  (logic 0.191ns (50.199%)  route 0.189ns (49.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 3.328 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 3.565 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.562     3.565    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X53Y13         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y13         FDCE (Prop_fdce_C_Q)         0.146     3.711 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[25]/Q
                         net (fo=2, routed)           0.189     3.900    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg_n_0_[25]
    SLICE_X51Y12         LUT3 (Prop_lut3_I2_O)        0.045     3.945 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[26]_i_1/O
                         net (fo=2, routed)           0.000     3.945    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg[26]_i_1_n_0
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.833     3.328    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X51Y12         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.252     3.581    
                         clock uncertainty            0.233     3.814    
    SLICE_X51Y12         FDCE (Hold_fdce_C_D)         0.099     3.913    block_design_i/czt_spi_core_0/U0/spi_slave_1/deser_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.913    
                         arrival time                           3.945    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_block_design_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_block_design_clk_wiz_0_0_1 fall@4.167ns - clk_out1_block_design_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.422ns  (logic 0.233ns (55.271%)  route 0.189ns (44.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 3.325 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 3.563 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.233ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X41Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.133     3.696 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet_reg[2]/Q
                         net (fo=1, routed)           0.189     3.884    block_design_i/czt_spi_core_0/U0/tx_packetise_1/second_packet[2]
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.100     3.984 r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.984    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg[2]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.830     3.325    block_design_i/czt_spi_core_0/U0/tx_packetise_1/sys_tick
    SLICE_X42Y58         FDRE                                         r  block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253     3.579    
                         clock uncertainty            0.233     3.812    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.135     3.947    block_design_i/czt_spi_core_0/U0/tx_packetise_1/out_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           3.984    
  -------------------------------------------------------------------
                         slack                                  0.038    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_block_design_clk_wiz_0_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/miso_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            miso_pynq
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.392ns  (logic 4.106ns (48.935%)  route 4.285ns (51.065%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.553     3.226    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X40Y57         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/miso_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.459     3.685 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/miso_enable_reg/Q
                         net (fo=2, routed)           1.425     5.110    block_design_i/czt_spi_core_0/U0/spi_slave_1/miso_enable
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.124     5.234 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/miso_pynq_INST_0/O
                         net (fo=1, routed)           2.860     8.095    miso_pynq_OBUF
    W2                   OBUF (Prop_obuf_I_O)         3.523    11.618 r  miso_pynq_OBUF_inst/O
                         net (fo=0)                   0.000    11.618    miso_pynq
    W2                                                                r  miso_pynq (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_sh_reg_reg[17]/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            mosi_czt_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 4.053ns (55.789%)  route 3.212ns (44.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.554     3.228    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X30Y18         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_sh_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDPE (Prop_fdpe_C_Q)         0.524     3.752 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_sh_reg_reg[17]/Q
                         net (fo=1, routed)           3.212     6.964    mosi_czt_0_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.493 r  mosi_czt_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.493    mosi_czt_0
    G17                                                               r  mosi_czt_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/slsel_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ss_czt_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.203ns  (logic 4.043ns (56.123%)  route 3.161ns (43.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.553     3.226    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X30Y54         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/slsel_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE (Prop_fdpe_C_Q)         0.524     3.750 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/slsel_reg/Q
                         net (fo=2, routed)           3.161     6.911    ss_czt_1_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.430 r  ss_czt_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.430    ss_czt_1
    K18                                                               r  ss_czt_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/spi_clk_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            sclk_czt_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.816ns  (logic 4.048ns (59.388%)  route 2.768ns (40.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.562     3.236    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X12Y15         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/spi_clk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDPE (Prop_fdpe_C_Q)         0.524     3.760 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/spi_clk_reg/Q
                         net (fo=8, routed)           2.768     6.528    sclk_czt_0_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.052 r  sclk_czt_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.052    sclk_czt_0
    G19                                                               r  sclk_czt_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_sh_reg_reg[17]/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            mosi_czt_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.519ns  (logic 3.964ns (60.810%)  route 2.555ns (39.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.553     3.226    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X32Y55         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_sh_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDPE (Prop_fdpe_C_Q)         0.459     3.685 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_sh_reg_reg[17]/Q
                         net (fo=1, routed)           2.555     6.240    mosi_czt_1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.505     9.746 r  mosi_czt_1_OBUF_inst/O
                         net (fo=0)                   0.000     9.746    mosi_czt_1
    H17                                                               r  mosi_czt_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/spi_clk_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            sclk_czt_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.464ns  (logic 4.043ns (62.548%)  route 2.421ns (37.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.558     3.231    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X14Y52         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/spi_clk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDPE (Prop_fdpe_C_Q)         0.524     3.755 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/spi_clk_reg/Q
                         net (fo=8, routed)           2.421     6.176    sclk_czt_1_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.519     9.696 r  sclk_czt_1_OBUF_inst/O
                         net (fo=0)                   0.000     9.696    sclk_czt_1
    H19                                                               r  sclk_czt_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/slsel_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ss_czt_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.462ns  (logic 4.027ns (62.322%)  route 2.435ns (37.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.551     3.225    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X12Y23         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/slsel_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDPE (Prop_fdpe_C_Q)         0.524     3.749 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/slsel_reg/Q
                         net (fo=2, routed)           2.435     6.184    ss_czt_0_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.503     9.687 r  ss_czt_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.687    ss_czt_0
    L18                                                               r  ss_czt_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_sh_reg_reg[17]/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            mosi_czt_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.353ns (64.268%)  route 0.752ns (35.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.561     3.564    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X32Y55         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_sh_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDPE (Prop_fdpe_C_Q)         0.146     3.710 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_sh_reg_reg[17]/Q
                         net (fo=1, routed)           0.752     4.462    mosi_czt_1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.207     5.668 r  mosi_czt_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.668    mosi_czt_1
    H17                                                               r  mosi_czt_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/slsel_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ss_czt_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.372ns (64.807%)  route 0.745ns (35.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.554     3.557    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X12Y23         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/slsel_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDPE (Prop_fdpe_C_Q)         0.167     3.724 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/slsel_reg/Q
                         net (fo=2, routed)           0.745     4.469    ss_czt_0_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.205     5.673 r  ss_czt_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.673    ss_czt_0
    L18                                                               r  ss_czt_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/spi_clk_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            sclk_czt_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.387ns (65.646%)  route 0.726ns (34.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.565     3.568    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X14Y52         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/spi_clk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDPE (Prop_fdpe_C_Q)         0.167     3.735 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/spi_clk_reg/Q
                         net (fo=8, routed)           0.726     4.461    sclk_czt_1_OBUF
    H19                  OBUF (Prop_obuf_I_O)         1.220     5.681 r  sclk_czt_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.681    sclk_czt_1
    H19                                                               r  sclk_czt_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/spi_clk_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            sclk_czt_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.392ns (61.752%)  route 0.862ns (38.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.562     3.565    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X12Y15         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/spi_clk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDPE (Prop_fdpe_C_Q)         0.167     3.732 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/spi_clk_reg/Q
                         net (fo=8, routed)           0.862     4.594    sclk_czt_0_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.225     5.818 r  sclk_czt_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.818    sclk_czt_0
    G19                                                               r  sclk_czt_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/slsel_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ss_czt_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.387ns (57.486%)  route 1.026ns (42.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.561     3.564    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X30Y54         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/slsel_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE (Prop_fdpe_C_Q)         0.167     3.731 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/slsel_reg/Q
                         net (fo=2, routed)           1.026     4.756    ss_czt_1_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.220     5.976 r  ss_czt_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.976    ss_czt_1
    K18                                                               r  ss_czt_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/ser_reg_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            miso_pynq
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.456ns (58.197%)  route 1.046ns (41.803%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X43Y58         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/ser_reg_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.133     3.696 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/ser_reg_reg[31]/Q
                         net (fo=1, routed)           0.108     3.804    block_design_i/czt_spi_core_0/U0/spi_slave_1/ser_reg[31]
    SLICE_X43Y57         LUT2 (Prop_lut2_I0_O)        0.099     3.903 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/miso_pynq_INST_0/O
                         net (fo=1, routed)           0.938     4.841    miso_pynq_OBUF
    W2                   OBUF (Prop_obuf_I_O)         1.224     6.065 r  miso_pynq_OBUF_inst/O
                         net (fo=0)                   0.000     6.065    miso_pynq
    W2                                                                r  miso_pynq (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_sh_reg_reg[17]/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            mosi_czt_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.397ns (55.592%)  route 1.116ns (44.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.411 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.556     3.559    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X30Y18         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_sh_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDPE (Prop_fdpe_C_Q)         0.167     3.726 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_sh_reg_reg[17]/Q
                         net (fo=1, routed)           1.116     4.842    mosi_czt_0_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.230     6.072 r  mosi_czt_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.072    mosi_czt_0
    G17                                                               r  mosi_czt_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_block_design_clk_wiz_0_0_1
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/miso_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            miso_pynq
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.392ns  (logic 4.106ns (48.935%)  route 4.285ns (51.065%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.553     3.226    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X40Y57         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/miso_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.459     3.685 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/miso_enable_reg/Q
                         net (fo=2, routed)           1.425     5.110    block_design_i/czt_spi_core_0/U0/spi_slave_1/miso_enable
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.124     5.234 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/miso_pynq_INST_0/O
                         net (fo=1, routed)           2.860     8.095    miso_pynq_OBUF
    W2                   OBUF (Prop_obuf_I_O)         3.523    11.618 r  miso_pynq_OBUF_inst/O
                         net (fo=0)                   0.000    11.618    miso_pynq
    W2                                                                r  miso_pynq (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_sh_reg_reg[17]/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            mosi_czt_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.265ns  (logic 4.053ns (55.789%)  route 3.212ns (44.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.554     3.228    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X30Y18         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_sh_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDPE (Prop_fdpe_C_Q)         0.524     3.752 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_sh_reg_reg[17]/Q
                         net (fo=1, routed)           3.212     6.964    mosi_czt_0_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.493 r  mosi_czt_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.493    mosi_czt_0
    G17                                                               r  mosi_czt_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/slsel_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ss_czt_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.203ns  (logic 4.043ns (56.123%)  route 3.161ns (43.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.553     3.226    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X30Y54         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/slsel_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE (Prop_fdpe_C_Q)         0.524     3.750 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/slsel_reg/Q
                         net (fo=2, routed)           3.161     6.911    ss_czt_1_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.430 r  ss_czt_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.430    ss_czt_1
    K18                                                               r  ss_czt_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/spi_clk_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            sclk_czt_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.816ns  (logic 4.048ns (59.388%)  route 2.768ns (40.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.562     3.236    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X12Y15         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/spi_clk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDPE (Prop_fdpe_C_Q)         0.524     3.760 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/spi_clk_reg/Q
                         net (fo=8, routed)           2.768     6.528    sclk_czt_0_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.051 r  sclk_czt_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.051    sclk_czt_0
    G19                                                               r  sclk_czt_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_sh_reg_reg[17]/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            mosi_czt_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.519ns  (logic 3.964ns (60.810%)  route 2.555ns (39.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.553     3.226    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X32Y55         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_sh_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDPE (Prop_fdpe_C_Q)         0.459     3.685 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_sh_reg_reg[17]/Q
                         net (fo=1, routed)           2.555     6.240    mosi_czt_1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.505     9.746 r  mosi_czt_1_OBUF_inst/O
                         net (fo=0)                   0.000     9.746    mosi_czt_1
    H17                                                               r  mosi_czt_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/spi_clk_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            sclk_czt_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.464ns  (logic 4.043ns (62.548%)  route 2.421ns (37.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.558     3.231    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X14Y52         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/spi_clk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDPE (Prop_fdpe_C_Q)         0.524     3.755 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/spi_clk_reg/Q
                         net (fo=8, routed)           2.421     6.176    sclk_czt_1_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.519     9.696 r  sclk_czt_1_OBUF_inst/O
                         net (fo=0)                   0.000     9.696    sclk_czt_1
    H19                                                               r  sclk_czt_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/slsel_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ss_czt_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.462ns  (logic 4.027ns (62.322%)  route 2.435ns (37.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     5.643 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.876    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -0.089 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.577    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.673 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.551     3.225    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X12Y23         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/slsel_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDPE (Prop_fdpe_C_Q)         0.524     3.749 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/slsel_reg/Q
                         net (fo=2, routed)           2.435     6.183    ss_czt_0_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.503     9.687 r  ss_czt_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.687    ss_czt_0
    L18                                                               r  ss_czt_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_sh_reg_reg[17]/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            mosi_czt_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.353ns (64.268%)  route 0.752ns (35.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.561     3.564    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X32Y55         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_sh_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDPE (Prop_fdpe_C_Q)         0.146     3.710 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/ser_sh_reg_reg[17]/Q
                         net (fo=1, routed)           0.752     4.462    mosi_czt_1_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.207     5.668 r  mosi_czt_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.668    mosi_czt_1
    H17                                                               r  mosi_czt_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/slsel_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ss_czt_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.372ns (64.807%)  route 0.745ns (35.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.554     3.557    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X12Y23         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/slsel_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDPE (Prop_fdpe_C_Q)         0.167     3.724 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/slsel_reg/Q
                         net (fo=2, routed)           0.745     4.468    ss_czt_0_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.205     5.673 r  ss_czt_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.673    ss_czt_0
    L18                                                               r  ss_czt_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/spi_clk_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            sclk_czt_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.387ns (65.646%)  route 0.726ns (34.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.565     3.568    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X14Y52         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/spi_clk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDPE (Prop_fdpe_C_Q)         0.167     3.735 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/spi_clk_reg/Q
                         net (fo=8, routed)           0.726     4.461    sclk_czt_1_OBUF
    H19                  OBUF (Prop_obuf_I_O)         1.220     5.681 r  sclk_czt_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.681    sclk_czt_1
    H19                                                               r  sclk_czt_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/spi_clk_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            sclk_czt_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.392ns (61.752%)  route 0.862ns (38.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.562     3.565    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X12Y15         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/spi_clk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDPE (Prop_fdpe_C_Q)         0.167     3.732 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/spi_clk_reg/Q
                         net (fo=8, routed)           0.862     4.594    sclk_czt_0_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.225     5.818 r  sclk_czt_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.818    sclk_czt_0
    G19                                                               r  sclk_czt_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/slsel_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ss_czt_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.387ns (57.486%)  route 1.026ns (42.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.561     3.564    block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/sys_tick
    SLICE_X30Y54         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/slsel_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDPE (Prop_fdpe_C_Q)         0.167     3.731 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_1/slsel_reg/Q
                         net (fo=2, routed)           1.026     4.756    ss_czt_1_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.220     5.976 r  ss_czt_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.976    ss_czt_1
    K18                                                               r  ss_czt_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/spi_slave_1/ser_reg_reg[31]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            miso_pynq
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.456ns (58.197%)  route 1.046ns (41.803%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.560     3.563    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X43Y58         FDCE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/ser_reg_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.133     3.696 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/ser_reg_reg[31]/Q
                         net (fo=1, routed)           0.108     3.804    block_design_i/czt_spi_core_0/U0/spi_slave_1/ser_reg[31]
    SLICE_X43Y57         LUT2 (Prop_lut2_I0_O)        0.099     3.903 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/miso_pynq_INST_0/O
                         net (fo=1, routed)           0.938     4.841    miso_pynq_OBUF
    W2                   OBUF (Prop_obuf_I_O)         1.224     6.065 r  miso_pynq_OBUF_inst/O
                         net (fo=0)                   0.000     6.065    miso_pynq
    W2                                                                r  miso_pynq (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_sh_reg_reg[17]/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            mosi_czt_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.397ns (55.592%)  route 1.116ns (44.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     4.410 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     4.851    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     2.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.977    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.003 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.556     3.559    block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/sys_tick
    SLICE_X30Y18         FDPE                                         r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_sh_reg_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDPE (Prop_fdpe_C_Q)         0.167     3.726 r  block_design_i/czt_spi_core_0/U0/czt_spi_controller_0/ser_sh_reg_reg[17]/Q
                         net (fo=1, routed)           1.116     4.842    mosi_czt_0_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.230     6.072 r  mosi_czt_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.072    mosi_czt_0
    G17                                                               r  mosi_czt_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_block_design_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_design_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_design_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    block_design_i/clk_wiz_0/inst/clkfbout_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.996 f  block_design_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    block_design_i/clk_wiz_0/inst/clkfbout_buf_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_design_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    block_design_i/clk_wiz_0/inst/clkfbout_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  block_design_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    block_design_i/clk_wiz_0/inst/clkfbout_buf_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_block_design_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_design_clk_wiz_0_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.840ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_design_clk_wiz_0_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    block_design_i/clk_wiz_0/inst/clkfbout_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.994 f  block_design_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    block_design_i/clk_wiz_0/inst/clkfbout_buf_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_block_design_clk_wiz_0_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.840ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_block_design_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    block_design_i/clk_wiz_0/inst/clkfbout_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  block_design_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    block_design_i/clk_wiz_0/inst/clkfbout_buf_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_block_design_clk_wiz_0_0

Max Delay          9800 Endpoints
Min Delay          9800 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[24][23]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.157ns  (logic 1.463ns (6.915%)  route 19.694ns (93.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 2.704 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.694    21.157    block_design_i/czt_spi_core_0/U0/command_fifo_1/sys_clr
    SLICE_X61Y14         FDCE                                         f  block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[24][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.487 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.513     2.704    block_design_i/czt_spi_core_0/U0/command_fifo_1/sys_tick
    SLICE_X61Y14         FDCE                                         r  block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[24][23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[25][16]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.157ns  (logic 1.463ns (6.915%)  route 19.694ns (93.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 2.704 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.694    21.157    block_design_i/czt_spi_core_0/U0/command_fifo_1/sys_clr
    SLICE_X60Y14         FDCE                                         f  block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[25][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.487 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.513     2.704    block_design_i/czt_spi_core_0/U0/command_fifo_1/sys_tick
    SLICE_X60Y14         FDCE                                         r  block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[25][16]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[25][23]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.157ns  (logic 1.463ns (6.915%)  route 19.694ns (93.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 2.704 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.694    21.157    block_design_i/czt_spi_core_0/U0/command_fifo_1/sys_clr
    SLICE_X60Y14         FDCE                                         f  block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[25][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.487 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.513     2.704    block_design_i/czt_spi_core_0/U0/command_fifo_1/sys_tick
    SLICE_X60Y14         FDCE                                         r  block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[25][23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[23][23]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.118ns  (logic 1.463ns (6.928%)  route 19.655ns (93.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 2.632 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.655    21.118    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_clr
    SLICE_X32Y37         FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[23][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.487 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.441     2.632    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X32Y37         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[23][23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[23][31]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.118ns  (logic 1.463ns (6.928%)  route 19.655ns (93.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 2.632 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.655    21.118    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_clr
    SLICE_X32Y37         FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[23][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.487 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.441     2.632    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X32Y37         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[23][31]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][24]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.114ns  (logic 1.463ns (6.929%)  route 19.651ns (93.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 2.632 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.651    21.114    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_clr
    SLICE_X33Y37         FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.487 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.441     2.632    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X33Y37         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][24]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][27]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.114ns  (logic 1.463ns (6.929%)  route 19.651ns (93.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 2.632 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.651    21.114    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_clr
    SLICE_X33Y37         FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.487 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.441     2.632    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X33Y37         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][27]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][28]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.114ns  (logic 1.463ns (6.929%)  route 19.651ns (93.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 2.632 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.651    21.114    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_clr
    SLICE_X33Y37         FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.487 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.441     2.632    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X33Y37         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][28]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][30]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.114ns  (logic 1.463ns (6.929%)  route 19.651ns (93.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 2.632 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.651    21.114    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_clr
    SLICE_X33Y37         FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.487 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.441     2.632    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X33Y37         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][30]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[18][24]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.058ns  (logic 1.463ns (6.947%)  route 19.595ns (93.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 2.635 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.906ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.461ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.595    21.058    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_clr
    SLICE_X34Y44         FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[18][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.487 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.444     2.635    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X34Y44         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[18][24]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep/CLR
                            (removal check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.231ns (21.843%)  route 0.826ns (78.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 3.416 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=9493, routed)        0.826     1.057    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_clr
    SLICE_X22Y100        FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.920     3.416    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X22Y100        FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__10/CLR
                            (removal check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.231ns (21.843%)  route 0.826ns (78.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 3.416 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=9493, routed)        0.826     1.057    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_clr
    SLICE_X22Y100        FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.920     3.416    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X22Y100        FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__10/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__6/CLR
                            (removal check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.231ns (21.843%)  route 0.826ns (78.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 3.416 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=9493, routed)        0.826     1.057    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_clr
    SLICE_X22Y100        FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.920     3.416    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X22Y100        FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__6/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__8/CLR
                            (removal check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.231ns (21.843%)  route 0.826ns (78.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 3.416 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=9493, routed)        0.826     1.057    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_clr
    SLICE_X22Y100        FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.920     3.416    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X22Y100        FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__8/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sclk_pynq
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/sclk_sync_1_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.269ns (24.139%)  route 0.844ns (75.861%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 3.328 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sclk_pynq (IN)
                         net (fo=0)                   0.000     0.000    sclk_pynq
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sclk_pynq_IBUF_inst/O
                         net (fo=1, routed)           0.844     1.067    block_design_i/czt_spi_core_0/U0/spi_slave_1/sclk_pynq
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.046     1.113 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/sclk_sync_1_i_1/O
                         net (fo=1, routed)           0.000     1.113    block_design_i/czt_spi_core_0/U0/spi_slave_1/sclk_sync_1_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/sclk_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.832     3.328    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/sclk_sync_1_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mosi_pynq
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.284ns (24.849%)  route 0.857ns (75.151%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 3.328 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  mosi_pynq (IN)
                         net (fo=0)                   0.000     0.000    mosi_pynq
    W3                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  mosi_pynq_IBUF_inst/O
                         net (fo=1, routed)           0.857     1.096    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_pynq
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.045     1.141 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_i_1/O
                         net (fo=1, routed)           0.000     1.141    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.832     3.328    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ss_pynq
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/ss_sync_1_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.266ns (22.677%)  route 0.907ns (77.323%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 3.327 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  ss_pynq (IN)
                         net (fo=0)                   0.000     0.000    ss_pynq
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ss_pynq_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.128    block_design_i/czt_spi_core_0/U0/spi_slave_1/ss_pynq
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.173 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/ss_sync_1_i_1/O
                         net (fo=1, routed)           0.000     1.173    block_design_i/czt_spi_core_0/U0/spi_slave_1/ss_sync_1_i_1_n_0
    SLICE_X54Y15         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/ss_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.831     3.327    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X54Y15         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/ss_sync_1_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[22][31]/CLR
                            (removal check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.231ns (18.476%)  route 1.019ns (81.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 3.413 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=9493, routed)        1.019     1.250    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_clr
    SLICE_X33Y100        FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[22][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.917     3.413    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X33Y100        FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[22][31]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[28][31]/CLR
                            (removal check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.231ns (18.412%)  route 1.024ns (81.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 3.413 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=9493, routed)        1.024     1.255    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_clr
    SLICE_X32Y100        FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[28][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.917     3.413    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X32Y100        FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[28][31]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock clk_out1_block_design_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.263ns  (logic 0.231ns (18.294%)  route 1.032ns (81.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 3.414 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=9493, routed)        1.032     1.263    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_clr
    SLICE_X29Y101        FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.079    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.918     3.414    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X29Y101        FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[2]_rep__0/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_block_design_clk_wiz_0_0_1

Max Delay          9800 Endpoints
Min Delay          9800 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[24][23]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.157ns  (logic 1.463ns (6.915%)  route 19.694ns (93.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 2.704 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.694    21.157    block_design_i/czt_spi_core_0/U0/command_fifo_1/sys_clr
    SLICE_X61Y14         FDCE                                         f  block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[24][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.513     2.704    block_design_i/czt_spi_core_0/U0/command_fifo_1/sys_tick
    SLICE_X61Y14         FDCE                                         r  block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[24][23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[25][16]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.157ns  (logic 1.463ns (6.915%)  route 19.694ns (93.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 2.704 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.694    21.157    block_design_i/czt_spi_core_0/U0/command_fifo_1/sys_clr
    SLICE_X60Y14         FDCE                                         f  block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[25][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.513     2.704    block_design_i/czt_spi_core_0/U0/command_fifo_1/sys_tick
    SLICE_X60Y14         FDCE                                         r  block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[25][16]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[25][23]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.157ns  (logic 1.463ns (6.915%)  route 19.694ns (93.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 2.704 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.694    21.157    block_design_i/czt_spi_core_0/U0/command_fifo_1/sys_clr
    SLICE_X60Y14         FDCE                                         f  block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[25][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.513     2.704    block_design_i/czt_spi_core_0/U0/command_fifo_1/sys_tick
    SLICE_X60Y14         FDCE                                         r  block_design_i/czt_spi_core_0/U0/command_fifo_1/fifo_buffer_reg[25][23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[23][23]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.118ns  (logic 1.463ns (6.928%)  route 19.655ns (93.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 2.632 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.655    21.118    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_clr
    SLICE_X32Y37         FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[23][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.441     2.632    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X32Y37         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[23][23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[23][31]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.118ns  (logic 1.463ns (6.928%)  route 19.655ns (93.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 2.632 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.655    21.118    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_clr
    SLICE_X32Y37         FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[23][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.441     2.632    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X32Y37         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[23][31]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][24]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.114ns  (logic 1.463ns (6.929%)  route 19.651ns (93.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 2.632 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.651    21.114    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_clr
    SLICE_X33Y37         FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.441     2.632    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X33Y37         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][24]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][27]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.114ns  (logic 1.463ns (6.929%)  route 19.651ns (93.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 2.632 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.651    21.114    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_clr
    SLICE_X33Y37         FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.441     2.632    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X33Y37         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][27]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][28]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.114ns  (logic 1.463ns (6.929%)  route 19.651ns (93.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 2.632 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.651    21.114    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_clr
    SLICE_X33Y37         FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.441     2.632    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X33Y37         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][28]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][30]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.114ns  (logic 1.463ns (6.929%)  route 19.651ns (93.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 2.632 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.651    21.114    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_clr
    SLICE_X33Y37         FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.441     2.632    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X33Y37         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[38][30]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[18][24]/CLR
                            (recovery check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        21.058ns  (logic 1.463ns (6.947%)  route 19.595ns (93.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 2.635 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.426ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=9493, routed)       19.595    21.058    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_clr
    SLICE_X34Y44         FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[18][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     5.572 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.734    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -0.488 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.100    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.191 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        1.444     2.635    block_design_i/czt_spi_core_0/U0/data_fifo_0/sys_tick
    SLICE_X34Y44         FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_0/fifo_buffer_reg[18][24]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep/CLR
                            (removal check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.231ns (21.843%)  route 0.826ns (78.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 3.416 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=9493, routed)        0.826     1.057    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_clr
    SLICE_X22Y100        FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.920     3.416    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X22Y100        FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__10/CLR
                            (removal check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.231ns (21.843%)  route 0.826ns (78.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 3.416 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=9493, routed)        0.826     1.057    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_clr
    SLICE_X22Y100        FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.920     3.416    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X22Y100        FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__10/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__6/CLR
                            (removal check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.231ns (21.843%)  route 0.826ns (78.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 3.416 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=9493, routed)        0.826     1.057    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_clr
    SLICE_X22Y100        FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.920     3.416    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X22Y100        FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__6/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__8/CLR
                            (removal check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.231ns (21.843%)  route 0.826ns (78.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns = ( 3.416 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=9493, routed)        0.826     1.057    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_clr
    SLICE_X22Y100        FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.920     3.416    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X22Y100        FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[0]_rep__8/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sclk_pynq
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/sclk_sync_1_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.269ns (24.139%)  route 0.844ns (75.861%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 3.327 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sclk_pynq (IN)
                         net (fo=0)                   0.000     0.000    sclk_pynq
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sclk_pynq_IBUF_inst/O
                         net (fo=1, routed)           0.844     1.067    block_design_i/czt_spi_core_0/U0/spi_slave_1/sclk_pynq
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.046     1.113 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/sclk_sync_1_i_1/O
                         net (fo=1, routed)           0.000     1.113    block_design_i/czt_spi_core_0/U0/spi_slave_1/sclk_sync_1_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/sclk_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.832     3.327    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/sclk_sync_1_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mosi_pynq
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.284ns (24.849%)  route 0.857ns (75.151%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 3.327 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 r  mosi_pynq (IN)
                         net (fo=0)                   0.000     0.000    mosi_pynq
    W3                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  mosi_pynq_IBUF_inst/O
                         net (fo=1, routed)           0.857     1.096    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_pynq
    SLICE_X54Y14         LUT3 (Prop_lut3_I0_O)        0.045     1.141 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_i_1/O
                         net (fo=1, routed)           0.000     1.141    block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_i_1_n_0
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.832     3.327    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X54Y14         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/mosi_sync_1_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ss_pynq
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/spi_slave_1/ss_sync_1_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.173ns  (logic 0.266ns (22.677%)  route 0.907ns (77.323%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 3.326 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  ss_pynq (IN)
                         net (fo=0)                   0.000     0.000    ss_pynq
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  ss_pynq_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.128    block_design_i/czt_spi_core_0/U0/spi_slave_1/ss_pynq
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.173 r  block_design_i/czt_spi_core_0/U0/spi_slave_1/ss_sync_1_i_1/O
                         net (fo=1, routed)           0.000     1.173    block_design_i/czt_spi_core_0/U0/spi_slave_1/ss_sync_1_i_1_n_0
    SLICE_X54Y15         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/ss_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.831     3.326    block_design_i/czt_spi_core_0/U0/spi_slave_1/sys_tick
    SLICE_X54Y15         FDRE                                         r  block_design_i/czt_spi_core_0/U0/spi_slave_1/ss_sync_1_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[22][31]/CLR
                            (removal check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.231ns (18.476%)  route 1.019ns (81.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 3.413 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=9493, routed)        1.019     1.250    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_clr
    SLICE_X33Y100        FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[22][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.917     3.413    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X33Y100        FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[22][31]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[28][31]/CLR
                            (removal check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.231ns (18.412%)  route 1.024ns (81.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 3.413 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=9493, routed)        1.024     1.255    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_clr
    SLICE_X32Y100        FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[28][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.917     3.413    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X32Y100        FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/fifo_buffer_reg[28][31]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock clk_out1_block_design_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.263ns  (logic 0.231ns (18.294%)  route 1.032ns (81.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 3.414 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  reset_IBUF_inst/O
                         net (fo=9493, routed)        1.032     1.263    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_clr
    SLICE_X29Y101        FDCE                                         f  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_block_design_clk_wiz_0_0_1 fall edge)
                                                      4.167     4.167 f  
    L17                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    block_design_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     4.598 f  block_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.078    block_design_i/clk_wiz_0/inst/clk_in1_block_design_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     1.933 f  block_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.467    block_design_i/clk_wiz_0/inst/clk_out1_block_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.496 f  block_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9637, routed)        0.918     3.414    block_design_i/czt_spi_core_0/U0/data_fifo_1/sys_tick
    SLICE_X29Y101        FDCE                                         r  block_design_i/czt_spi_core_0/U0/data_fifo_1/tail_reg[2]_rep__0/C  (IS_INVERTED)





