# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do ass52_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:51 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ass52
# -- Compiling architecture controller_add_subtract_shift of ass52
# End time: 20:43:52 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:52 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ass52_tb
# -- Compiling architecture ass52_tb_arch of ass52_tb
# End time: 20:43:53 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ass52_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ass52_tb 
# Start time: 20:43:55 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ass52_tb(ass52_tb_arch)
# Loading work.ass52(controller_add_subtract_shift)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-3734) Index value 9 is out of range 8 downto 0.
#    Time: 400 ns  Iteration: 1  Process: /ass52_tb/DUT/line__14 File: C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd
# Fatal error in Process line__14 at C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd line 29
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd 29 Process line__14
# 
do ass52_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:37 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ass52
# -- Compiling architecture controller_add_subtract_shift of ass52
# End time: 20:52:38 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:52:38 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ass52_tb
# -- Compiling architecture ass52_tb_arch of ass52_tb
# End time: 20:52:39 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ass52_tb
# End time: 20:52:41 on Nov 05,2020, Elapsed time: 0:08:46
# Errors: 2, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ass52_tb 
# Start time: 20:52:41 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ass52_tb(ass52_tb_arch)
# Loading work.ass52(controller_add_subtract_shift)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do ass52_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:45 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ass52
# -- Compiling architecture controller_add_subtract_shift of ass52
# End time: 20:54:46 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:46 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ass52_tb
# -- Compiling architecture ass52_tb_arch of ass52_tb
# End time: 20:54:46 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ass52_tb
# End time: 20:54:51 on Nov 05,2020, Elapsed time: 0:02:10
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ass52_tb 
# Start time: 20:54:51 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ass52_tb(ass52_tb_arch)
# Loading work.ass52(controller_add_subtract_shift)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do ass52_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:47 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ass52
# -- Compiling architecture controller_add_subtract_shift of ass52
# End time: 20:57:48 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:48 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ass52_tb
# -- Compiling architecture ass52_tb_arch of ass52_tb
# End time: 20:57:49 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ass52_tb
# End time: 20:57:53 on Nov 05,2020, Elapsed time: 0:03:02
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ass52_tb 
# Start time: 20:57:53 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ass52_tb(ass52_tb_arch)
# Loading work.ass52(controller_add_subtract_shift)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do ass52_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:41 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ass52
# -- Compiling architecture controller_add_subtract_shift of ass52
# End time: 20:59:42 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:59:42 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ass52_tb
# -- Compiling architecture ass52_tb_arch of ass52_tb
# End time: 20:59:43 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ass52_tb
# End time: 20:59:47 on Nov 05,2020, Elapsed time: 0:01:54
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ass52_tb 
# Start time: 20:59:47 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ass52_tb(ass52_tb_arch)
# Loading work.ass52(controller_add_subtract_shift)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do ass52_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:32 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ass52
# -- Compiling architecture controller_add_subtract_shift of ass52
# End time: 21:01:33 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:01:33 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ass52_tb
# -- Compiling architecture ass52_tb_arch of ass52_tb
# End time: 21:01:34 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ass52_tb
# End time: 21:01:38 on Nov 05,2020, Elapsed time: 0:01:51
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ass52_tb 
# Start time: 21:01:38 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ass52_tb(ass52_tb_arch)
# Loading work.ass52(controller_add_subtract_shift)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do ass52_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:32 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ass52
# -- Compiling architecture controller_add_subtract_shift of ass52
# End time: 21:06:33 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:06:33 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ass52_tb
# -- Compiling architecture ass52_tb_arch of ass52_tb
# End time: 21:06:34 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ass52_tb
# End time: 21:06:37 on Nov 05,2020, Elapsed time: 0:04:59
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ass52_tb 
# Start time: 21:06:37 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ass52_tb(ass52_tb_arch)
# Loading work.ass52(controller_add_subtract_shift)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Fatal: (vsim-3734) Index value 9 is out of range 8 downto 0.
#    Time: 400 ns  Iteration: 1  Process: /ass52_tb/DUT/line__14 File: C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd
# Fatal error in Process line__14 at C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd line 29
# 
# HDL call sequence:
# Stopped at C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd 29 Process line__14
# 
do ass52_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:50 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ass52
# -- Compiling architecture controller_add_subtract_shift of ass52
# End time: 21:07:52 on Nov 05,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:07:52 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ass52_tb
# -- Compiling architecture ass52_tb_arch of ass52_tb
# End time: 21:07:53 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ass52_tb
# End time: 21:07:56 on Nov 05,2020, Elapsed time: 0:01:19
# Errors: 2, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ass52_tb 
# Start time: 21:07:56 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ass52_tb(ass52_tb_arch)
# Loading work.ass52(controller_add_subtract_shift)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do ass52_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:41 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ass52
# -- Compiling architecture controller_add_subtract_shift of ass52
# End time: 21:09:42 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:42 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ass52_tb
# -- Compiling architecture ass52_tb_arch of ass52_tb
# End time: 21:09:43 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ass52_tb
# End time: 21:09:46 on Nov 05,2020, Elapsed time: 0:01:50
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ass52_tb 
# Start time: 21:09:46 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ass52_tb(ass52_tb_arch)
# Loading work.ass52(controller_add_subtract_shift)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do ass52_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:17 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/ass52.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ass52
# -- Compiling architecture controller_add_subtract_shift of ass52
# End time: 21:11:18 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:11:18 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/vhdl codes/ass52/simulation/modelsim/ass52_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ass52_tb
# -- Compiling architecture ass52_tb_arch of ass52_tb
# End time: 21:11:18 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ass52_tb
# End time: 21:11:23 on Nov 05,2020, Elapsed time: 0:01:37
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ass52_tb 
# Start time: 21:11:23 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.ass52_tb(ass52_tb_arch)
# Loading work.ass52(controller_add_subtract_shift)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 21:12:00 on Nov 05,2020, Elapsed time: 0:00:37
# Errors: 0, Warnings: 1
