{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1752798658354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1752798658354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 17 21:30:58 2025 " "Processing started: Thu Jul 17 21:30:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1752798658354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1752798658354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bomba_relogio -c bomba_relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off bomba_relogio -c bomba_relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1752798658354 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1752798658672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "verilog/temporizador.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798658764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798658764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocos/bomba_relogio.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocos/bomba_relogio.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bomba_relogio " "Found entity 1: bomba_relogio" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798658764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798658764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "verilog/decoder7.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/decoder7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798658764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798658764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/save_password.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/save_password.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle_senha " "Found entity 1: controle_senha" {  } { { "verilog/save_password.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/save_password.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798658764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798658764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Found entity 1: fdiv" {  } { { "verilog/divisor_frequencia.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798658764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798658764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador_6bits " "Found entity 1: comparador_6bits" {  } { { "verilog/comparador.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/comparador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798658764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798658764 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "contadordetentativas.v " "Can't analyze file -- file contadordetentativas.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1752798658764 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "contadorunidades.v " "Can't analyze file -- file contadorunidades.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1752798658764 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bomba_relogio.v " "Can't analyze file -- file bomba_relogio.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1752798658779 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog4.v " "Can't analyze file -- file Verilog4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1752798658779 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dicaor.v " "Can't analyze file -- file dicaor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1752798658779 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dicaand.v " "Can't analyze file -- file dicaand.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1752798658779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dicaandor.v 1 1 " "Found 1 design units, including 1 entities, in source file dicaandor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dicas " "Found entity 1: Dicas" {  } { { "dicaandor.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/dicaandor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798658779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798658779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaytentativa.v 1 1 " "Found 1 design units, including 1 entities, in source file displaytentativa.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayTentativa " "Found entity 1: DisplayTentativa" {  } { { "displaytentativa.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/displaytentativa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798658779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798658779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tick_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tick_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tick_generator " "Found entity 1: tick_generator" {  } { { "output_files/tick_generator.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/output_files/tick_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798658795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798658795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dicaled.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dicaled.v" { { "Info" "ISGN_ENTITY_NAME" "1 DicaLEDR " "Found entity 1: DicaLEDR" {  } { { "output_files/dicaled.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/output_files/dicaled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798658795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798658795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vitoria.v 1 1 " "Found 1 design units, including 1 entities, in source file vitoria.v" { { "Info" "ISGN_ENTITY_NAME" "1 leds_vitoria " "Found entity 1: leds_vitoria" {  } { { "vitoria.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/vitoria.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798658807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798658807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "derrota.v 1 1 " "Found 1 design units, including 1 entities, in source file derrota.v" { { "Info" "ISGN_ENTITY_NAME" "1 leds_derrota " "Found entity 1: leds_derrota" {  } { { "derrota.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/derrota.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798658811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798658811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multled.v 1 1 " "Found 1 design units, including 1 entities, in source file multled.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ledr " "Found entity 1: mux_ledr" {  } { { "multled.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/multled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798658811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798658811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bomba_relogio " "Elaborating entity \"bomba_relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1752798658906 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst5888 " "Primitive \"GND\" of instance \"inst5888\" not used" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 368 -112 -80 400 "inst5888" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1752798658918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_6bits comparador_6bits:inst " "Elaborating entity \"comparador_6bits\" for hierarchy \"comparador_6bits:inst\"" {  } { { "blocos/bomba_relogio.bdf" "inst" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 240 1160 1360 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798658921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tick_generator tick_generator:inst14 " "Elaborating entity \"tick_generator\" for hierarchy \"tick_generator:inst14\"" {  } { { "blocos/bomba_relogio.bdf" "inst14" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { -72 -256 -112 8 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798658924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 tick_generator.v(13) " "Verilog HDL assignment warning at tick_generator.v(13): truncated value with size 32 to match size of target (23)" {  } { { "output_files/tick_generator.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/output_files/tick_generator.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752798658934 "|bomba_relogio|tick_generator:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_senha controle_senha:inst33 " "Elaborating entity \"controle_senha\" for hierarchy \"controle_senha:inst33\"" {  } { { "blocos/bomba_relogio.bdf" "inst33" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 168 40 272 312 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798658934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:inst7 " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:inst7\"" {  } { { "blocos/bomba_relogio.bdf" "inst7" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 128 424 616 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798658934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 temporizador.v(47) " "Verilog HDL assignment warning at temporizador.v(47): truncated value with size 32 to match size of target (6)" {  } { { "verilog/temporizador.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752798658942 "|bomba_relogio|temporizador:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 temporizador.v(57) " "Verilog HDL assignment warning at temporizador.v(57): truncated value with size 32 to match size of target (6)" {  } { { "verilog/temporizador.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752798658942 "|bomba_relogio|temporizador:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temporizador.v(60) " "Verilog HDL assignment warning at temporizador.v(60): truncated value with size 32 to match size of target (4)" {  } { { "verilog/temporizador.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752798658942 "|bomba_relogio|temporizador:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temporizador.v(70) " "Verilog HDL assignment warning at temporizador.v(70): truncated value with size 32 to match size of target (4)" {  } { { "verilog/temporizador.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752798658942 "|bomba_relogio|temporizador:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temporizador.v(71) " "Verilog HDL assignment warning at temporizador.v(71): truncated value with size 32 to match size of target (4)" {  } { { "verilog/temporizador.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752798658942 "|bomba_relogio|temporizador:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temporizador.v(72) " "Verilog HDL assignment warning at temporizador.v(72): truncated value with size 32 to match size of target (4)" {  } { { "verilog/temporizador.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752798658942 "|bomba_relogio|temporizador:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temporizador.v(73) " "Verilog HDL assignment warning at temporizador.v(73): truncated value with size 32 to match size of target (4)" {  } { { "verilog/temporizador.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752798658942 "|bomba_relogio|temporizador:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg temporizador:inst7\|hex7seg:h0 " "Elaborating entity \"hex7seg\" for hierarchy \"temporizador:inst7\|hex7seg:h0\"" {  } { { "verilog/temporizador.v" "h0" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798658942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayTentativa DisplayTentativa:inst18 " "Elaborating entity \"DisplayTentativa\" for hierarchy \"DisplayTentativa:inst18\"" {  } { { "blocos/bomba_relogio.bdf" "inst18" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 640 320 536 752 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798658947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dicas Dicas:inst25 " "Elaborating entity \"Dicas\" for hierarchy \"Dicas:inst25\"" {  } { { "blocos/bomba_relogio.bdf" "inst25" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 776 328 544 920 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798658947 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tentativa_reg dicaandor.v(12) " "Verilog HDL or VHDL warning at dicaandor.v(12): object \"tentativa_reg\" assigned a value but never read" {  } { { "dicaandor.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/dicaandor.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1752798658953 "|bomba_relogio|Dicas:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ledr mux_ledr:inst12 " "Elaborating entity \"mux_ledr\" for hierarchy \"mux_ledr:inst12\"" {  } { { "blocos/bomba_relogio.bdf" "inst12" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 344 1536 1760 488 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798658953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds_derrota leds_derrota:inst8 " "Elaborating entity \"leds_derrota\" for hierarchy \"leds_derrota:inst8\"" {  } { { "blocos/bomba_relogio.bdf" "inst8" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { -392 1184 1368 -312 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798658973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DicaLEDR DicaLEDR:inst24 " "Elaborating entity \"DicaLEDR\" for hierarchy \"DicaLEDR:inst24\"" {  } { { "blocos/bomba_relogio.bdf" "inst24" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 968 328 552 1112 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798658990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tentativa_reg dicaled.v(11) " "Verilog HDL or VHDL warning at dicaled.v(11): object \"tentativa_reg\" assigned a value but never read" {  } { { "output_files/dicaled.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/output_files/dicaled.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1752798659001 "|bomba_relogio|DicaLEDR:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leds_vitoria leds_vitoria:inst23 " "Elaborating entity \"leds_vitoria\" for hierarchy \"leds_vitoria:inst23\"" {  } { { "blocos/bomba_relogio.bdf" "inst23" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { -272 1184 1392 -192 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798659001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 vitoria.v(18) " "Verilog HDL assignment warning at vitoria.v(18): truncated value with size 32 to match size of target (24)" {  } { { "vitoria.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/vitoria.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1752798659001 "|bomba_relogio|leds_vitoria:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:inst11 " "Elaborating entity \"fdiv\" for hierarchy \"fdiv:inst11\"" {  } { { "blocos/bomba_relogio.bdf" "inst11" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 48 -264 -120 128 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798659001 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "temporizador:inst7\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"temporizador:inst7\|Mod1\"" {  } { { "verilog/temporizador.v" "Mod1" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752798659207 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "temporizador:inst7\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"temporizador:inst7\|Div1\"" {  } { { "verilog/temporizador.v" "Div1" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752798659207 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "temporizador:inst7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"temporizador:inst7\|Mod0\"" {  } { { "verilog/temporizador.v" "Mod0" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752798659207 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1752798659207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "temporizador:inst7\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"temporizador:inst7\|lpm_divide:Mod1\"" {  } { { "verilog/temporizador.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752798659291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "temporizador:inst7\|lpm_divide:Mod1 " "Instantiated megafunction \"temporizador:inst7\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798659291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798659291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798659291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798659291 ""}  } { { "verilog/temporizador.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1752798659291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798659333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798659333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798659349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798659349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798659365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798659365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798659412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798659412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798659459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798659459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "temporizador:inst7\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"temporizador:inst7\|lpm_divide:Div1\"" {  } { { "verilog/temporizador.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752798659475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "temporizador:inst7\|lpm_divide:Div1 " "Instantiated megafunction \"temporizador:inst7\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798659475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798659475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798659475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1752798659475 ""}  } { { "verilog/temporizador.v" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/verilog/temporizador.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1752798659475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1752798659507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1752798659507 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 664 576 752 680 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752798659698 "|bomba_relogio|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 744 592 768 760 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752798659698 "|bomba_relogio|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 744 592 768 760 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752798659698 "|bomba_relogio|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 744 592 768 760 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752798659698 "|bomba_relogio|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 744 592 768 760 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752798659698 "|bomba_relogio|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 744 592 768 760 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752798659698 "|bomba_relogio|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 744 592 768 760 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752798659698 "|bomba_relogio|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 744 592 768 760 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752798659698 "|bomba_relogio|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 800 544 720 816 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752798659698 "|bomba_relogio|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 816 544 720 832 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752798659698 "|bomba_relogio|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] VCC " "Pin \"LEDG\[8\]\" is stuck at VCC" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 0 1488 1664 16 "LEDG\[2\]" "" } { 16 1488 1664 32 "LEDG\[3\]" "" } { 32 1488 1664 48 "LEDG\[4\]" "" } { 48 1488 1664 64 "LEDG\[5\]" "" } { 64 1488 1664 80 "LEDG\[6\]" "" } { 80 1488 1664 96 "LEDG\[7\]" "" } { 96 1488 1664 112 "LEDG\[8\]" "" } { 152 -584 -408 168 "LEDG\[0\]" "" } { 288 -576 -400 304 "LEDG\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1752798659698 "|bomba_relogio|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1752798659698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1752798660066 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752798660066 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 320 -280 -112 336 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752798660203 "|bomba_relogio|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 320 -280 -112 336 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752798660203 "|bomba_relogio|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 320 -280 -112 336 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752798660203 "|bomba_relogio|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "blocos/bomba_relogio.bdf" "" { Schematic "C:/Users/enzoc/Documents/GitHub/ProjetoLCL_C7/blocos/bomba_relogio.bdf" { { 320 -280 -112 336 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1752798660203 "|bomba_relogio|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1752798660203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "433 " "Implemented 433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1752798660203 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1752798660203 ""} { "Info" "ICUT_CUT_TM_LCELLS" "316 " "Implemented 316 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1752798660203 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1752798660203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1752798660230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 17 21:31:00 2025 " "Processing ended: Thu Jul 17 21:31:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1752798660230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1752798660230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1752798660230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1752798660230 ""}
