module four_XOR(input logic [3:0] a, 
				output logic y );
			
			
			
	assign y = ^a;





endmodule


