# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../HexadecimalTest.srcs/sources_1/bd/demo/ipshared/8b3d" \
"../../../../HexadecimalTest.srcs/sources_1/imports/DDC/Lab4_4-bit_Number_Capture/Lab4_4-bit_Number_Capture.srcs/sources_1/new/4_BIT_NUMBER_CAPTURE.v" \
"../../../../HexadecimalTest.srcs/sources_1/imports/DDC/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3/AsciiCharsMem.v" \
"../../../../HexadecimalTest.srcs/sources_1/imports/DDC/Lab3_2/Lab3_2.srcs/sources_1/imports/Lab3_file/ScreenBufferMem.v" \
"../../../../HexadecimalTest.srcs/sources_1/imports/DDC/Lab3_2/Lab3_2.srcs/sources_1/new/VGA_pattern.v" \
"../../../../HexadecimalTest.srcs/sources_1/imports/DDC/Lab3_2/Lab3_2.srcs/sources_1/new/VGA_timings.v" \
"../../../../HexadecimalTest.srcs/sim_1/new/project_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
