-makelib ies_lib/xil_defaultlib -sv \
  "/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
-endlib
-makelib ies_lib/xpm \
  "/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/mkAWSteria_HW_reclocked/ip/mkAWSteria_HW_reclocked_mkAWSteria_HW_0_0/sim/mkAWSteria_HW_reclocked_mkAWSteria_HW_0_0.v" \
-endlib
-makelib ies_lib/axi_infrastructure_v1_1_0 \
  "../../../../AWSteria_HW_reclocked.srcs/sources_1/bd/mkAWSteria_HW_reclocked/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_4 \
  "../../../../AWSteria_HW_reclocked.srcs/sources_1/bd/mkAWSteria_HW_reclocked/ipshared/1f5a/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_4 \
  "../../../../AWSteria_HW_reclocked.srcs/sources_1/bd/mkAWSteria_HW_reclocked/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_4 \
  "../../../../AWSteria_HW_reclocked.srcs/sources_1/bd/mkAWSteria_HW_reclocked/ipshared/1f5a/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib ies_lib/axi_clock_converter_v2_1_18 \
  "../../../../AWSteria_HW_reclocked.srcs/sources_1/bd/mkAWSteria_HW_reclocked/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/mkAWSteria_HW_reclocked/ip/mkAWSteria_HW_reclocked_axi_clock_converter_0_0/sim/mkAWSteria_HW_reclocked_axi_clock_converter_0_0.v" \
  "../../../bd/mkAWSteria_HW_reclocked/ip/mkAWSteria_HW_reclocked_axi_clock_converter_0_1/sim/mkAWSteria_HW_reclocked_axi_clock_converter_0_1.v" \
  "../../../bd/mkAWSteria_HW_reclocked/ip/mkAWSteria_HW_reclocked_host_AXI4_clock_converter_0/sim/mkAWSteria_HW_reclocked_host_AXI4_clock_converter_0.v" \
  "../../../bd/mkAWSteria_HW_reclocked/ip/mkAWSteria_HW_reclocked_ddr_A_clock_converter_0/sim/mkAWSteria_HW_reclocked_ddr_A_clock_converter_0.v" \
  "../../../bd/mkAWSteria_HW_reclocked/ip/mkAWSteria_HW_reclocked_clk_wiz_0_0/mkAWSteria_HW_reclocked_clk_wiz_0_0_clk_wiz.v" \
  "../../../bd/mkAWSteria_HW_reclocked/ip/mkAWSteria_HW_reclocked_clk_wiz_0_0/mkAWSteria_HW_reclocked_clk_wiz_0_0.v" \
  "../../../bd/mkAWSteria_HW_reclocked/ip/mkAWSteria_HW_reclocked_reset_synchronizer_0_0/sim/mkAWSteria_HW_reclocked_reset_synchronizer_0_0.v" \
  "../../../bd/mkAWSteria_HW_reclocked/ip/mkAWSteria_HW_reclocked_reset_synchronizer_0_1/sim/mkAWSteria_HW_reclocked_reset_synchronizer_0_1.v" \
  "../../../bd/mkAWSteria_HW_reclocked/ip/mkAWSteria_HW_reclocked_bit_1_synchronizer_0_0/sim/mkAWSteria_HW_reclocked_bit_1_synchronizer_0_0.v" \
  "../../../bd/mkAWSteria_HW_reclocked/ip/mkAWSteria_HW_reclocked_bit_1_synchronizer_0_1/sim/mkAWSteria_HW_reclocked_bit_1_synchronizer_0_1.v" \
  "../../../bd/mkAWSteria_HW_reclocked/ip/mkAWSteria_HW_reclocked_bit_64_synchronizer_0_0/sim/mkAWSteria_HW_reclocked_bit_64_synchronizer_0_0.v" \
  "../../../bd/mkAWSteria_HW_reclocked/sim/mkAWSteria_HW_reclocked.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

