<?xml version="1.0" encoding="utf-8"?><?workdir /Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/temp/pdf?><?workdir-uri file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/temp/pdf/?><?path2project?><?path2project-uri ./?><?path2rootmap-uri ./?><?doctype-public -//OASIS//DTD DITA Reference//EN?><?doctype-system reference.dtd?><reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" xmlns:dita-ot="http://dita-ot.sourceforge.net/ns/201007/dita-ot" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" domains="(topic reference) (topic abbrev-d) a(props deliveryTarget) (topic equation-d) (topic hazard-d) (topic hi-d) (topic indexing-d) (topic markup-d) (topic mathml-d) (topic pr-d) (topic relmgmt-d) (topic sw-d) (topic svg-d) (topic ui-d) (topic ut-d) (topic markup-d xml-d)" id="ste1440662768724" xml:lang="en-us" xtrc="reference:1;4:194" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">
  <title class="- topic/title " xtrc="title:1;5:33" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">GIC registers</title><titlealts class="- topic/titlealts "/>
  <shortdesc class="- topic/shortdesc " xtrc="shortdesc:1;6:41" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">This chapter describes the GIC registers.</shortdesc>
  <prolog class="- topic/prolog " xtrc="prolog:1;7:35" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">
    <publisherinformation class="- topic/publisher bookmap/publisherinformation " xtrc="publisherinformation:1;29:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
            <organization class="- topic/data bookmap/organization " xtrc="organization:1;30:70" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"> </organization>
            <published class="- topic/data bookmap/published " xtrc="published:1;31:64" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
                <publishtype class="- topic/data bookmap/publishtype " value="final" xtrc="publishtype:1;32:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/>
            </published>
        </publisherinformation><permissions class="- topic/permissions " view="nonconfidential" xtrc="permissions:1;35:75" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/><metadata class="- topic/metadata "><prodinfo class="- topic/prodinfo " xtrc="prodinfo:1;44:45" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
            <prodname class="- topic/prodname " xtrc="prodname:1;45:49" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">ARM Cortex-A76 Core</prodname>
            <vrmlist class="- topic/vrmlist " xtrc="vrmlist:1;46:47" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
                <vrm class="- topic/vrm " otherprops="hardware" version="0400" xtrc="vrm:1;47:81" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/>
            </vrmlist>
        </prodinfo></metadata>
  </prolog>
  <refbody class="- topic/body        reference/refbody " xtrc="refbody:1;10:59" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">
    <section class="- topic/section " xtrc="section:1;11:40" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"/>
  </refbody>
<related-links class="- topic/related-links " xtrc="related-links:1;13:47" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925" xtrc="linkpool:1;13:112" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><linkpool class="- topic/linkpool " xtrc="linkpool:2;13:148" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><link class="- topic/link " format="dita" href="ste1440494027859.xml" role="child" scope="local" type="reference" xtrc="link:1;13:262" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:1;13:298" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">CPU interface registers</linktext><desc class="- topic/desc " xtrc="desc:1;13:360" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">Each CPU interface block provides the interface for the <ph class="- topic/ph " xtrc="ph:1;13:440" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><keyword class="- topic/keyword " xtrc="keyword:1;13:474" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:1;13:511" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:2;13:566" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">â€‘A76</keyword></ph> core that interfaces with     a GIC distributor within the system.</desc></link><link class="- topic/link " format="dita" href="lau1467028866637.xml" role="child" scope="local" type="reference" xtrc="link:2;13:780" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:2;13:816" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">AArch64 physical GIC CPU interface system register summary</linktext><desc class="- topic/desc " xtrc="desc:2;13:913" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">The following table lists the AArch64 physical GIC CPU interface system 		registers that have <term class="- topic/term " outputclass="archterm" xtrc="term:1;13:1058" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">IMPLEMENTATION DEFINED</term> bits.</desc></link><link class="- topic/link " format="dita" href="pgt1470139323391.xml" role="child" scope="local" type="reference" xtrc="link:3;13:1221" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:3;13:1257" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_AP0R0_EL1, Interrupt Controller Active Priorities Group 0 Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:3;13:1373" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">The ICC_AP0R0_EL1 provides information about Group 0 active 		priorities.</desc></link><link class="- topic/link " format="dita" href="zkn1470139413326.xml" role="child" scope="local" type="reference" xtrc="link:4;13:1574" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:4;13:1610" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_AP1R0_EL1, Interrupt Controller Active Priorities Group 1 Register 0 EL1</linktext><desc class="- topic/desc " xtrc="desc:4;13:1725" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">The ICC_AP1R0_EL1 provides information about Group 1 active 		priorities.</desc></link><link class="- topic/link " format="dita" href="lau1469181709121.xml" role="child" scope="local" type="reference" xtrc="link:5;13:1926" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:5;13:1962" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_BPR0_EL1, Interrupt Controller Binary Point Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:5;13:2064" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_BPR0_EL1 defines the point at which the priority value fields split 		into two parts, the group priority field and the subpriority field. The group priority field 		determines Group 0 interrupt preemption.</desc></link><link class="- topic/link " format="dita" href="lau1469181855355.xml" role="child" scope="local" type="reference" xtrc="link:6;13:2401" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:6;13:2437" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_BPR1_EL1, Interrupt Controller Binary Point Register 1, EL1</linktext><desc class="- topic/desc " xtrc="desc:6;13:2539" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_BPR1_EL1 defines the point at which the priority value fields split 		into two parts, the group priority field and the subpriority field. The group priority field 		determines Group 1 interrupt preemption.</desc></link><link class="- topic/link " format="dita" href="lau1469184261367.xml" role="child" scope="local" type="reference" xtrc="link:7;13:2876" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:7;13:2912" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_CTLR_EL1, Interrupt Controller Control Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:7;13:3007" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_CTLR_EL1 controls aspects of the behavior of the GIC CPU interface 		and provides information about the features implemented.</desc></link><link class="- topic/link " format="dita" href="lau1469184763973.xml" role="child" scope="local" type="reference" xtrc="link:8;13:3264" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:8;13:3300" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_CTLR_EL3, Interrupt Controller Control Register, EL3</linktext><desc class="- topic/desc " xtrc="desc:8;13:3395" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_CTLR_EL3 controls aspects of the behavior of the GIC CPU interface 		and provides information about the features implemented.</desc></link><link class="- topic/link " format="dita" href="lau1469184479230.xml" role="child" scope="local" type="reference" xtrc="link:9;13:3652" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:9;13:3688" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_SRE_EL1, Interrupt Controller System Register Enable Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:9;13:3797" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_SRE_EL1 controls whether the System register interface or the 		memory-mapped interface to the GIC CPU interface is used for EL0 and EL1.</desc></link><link class="- topic/link " format="dita" href="lau1469184656964.xml" role="child" scope="local" type="reference" xtrc="link:10;13:4066" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:10;13:4102" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_SRE_EL2, Interrupt Controller System Register Enable register, EL2</linktext><desc class="- topic/desc " xtrc="desc:10;13:4211" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_SRE_EL2 controls whether the system register interface or the 		memory-mapped interface to the GIC CPU interface is used for EL2.</desc></link><link class="- topic/link " format="dita" href="lau1469184828168.xml" role="child" scope="local" type="reference" xtrc="link:11;13:4472" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:11;13:4508" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_SRE_EL3, Interrupt Controller System Register Enable register, EL3</linktext><desc class="- topic/desc " xtrc="desc:11;13:4617" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICC_SRE_EL3 controls whether the System register interface or the 		memory-mapped interface to the GIC CPU interface is used for EL3.</desc></link><link class="- topic/link " format="dita" href="lau1467029066939.xml" role="child" scope="local" type="reference" xtrc="link:12;13:4878" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:12;13:4914" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">AArch64 virtual GIC CPU interface register summary</linktext><desc class="- topic/desc " xtrc="desc:12;13:5003" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">The following table describes the AArch64 virtual GIC CPU interface system registers that have <term class="- topic/term " outputclass="archterm" xtrc="term:2;13:5149" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">IMPLEMENTATION DEFINED</term> bits.</desc></link><link class="- topic/link " format="dita" href="iqh1470139554217.xml" role="child" scope="local" type="reference" xtrc="link:13;13:5312" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:13;13:5348" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICV_AP0R0_EL1, Interrupt Controller Virtual Active Priorities Group 0 Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:13;13:5472" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">The ICV_AP0R0_EL1 register provides information about virtual Group 0 		active priorities.</desc></link><link class="- topic/link " format="dita" href="tpr1470139605772.xml" role="child" scope="local" type="reference" xtrc="link:14;13:5690" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:14;13:5726" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICV_AP1R0_EL1, Interrupt Controller Virtual Active Priorities Group 1 Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:14;13:5850" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">The ICV_AP1R0_EL1 register provides information about virtual Group 1 		active priorities.</desc></link><link class="- topic/link " format="dita" href="ism1470217229198.xml" role="child" scope="local" type="reference" xtrc="link:15;13:6068" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:15;13:6104" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICV_BPR0_EL1, Interrupt Controller Virtual Binary Point Register 0, EL1</linktext><desc class="- topic/desc " xtrc="desc:15;13:6214" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICV_BPR0_EL1 defines the point at which the priority value fields split 		into two parts, the group priority field and the subpriority field. The group priority field 		determines virtual Group 0 interrupt preemption.</desc></link><link class="- topic/link " format="dita" href="jvp1470217252179.xml" role="child" scope="local" type="reference" xtrc="link:16;13:6559" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:16;13:6595" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICV_BPR1_EL1, Interrupt Controller Virtual Binary Point Register 1, EL1</linktext><desc class="- topic/desc " xtrc="desc:16;13:6705" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICV_BPR1_EL1 defines the point at which the priority value fields split 		into two parts, the group priority field and the subpriority field. The group priority field 		determines virtual Group 1 interrupt preemption.</desc></link><link class="- topic/link " format="dita" href="lau1469184875468.xml" role="child" scope="local" type="reference" xtrc="link:17;13:7050" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:17;13:7086" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICV_CTLR_EL1, Interrupt Controller Virtual Control Register, EL1</linktext><desc class="- topic/desc " xtrc="desc:17;13:7189" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICV_CTLR_EL1 controls aspects of the behavior of the GIC virtual CPU 		interface and provides information about the features implemented.</desc></link><link class="- topic/link " format="dita" href="lau1467029132174.xml" role="child" scope="local" type="reference" xtrc="link:18;13:7454" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:18;13:7490" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">AArch64 virtual interface control system register summary</linktext><desc class="- topic/desc " xtrc="desc:18;13:7586" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">The following table lists the AArch64 virtual interface control system 		registers that have <term class="- topic/term " outputclass="archterm" xtrc="term:3;13:7730" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">IMPLEMENTATION DEFINED</term> bits.</desc></link><link class="- topic/link " format="dita" href="qae1470139654006.xml" role="child" scope="local" type="reference" xtrc="link:19;13:7893" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:19;13:7929" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICH_AP0R0_EL2, Interrupt Controller Hyp Active Priorities Group 0 Register 0, EL2</linktext><desc class="- topic/desc " xtrc="desc:19;13:8049" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">The ICH_AP0R0_EL2 provides information about Group 0 active priorities 		for EL2.</desc></link><link class="- topic/link " format="dita" href="edo1470139751823.xml" role="child" scope="local" type="reference" xtrc="link:20;13:8258" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:20;13:8294" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICH_AP1R0_EL2, Interrupt Controller Hyp Active Priorities Group 1 Register 0, EL2</linktext><desc class="- topic/desc " xtrc="desc:20;13:8414" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">The ICH_AP1R0_EL2 provides information about Group 1 active priorities 		for EL2.</desc></link><link class="- topic/link " format="dita" href="lau1469184932288.xml" role="child" scope="local" type="reference" xtrc="link:21;13:8623" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:21;13:8659" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICH_HCR_EL2, Interrupt Controller Hyp Control Register, EL2</linktext><desc class="- topic/desc " xtrc="desc:21;13:8757" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICH_HCR_EL2 controls the environment for VMs.</desc></link><link class="- topic/link " format="dita" href="lau1469184979712.xml" role="child" scope="local" type="reference" xtrc="link:22;13:8930" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:22;13:8966" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICH_VMCR_EL2, Interrupt Controller Virtual Machine Control Register, EL2</linktext><desc class="- topic/desc " xtrc="desc:22;13:9077" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICH_VMCR_EL2 enables the hypervisor to save and restore the virtual 		machine view of the GIC state.</desc></link><link class="- topic/link " format="dita" href="lau1469185142151.xml" role="child" scope="local" type="reference" xtrc="link:23;13:9305" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:23;13:9341" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICH_VTR_EL2, Interrupt Controller VGIC Type Register, EL2</linktext><desc class="- topic/desc " xtrc="desc:23;13:9437" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440662768724.xml">ICH_VTR_EL2 reports supported GIC virtualization features.</desc></link></linkpool></linkpool></related-links></reference>