
*** Running vivado
    with args -log COMP_4_MAG.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source COMP_4_MAG.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source COMP_4_MAG.tcl -notrace
Command: synth_design -top COMP_4_MAG -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 307.676 ; gain = 80.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'COMP_4_MAG' [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/COMP_4_MAG.vhd:42]
INFO: [Synth 8-3491] module 'ABS_VAL' declared at 'C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/ABS_VAL.vhd:34' bound to instance 'ABS_VAL_A' of component 'ABS_VAL' [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/COMP_4_MAG.vhd:63]
INFO: [Synth 8-638] synthesizing module 'ABS_VAL' [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/ABS_VAL.vhd:39]
INFO: [Synth 8-3491] module 'RCA_4_Bits' declared at 'C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/RCA_4_Bits.vhd:36' bound to instance 'RCA' of component 'RCA_4_Bits' [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/ABS_VAL.vhd:53]
INFO: [Synth 8-638] synthesizing module 'RCA_4_Bits' [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/RCA_4_Bits.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element v_res_reg was removed.  [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/RCA_4_Bits.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'RCA_4_Bits' (1#1) [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/RCA_4_Bits.vhd:44]
WARNING: [Synth 8-614] signal 'SUM_OUT' is read in the process but is not in the sensitivity list [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/ABS_VAL.vhd:65]
WARNING: [Synth 8-614] signal 'SIGNED' is read in the process but is not in the sensitivity list [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/ABS_VAL.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'ABS_VAL' (2#1) [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/ABS_VAL.vhd:39]
INFO: [Synth 8-3491] module 'ABS_VAL' declared at 'C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/ABS_VAL.vhd:34' bound to instance 'ABS_VAL_B' of component 'ABS_VAL' [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/COMP_4_MAG.vhd:67]
WARNING: [Synth 8-5640] Port 'lt' is missing in component declaration [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/COMP_4_MAG.vhd:49]
WARNING: [Synth 8-5640] Port 'gt' is missing in component declaration [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/COMP_4_MAG.vhd:49]
INFO: [Synth 8-3491] module 'COMP_4' declared at 'C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/COMP_4.vhd:34' bound to instance 'COMP' of component 'COMP_4' [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/COMP_4_MAG.vhd:71]
INFO: [Synth 8-638] synthesizing module 'COMP_4' [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/COMP_4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'COMP_4' (3#1) [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/COMP_4.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/COMP_4_MAG.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'COMP_4_MAG' (4#1) [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/sources_1/new/COMP_4_MAG.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 347.004 ; gain = 120.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 347.004 ; gain = 120.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/constrs_1/new/COMP_4_MAG_contr.xdc]
Finished Parsing XDC File [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/constrs_1/new/COMP_4_MAG_contr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.srcs/constrs_1/new/COMP_4_MAG_contr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/COMP_4_MAG_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/COMP_4_MAG_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 604.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 604.711 ; gain = 377.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 604.711 ; gain = 377.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 604.711 ; gain = 377.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 604.711 ; gain = 377.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module COMP_4_MAG 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module RCA_4_Bits 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module ABS_VAL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design COMP_4_MAG has port ANODES[3] driven by constant 1
WARNING: [Synth 8-3917] design COMP_4_MAG has port ANODES[2] driven by constant 1
WARNING: [Synth 8-3917] design COMP_4_MAG has port ANODES[1] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 604.711 ; gain = 377.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 606.340 ; gain = 379.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 606.340 ; gain = 379.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 615.480 ; gain = 388.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 615.480 ; gain = 388.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 615.480 ; gain = 388.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 615.480 ; gain = 388.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 615.480 ; gain = 388.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 615.480 ; gain = 388.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 615.480 ; gain = 388.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     7|
|3     |LUT6 |     1|
|4     |IBUF |     8|
|5     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    29|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 615.480 ; gain = 388.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 615.480 ; gain = 131.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 615.480 ; gain = 388.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

24 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 628.047 ; gain = 406.129
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cole/COMP_4_MAG/COMP_4_MAG.runs/synth_1/COMP_4_MAG.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 628.047 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 22 15:18:30 2017...
