/**
 * @copyright
 * Copyright 2026.
 * SPDX-License-Identifier: Apache-2.0
 *
 * @test @b sve512_f32_chain_arm
 * @parblock
 * SVE full-vector-length f32 FMLA dependency chain SDC stress — standalone
 * extraction of workload 3 from sve512_fma_arm.
 *
 * The same serial FMLA chain structure as sve512_f64_chain_arm but at f32
 * width (svmla_f32_x), exercising the 16-lane f32 FMA/predicate datapath
 * at full 512-bit width (16 f32 lanes on HiSilicon 0xd22).
 *
 * The golden is recomputed in scalar C++ with the identical operation
 * order, so any lane flip in the wide f32 datapath is a byte-exact
 * mismatch.
 *
 * Compiled WITHOUT -msve-vector-bits so the sizeless svfloat32_t type
 * adopts the CPU runtime vector length. test_init probes HWCAP_SVE via
 * getauxval (no SVE instruction executes before the probe), returning a
 * clean EXIT_SKIP on SVE-less CPUs.
 *
 * SDC detection: byte-exact lane compares against the deterministic
 * software reference, with per-lane golden/actual/XOR logging on mismatch.
 * report_fail_msg on any mismatch. ARM64-native; non-SVE CPUs return a
 * clean EXIT_SKIP from init. Built only on aarch64.
 * @endparblock
 */

#include <sandstone.h>
#include <cstdint>
#include <cinttypes>
#include <cstring>
#include <cmath>
#include <memory>
#include <vector>

#ifdef __aarch64__
#include <sys/auxv.h>
#include <asm/hwcap.h>
#include <arm_sve.h>
#endif

// Serial FMA chain length per iteration.
static constexpr size_t CHAIN_STEPS = 512;

// f32 finite patterns (|x| <= 2).
static const uint32_t F32_FINITE[] = {
    0x3FAAAAABU, 0xBFAAAAABU, 0x3EAAAAABU, 0xBF2AAAABU,
    0x3F800000U, 0xBF800000U, 0x00555555U, 0x80AAAAAAU,
    0x3FCCCCCDU, 0xBFCCCCCDU, 0x3F333333U, 0xBF333333U,
    0x3E555555U, 0xBE555555U, 0x3F666666U, 0xBF666666U,
};
static constexpr size_t F32_FINITE_SIZE =
    sizeof(F32_FINITE) / sizeof(F32_FINITE[0]);

// Deterministic seed generator (same family as other tests).
static inline uint64_t splitmix64(uint64_t x)
{
    uint64_t z = (x + 0x9E3779B97F4A7C15ULL);
    z = (z ^ (z >> 30)) * 0xBF58476D1CE4E5B9ULL;
    z = (z ^ (z >> 27)) * 0x94D049BB133111EBULL;
    return z ^ (z >> 31);
}

struct SveF32ChainData {
    size_t vl_w;   // svcntw() — f32 lanes per full vector

    // Per-lane seed accumulators (finite, [1.0, 2.0)).
    std::vector<uint32_t> seeds_f32;

    // f32 finite-chain operand streams, layout [step * vl_w + lane].
    std::vector<uint32_t> m_f32;
    std::vector<uint32_t> a_f32;
};

#ifdef __aarch64__

// ---------------------------------------------------------------------------
// Scalar golden: identical operation order and indexing to the SVE chain
// (stream layout is [step * lanes + lane]).
// ---------------------------------------------------------------------------
static void f32_chain_golden(const SveF32ChainData *d, uint32_t *out)
{
    const size_t lanes = d->vl_w;
    for (size_t lane = 0; lane < lanes; ++lane) {
        uint32_t accw = d->seeds_f32[lane];
        float acc;
        memcpy(&acc, &accw, 4);
        for (size_t i = 0; i < CHAIN_STEPS; ++i) {
            float m, a;
            memcpy(&m, &d->m_f32[i * lanes + lane], 4);
            memcpy(&a, &d->a_f32[i * lanes + lane], 4);
            acc = std::fma(m, a, acc);
        }
        memcpy(&accw, &acc, 4);
        out[lane] = accw;
    }
}

// ---------------------------------------------------------------------------
// Hardware chain (SVE, full runtime VL).
// ---------------------------------------------------------------------------
static void f32_chain_hw(const SveF32ChainData *d, uint32_t *out)
{
    const size_t lanes = d->vl_w;
    const svbool_t pg = svptrue_b32();
    svfloat32_t acc = svld1_f32(pg, reinterpret_cast<const float *>(d->seeds_f32.data()));
    for (size_t i = 0; i < CHAIN_STEPS; ++i) {
        svfloat32_t m = svld1_f32(pg, reinterpret_cast<const float *>(&d->m_f32[i * lanes]));
        svfloat32_t a = svld1_f32(pg, reinterpret_cast<const float *>(&d->a_f32[i * lanes]));
        acc = svmla_f32_x(pg, acc, m, a);
    }
    svst1_f32(pg, reinterpret_cast<float *>(out), acc);
}

// ---------------------------------------------------------------------------
// Per-lane failure logging (fsu_byteexact_arm style).
// ---------------------------------------------------------------------------
static void report_f32_lane_mismatch(const char *tag, size_t lane,
                                     uint32_t golden, uint32_t actual)
{
    log_warning("%s: lane %zu golden=0x%08" PRIx32 " "
                "actual=0x%08" PRIx32 " xor=0x%08" PRIx32,
                tag, lane, golden, actual, golden ^ actual);
}

// ---------------------------------------------------------------------------
// test_init
// ---------------------------------------------------------------------------
static int sve512_f32_chain_arm_init(struct test *test)
{
#ifndef __aarch64__
    (void)test;
    return EXIT_SUCCESS;
#else
    // Probe SVE availability BEFORE executing any SVE instruction.
    unsigned long hwcap = getauxval(AT_HWCAP);
    if ((hwcap & HWCAP_SVE) == 0) {
        log_skip(CpuNotSupportedSkipCategory,
                 "ARM64 SVE not available on this CPU; "
                 "sve512_f32_chain_arm requires SVE "
                 "(e.g. HiSilicon 0xd22, 512-bit VL)");
        return EXIT_SKIP;
    }

    try {
        auto data = std::make_unique<SveF32ChainData>();
        data->vl_w = svcntw();

        // Per-lane seed accumulators: finite in [1.0, 2.0).
        data->seeds_f32.resize(data->vl_w);
        for (size_t lane = 0; lane < data->vl_w; ++lane) {
            data->seeds_f32[lane] = 0x3F800000U |
                ((uint32_t)splitmix64(0xC0FFEE00ULL + lane) & 0x007FFFFFU);
        }

        // f32 finite chain: CHAIN_STEPS full vectors.
        const size_t n32 = CHAIN_STEPS * data->vl_w;
        data->m_f32.resize(n32);
        data->a_f32.resize(n32);
        for (size_t i = 0; i < n32; ++i) {
            data->m_f32[i] = F32_FINITE[(i * 7 + 1) % F32_FINITE_SIZE];
            data->a_f32[i] = F32_FINITE[(i * 5 + 3) % F32_FINITE_SIZE];
        }

        test->data = data.release();
        return EXIT_SUCCESS;
    } catch (const std::exception &e) {
        log_skip(TestResourceIssueSkipCategory,
                 "sve512_f32_chain_arm init: %s", e.what());
        return EXIT_SKIP;
    }
#endif
}

// ---------------------------------------------------------------------------
// test_run: f32 finite FMLA chain per iteration.
// ---------------------------------------------------------------------------
static int sve512_f32_chain_arm_run(struct test *test, int cpu)
{
    (void)cpu;
#ifndef __aarch64__
    (void)test;
    log_skip(CpuNotSupportedSkipCategory,
             "to be implemented (placeholder): aarch64 SVE-512 f32 FMLA "
             "chain required");
    return EXIT_SKIP;
#else
    auto *d = static_cast<SveF32ChainData *>(test->data);

    // Golden, recomputed each iteration (deterministic, same op order).
    std::vector<uint32_t> gold32(d->vl_w);
    f32_chain_golden(d, gold32.data());

    do {
        bool all_passed = true;

        std::vector<uint32_t> hw(d->vl_w);
        f32_chain_hw(d, hw.data());
        for (size_t lane = 0; lane < d->vl_w; ++lane) {
            if (hw[lane] != gold32[lane]) {
                report_f32_lane_mismatch("sve512_f32_chain", lane,
                                         gold32[lane], hw[lane]);
                all_passed = false;
            }
        }

        if (!all_passed) {
            report_fail_msg(
                "sve512_f32_chain_arm: SVE-512 f32 FMLA chain SDC detected");
            return EXIT_FAILURE;
        }

    } while (test_time_condition(test));

    return EXIT_SUCCESS;
#endif
}

// ---------------------------------------------------------------------------
// test_cleanup
// ---------------------------------------------------------------------------
static int sve512_f32_chain_arm_cleanup(struct test *test)
{
#ifdef __aarch64__
    delete static_cast<SveF32ChainData *>(test->data);
#else
    (void)test;
#endif
    return EXIT_SUCCESS;
}

#endif // __aarch64__

DECLARE_TEST(sve512_f32_chain_arm,
             "SVE full-vector-length f32 FMLA dependency chain SDC stress: "
             "512-step serial svmla_f32_x chain (16-lane f32 datapath) at "
             "the CPU's runtime SVE vector length (512-bit on HiSilicon "
             "0xd22), byte-exact compared against a deterministic scalar "
             "fmaf() reference")
    .groups = DECLARE_TEST_GROUPS(&group_math),
    .test_init = sve512_f32_chain_arm_init,
    .test_run = sve512_f32_chain_arm_run,
    .test_cleanup = sve512_f32_chain_arm_cleanup,
    .quality_level = TEST_QUALITY_PROD,
END_DECLARE_TEST
