<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Processor_Total_2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="REG_ty_pc_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_processor.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_processor.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_processor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_processor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_processor.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_processor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_processor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_processor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_processor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_processor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_processor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_processor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_processor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_processor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_processor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_processor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_processor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_processor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_processor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_processor.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_processor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_processor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_processor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_processor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_processor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_processor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_processor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_processor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_processor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_processor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_processor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_processor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_processor_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_processor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_processor_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_processor_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_processor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1532846158" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="730172908358590087" xil_pn:start_ts="1532846158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1532846158" xil_pn:in_ck="2056186654063779175" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2104459770559910840" xil_pn:start_ts="1532846158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/blockBRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/blockBRAM.v"/>
      <outfile xil_pn:name="ipcore_dir/clock.v"/>
    </transform>
    <transform xil_pn:end_ts="1532368804" xil_pn:in_ck="-4581520909219598237" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1532368804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1532846158" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5000937961009425975" xil_pn:start_ts="1532846158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1532846158" xil_pn:in_ck="-990595578976642811" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1532846158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1532846158" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4264203297285646082" xil_pn:start_ts="1532846158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1532865852" xil_pn:in_ck="-8466617383191333405" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1002400551469516665" xil_pn:start_ts="1532865832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_processor.lso"/>
      <outfile xil_pn:name="top_processor.ngc"/>
      <outfile xil_pn:name="top_processor.ngr"/>
      <outfile xil_pn:name="top_processor.prj"/>
      <outfile xil_pn:name="top_processor.stx"/>
      <outfile xil_pn:name="top_processor.syr"/>
      <outfile xil_pn:name="top_processor.xst"/>
      <outfile xil_pn:name="top_processor_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1532860489" xil_pn:in_ck="2140810783780047576" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6430335086021970676" xil_pn:start_ts="1532860489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1532865858" xil_pn:in_ck="-3210879879782074549" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3427536632715363065" xil_pn:start_ts="1532865852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_processor.bld"/>
      <outfile xil_pn:name="top_processor.ngd"/>
      <outfile xil_pn:name="top_processor_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1532865907" xil_pn:in_ck="-393969065086226454" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1532865858">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_processor.pcf"/>
      <outfile xil_pn:name="top_processor_map.map"/>
      <outfile xil_pn:name="top_processor_map.mrp"/>
      <outfile xil_pn:name="top_processor_map.ncd"/>
      <outfile xil_pn:name="top_processor_map.ngm"/>
      <outfile xil_pn:name="top_processor_map.xrpt"/>
      <outfile xil_pn:name="top_processor_summary.xml"/>
      <outfile xil_pn:name="top_processor_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1532865938" xil_pn:in_ck="2946264879554208771" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1532865907">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_processor.ncd"/>
      <outfile xil_pn:name="top_processor.pad"/>
      <outfile xil_pn:name="top_processor.par"/>
      <outfile xil_pn:name="top_processor.ptwx"/>
      <outfile xil_pn:name="top_processor.unroutes"/>
      <outfile xil_pn:name="top_processor.xpi"/>
      <outfile xil_pn:name="top_processor_pad.csv"/>
      <outfile xil_pn:name="top_processor_pad.txt"/>
      <outfile xil_pn:name="top_processor_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1532865980" xil_pn:in_ck="-5458736638676773963" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1532865938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_processor.bgn"/>
      <outfile xil_pn:name="top_processor.bit"/>
      <outfile xil_pn:name="top_processor.drc"/>
      <outfile xil_pn:name="top_processor.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1532865938" xil_pn:in_ck="-393969065086226586" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1532865932">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_processor.twr"/>
      <outfile xil_pn:name="top_processor.twx"/>
    </transform>
  </transforms>

</generated_project>
