VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
Start input std_input
clock input std_input
reset input std_input
word1[3:0] input std_input
word2[3:0] input std_input
