Timing Analyzer report for ERV24
Mon Jun 10 22:20:26 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst18|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst18|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'inst18|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'inst18|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'inst18|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'inst18|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; ERV24                                                  ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE22F17C6                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.88        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  34.3%      ;
;     Processor 3            ;  20.7%      ;
;     Processor 4            ;  13.6%      ;
;     Processors 5-8         ;   4.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; ERV24-toProgram.sdc ; OK     ; Mon Jun 10 22:20:23 2024 ;
+---------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------+--------------------------------------------------------+
; CLOCK_50                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                      ; { CLOCK_50 }                                           ;
; inst18|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst18|altpll_component|auto_generated|pll1|inclk[0] ; { inst18|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+-----------+-----------------+----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                         ; Note ;
+-----------+-----------------+----------------------------------------------------+------+
; 27.93 MHz ; 27.93 MHz       ; inst18|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst18|altpll_component|auto_generated|pll1|clk[0] ; 2.100 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.370 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; 9.835  ; 0.000         ;
; inst18|altpll_component|auto_generated|pll1|clk[0] ; 19.739 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst18|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+-------+--------------------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 2.100 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[25] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.816     ;
; 2.100 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[5]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.816     ;
; 2.100 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[10] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.816     ;
; 2.100 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[11] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.816     ;
; 2.100 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[12] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.816     ;
; 2.107 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[13] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.809     ;
; 2.107 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[14] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.809     ;
; 2.107 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[16] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.809     ;
; 2.107 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[27] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.809     ;
; 2.107 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[24] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.809     ;
; 2.137 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[19] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.779     ;
; 2.137 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[20] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.779     ;
; 2.137 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[21] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.779     ;
; 2.137 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[22] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.779     ;
; 2.137 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[15] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.779     ;
; 2.137 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[2]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.779     ;
; 2.138 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[7]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.778     ;
; 2.138 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[4]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.778     ;
; 2.138 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[6]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.778     ;
; 2.138 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[8]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.778     ;
; 2.138 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[9]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.778     ;
; 2.183 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[0]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 17.724     ;
; 2.203 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[25] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.703     ;
; 2.203 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[5]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.703     ;
; 2.203 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[10] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.703     ;
; 2.203 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[11] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.703     ;
; 2.203 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[12] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.703     ;
; 2.206 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[1]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.710     ;
; 2.206 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[17] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.710     ;
; 2.206 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[29] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.710     ;
; 2.206 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[28] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.710     ;
; 2.206 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[30] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.710     ;
; 2.206 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[31] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.710     ;
; 2.206 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[26] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 17.710     ;
; 2.210 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[13] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.696     ;
; 2.210 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[14] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.696     ;
; 2.210 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[16] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.696     ;
; 2.210 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[27] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.696     ;
; 2.210 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[24] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.696     ;
; 2.240 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[19] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.666     ;
; 2.240 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[20] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.666     ;
; 2.240 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[21] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.666     ;
; 2.240 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[22] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.666     ;
; 2.240 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[15] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.666     ;
; 2.240 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[2]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.666     ;
; 2.241 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[7]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.665     ;
; 2.241 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[4]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.665     ;
; 2.241 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[6]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.665     ;
; 2.241 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[8]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.665     ;
; 2.241 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[9]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.665     ;
; 2.309 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[1]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.597     ;
; 2.309 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[17] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.597     ;
; 2.309 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[29] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.597     ;
; 2.309 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[28] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.597     ;
; 2.309 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[30] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.597     ;
; 2.309 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[31] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.597     ;
; 2.309 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[26] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 17.597     ;
; 2.318 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[0]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 17.611     ;
; 2.528 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[25] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.396     ;
; 2.528 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[5]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.396     ;
; 2.528 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[10] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.396     ;
; 2.528 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[11] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.396     ;
; 2.528 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[12] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.396     ;
; 2.535 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[13] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.389     ;
; 2.535 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[14] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.389     ;
; 2.535 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[16] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.389     ;
; 2.535 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[27] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.389     ;
; 2.535 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[24] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.389     ;
; 2.565 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[19] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.359     ;
; 2.565 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[20] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.359     ;
; 2.565 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[21] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.359     ;
; 2.565 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[22] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.359     ;
; 2.565 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[15] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.359     ;
; 2.565 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[2]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.359     ;
; 2.566 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[7]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.358     ;
; 2.566 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[4]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.358     ;
; 2.566 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[6]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.358     ;
; 2.566 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[8]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.358     ;
; 2.566 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[9]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.358     ;
; 2.611 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[0]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 17.304     ;
; 2.634 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[1]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.290     ;
; 2.634 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[17] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.290     ;
; 2.634 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[29] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.290     ;
; 2.634 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[28] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.290     ;
; 2.634 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[30] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.290     ;
; 2.634 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[31] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.290     ;
; 2.634 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[26] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 17.290     ;
; 2.640 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[23] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 17.275     ;
; 2.640 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[18] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 17.275     ;
; 2.640 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[3]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 17.275     ;
; 2.743 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[23] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 17.162     ;
; 2.743 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[18] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 17.162     ;
; 2.743 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[3]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 17.162     ;
; 2.870 ; op_read_stage_latch:inst5|rs2_data_out[1]  ; IFU:inst2|reg32:PCreg|q[25] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 17.039     ;
; 2.870 ; op_read_stage_latch:inst5|rs2_data_out[1]  ; IFU:inst2|reg32:PCreg|q[5]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 17.039     ;
; 2.870 ; op_read_stage_latch:inst5|rs2_data_out[1]  ; IFU:inst2|reg32:PCreg|q[10] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 17.039     ;
; 2.870 ; op_read_stage_latch:inst5|rs2_data_out[1]  ; IFU:inst2|reg32:PCreg|q[11] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 17.039     ;
; 2.870 ; op_read_stage_latch:inst5|rs2_data_out[1]  ; IFU:inst2|reg32:PCreg|q[12] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 17.039     ;
; 2.877 ; op_read_stage_latch:inst5|rs2_data_out[1]  ; IFU:inst2|reg32:PCreg|q[13] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 17.032     ;
; 2.877 ; op_read_stage_latch:inst5|rs2_data_out[1]  ; IFU:inst2|reg32:PCreg|q[14] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 17.032     ;
+-------+--------------------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst18|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.370 ; alu_stage_latch:inst12|result_out[4]         ; regbank:inst3|reg32:instREG2|q[4]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.590      ;
; 0.373 ; decode_imm_stage_latch:inst4|acc_size_out[0] ; op_read_stage_latch:inst5|acc_size_out[0]                                                                        ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; decode_imm_stage_latch:inst4|flags_out[7]    ; op_read_stage_latch:inst5|flags_out[7]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.393 ; GPIO_8bit:inst85|PDOR[7]                     ; GPIO_8bit:inst85|q[7]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.613      ;
; 0.448 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[2]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.668      ;
; 0.498 ; GPIO_8bit:inst85|PDOR[0]                     ; GPIO_8bit:inst85|q[0]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.718      ;
; 0.515 ; GPIO_8bit:inst85|PDOR[5]                     ; GPIO_8bit:inst85|q[5]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.528 ; decode_imm_stage_latch:inst4|flags_out[11]   ; op_read_stage_latch:inst5|flags_out[11]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.747      ;
; 0.536 ; op_read_stage_latch:inst5|rd_out[4]          ; alu_stage_latch:inst12|rd_out[4]                                                                                 ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.755      ;
; 0.539 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[11]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.759      ;
; 0.539 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[12]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.759      ;
; 0.539 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[6]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.759      ;
; 0.545 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[4]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.765      ;
; 0.545 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[2]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.765      ;
; 0.550 ; alu_stage_latch:inst12|result_out[12]        ; regbank:inst3|reg32:instREG2|q[12]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; GPIO_8bit:inst85|PDOR[3]                     ; GPIO_8bit:inst85|q[3]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.555 ; decode_imm_stage_latch:inst4|acc_size_out[1] ; op_read_stage_latch:inst5|acc_size_out[1]                                                                        ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.562 ; decode_imm_stage_latch:inst4|rd_out[3]       ; op_read_stage_latch:inst5|rd_out[3]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.782      ;
; 0.562 ; decode_imm_stage_latch:inst4|rd_out[1]       ; op_read_stage_latch:inst5|rd_out[1]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.782      ;
; 0.570 ; GPIO_8bit:inst85|PDOR[6]                     ; GPIO_8bit:inst85|q[6]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.790      ;
; 0.573 ; GPIO_8bit:inst85|PDOR[1]                     ; GPIO_8bit:inst85|q[1]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.573 ; GPIO_8bit:inst85|PDOR[2]                     ; GPIO_8bit:inst85|q[2]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.793      ;
; 0.606 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[30]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.826      ;
; 0.608 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[22]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.828      ;
; 0.608 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[5]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.828      ;
; 0.623 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[3]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.843      ;
; 0.623 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[15]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.843      ;
; 0.632 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[15]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.852      ;
; 0.633 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[3]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.853      ;
; 0.645 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[11]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.865      ;
; 0.645 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[12]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.865      ;
; 0.645 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[6]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.865      ;
; 0.652 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[4]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.872      ;
; 0.683 ; alu_stage_latch:inst12|result_out[6]         ; regbank:inst3|reg32:instREG2|q[6]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.903      ;
; 0.729 ; IFU:inst2|reg32:PCreg2|q[31]                 ; decode_imm_stage_latch:inst4|pc_out[31]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.948      ;
; 0.732 ; GPIO_8bit:inst85|PDDR[5]                     ; GPIO_8bit:inst85|q[13]                                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.745 ; decode_imm_stage_latch:inst4|imm_out[23]     ; op_read_stage_latch:inst5|imm_out[23]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.981      ;
; 0.749 ; IFU:inst2|reg32:PCreg2|q[21]                 ; decode_imm_stage_latch:inst4|pc_out[21]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.969      ;
; 0.758 ; decode_imm_stage_latch:inst4|rd_out[0]       ; op_read_stage_latch:inst5|rd_out[0]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.996      ;
; 0.776 ; IFU:inst2|reg32:PCreg2|q[5]                  ; decode_imm_stage_latch:inst4|pc_out[5]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.993      ;
; 0.780 ; decode_imm_stage_latch:inst4|rd_out[2]       ; op_read_stage_latch:inst5|rd_out[2]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.018      ;
; 0.782 ; decode_imm_stage_latch:inst4|funct3_out[0]   ; op_read_stage_latch:inst5|funct3_out[0]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.012      ;
; 0.790 ; IFU:inst2|reg32:PCreg2|q[6]                  ; decode_imm_stage_latch:inst4|pc_out[6]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.007      ;
; 0.800 ; IFU:inst2|reg32:PCreg2|q[4]                  ; decode_imm_stage_latch:inst4|pc_out[4]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.017      ;
; 0.811 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a26~porta_we_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.390      ;
; 0.811 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a26~porta_re_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.390      ;
; 0.818 ; IFU:inst2|reg32:PCreg2|q[30]                 ; decode_imm_stage_latch:inst4|pc_out[30]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.036      ;
; 0.825 ; decode_imm_stage_latch:inst4|flags_out[6]    ; op_read_stage_latch:inst5|flags_out[6]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.041      ;
; 0.826 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a31~porta_we_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.388      ;
; 0.826 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a31~porta_re_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 1.388      ;
; 0.834 ; op_read_stage_latch:inst5|rs2_data_out[0]    ; GPIO_8bit:inst85|PDOR[0]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.063      ;
; 0.841 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a24~porta_we_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.404      ;
; 0.841 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a24~porta_re_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.376      ; 1.404      ;
; 0.842 ; decode_imm_stage_latch:inst4|funct3_out[1]   ; op_read_stage_latch:inst5|funct3_out[1]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.080      ;
; 0.899 ; op_read_stage_latch:inst5|rs2_data_out[6]    ; GPIO_8bit:inst85|PDDR[6]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.130      ;
; 0.906 ; op_read_stage_latch:inst5|rd_out[0]          ; alu_stage_latch:inst12|rd_out[0]                                                                                 ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.125      ;
; 0.915 ; IFU:inst2|reg32:PCreg2|q[8]                  ; decode_imm_stage_latch:inst4|pc_out[8]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.132      ;
; 0.920 ; IFU:inst2|reg32:PCreg2|q[11]                 ; decode_imm_stage_latch:inst4|pc_out[11]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.137      ;
; 0.923 ; op_read_stage_latch:inst5|flags_out[0]       ; alu_stage_latch:inst12|flags_out[0]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.142      ;
; 0.930 ; decode_imm_stage_latch:inst4|rs2_out[4]      ; op_read_stage_latch:inst5|rs2_data_out[31]                                                                       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.159      ;
; 0.932 ; decode_imm_stage_latch:inst4|pc_out[20]      ; op_read_stage_latch:inst5|pc_out[20]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.162      ;
; 0.946 ; op_read_stage_latch:inst5|rs2_data_out[0]    ; GPIO_8bit:inst85|PDDR[0]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.173      ;
; 0.953 ; GPIO_8bit:inst85|PDDR[4]                     ; GPIO_8bit:inst85|q[12]                                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.196      ;
; 0.963 ; IFU:inst2|reg32:PCreg2|q[20]                 ; decode_imm_stage_latch:inst4|pc_out[20]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.181      ;
; 0.965 ; IFU:inst2|reg32:PCreg2|q[3]                  ; decode_imm_stage_latch:inst4|pc_out[3]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.181      ;
; 0.965 ; regbank:inst3|reg32:instREG2|q[27]           ; op_read_stage_latch:inst5|rs2_data_out[27]                                                                       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.184      ;
; 0.969 ; decode_imm_stage_latch:inst4|imm_out[24]     ; op_read_stage_latch:inst5|imm_out[24]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.197      ;
; 0.970 ; decode_imm_stage_latch:inst4|rs2_out[4]      ; op_read_stage_latch:inst5|rs2_data_out[14]                                                                       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.208      ;
; 0.982 ; IFU:inst2|reg32:PCreg2|q[28]                 ; decode_imm_stage_latch:inst4|pc_out[28]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.217      ;
; 0.984 ; op_read_stage_latch:inst5|rs2_data_out[2]    ; GPIO_8bit:inst85|PDOR[2]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.213      ;
; 0.986 ; IFU:inst2|reg32:PCreg2|q[19]                 ; decode_imm_stage_latch:inst4|pc_out[19]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.204      ;
; 0.987 ; GPIO_8bit:inst85|PDDR[2]                     ; GPIO_8bit:inst85|q[10]                                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.216      ;
; 0.990 ; decode_imm_stage_latch:inst4|imm_out[27]     ; op_read_stage_latch:inst5|imm_out[27]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.224      ;
; 0.992 ; GPIO_8bit:inst85|PDDR[3]                     ; GPIO_8bit:inst85|q[11]                                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.221      ;
; 0.995 ; decode_imm_stage_latch:inst4|imm_out[31]     ; op_read_stage_latch:inst5|imm_out[31]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.224      ;
; 0.997 ; decode_imm_stage_latch:inst4|rd_out[4]       ; op_read_stage_latch:inst5|rd_out[4]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.235      ;
; 1.022 ; decode_imm_stage_latch:inst4|rs2_out[4]      ; op_read_stage_latch:inst5|rs2_data_out[24]                                                                       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 1.024 ; IFU:inst2|reg32:PCreg2|q[0]                  ; decode_imm_stage_latch:inst4|pc_out[0]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.242      ;
; 1.024 ; decode_imm_stage_latch:inst4|imm_out[17]     ; op_read_stage_latch:inst5|imm_out[17]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.260      ;
; 1.026 ; decode_imm_stage_latch:inst4|imm_out[6]      ; op_read_stage_latch:inst5|imm_out[6]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.260      ;
; 1.032 ; IFU:inst2|reg32:PCreg2|q[9]                  ; decode_imm_stage_latch:inst4|pc_out[9]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.249      ;
; 1.034 ; IFU:inst2|reg32:PCreg2|q[22]                 ; decode_imm_stage_latch:inst4|pc_out[22]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.252      ;
; 1.037 ; decode_imm_stage_latch:inst4|imm_out[14]     ; op_read_stage_latch:inst5|imm_out[14]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.272      ;
; 1.045 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[15]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.252      ;
; 1.046 ; op_read_stage_latch:inst5|rs2_data_out[2]    ; GPIO_8bit:inst85|PDDR[2]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.273      ;
; 1.048 ; decode_imm_stage_latch:inst4|flags_out[9]    ; op_read_stage_latch:inst5|flags_out[9]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.269      ;
; 1.050 ; decode_imm_stage_latch:inst4|rs2_out[4]      ; op_read_stage_latch:inst5|rs2_data_out[7]                                                                        ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.281      ;
; 1.053 ; decode_imm_stage_latch:inst4|pc_out[22]      ; op_read_stage_latch:inst5|pc_out[22]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.059 ; IFU:inst2|reg32:PCreg2|q[25]                 ; decode_imm_stage_latch:inst4|pc_out[25]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.276      ;
; 1.062 ; decode_imm_stage_latch:inst4|imm_out[28]     ; op_read_stage_latch:inst5|imm_out[28]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.275      ;
; 1.070 ; IFU:inst2|reg32:PCreg2|q[24]                 ; decode_imm_stage_latch:inst4|pc_out[24]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.287      ;
; 1.073 ; op_read_stage_latch:inst5|acc_size_out[0]    ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a15~porta_datain_reg0 ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.650      ;
; 1.074 ; decode_imm_stage_latch:inst4|imm_out[19]     ; op_read_stage_latch:inst5|imm_out[19]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.296      ;
; 1.082 ; alu_stage_latch:inst12|result_out[23]        ; regbank:inst3|reg32:instREG2|q[23]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.301      ;
; 1.084 ; IFU:inst2|reg32:PCreg2|q[23]                 ; decode_imm_stage_latch:inst4|pc_out[23]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.301      ;
; 1.094 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a8~porta_we_reg       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.653      ;
; 1.094 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a8~porta_re_reg       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.653      ;
; 1.100 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[0]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.307      ;
; 1.100 ; decode_imm_stage_latch:inst4|imm_out[8]      ; op_read_stage_latch:inst5|imm_out[8]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.320      ;
; 1.102 ; op_read_stage_latch:inst5|rs2_data_out[4]    ; GPIO_8bit:inst85|PDDR[4]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.333      ;
+-------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+-----------+-----------------+----------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                         ; Note ;
+-----------+-----------------+----------------------------------------------------+------+
; 30.77 MHz ; 30.77 MHz       ; inst18|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst18|altpll_component|auto_generated|pll1|clk[0] ; 3.751 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.336 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; 9.818  ; 0.000         ;
; inst18|altpll_component|auto_generated|pll1|clk[0] ; 19.743 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst18|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+--------------------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 3.751 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[25] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.165     ;
; 3.751 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[5]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.165     ;
; 3.751 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[10] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.165     ;
; 3.751 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[11] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.165     ;
; 3.751 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[12] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.165     ;
; 3.772 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[13] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.144     ;
; 3.772 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[14] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.144     ;
; 3.772 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[16] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.144     ;
; 3.772 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[27] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.144     ;
; 3.772 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[24] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.144     ;
; 3.793 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[19] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 16.122     ;
; 3.793 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[20] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 16.122     ;
; 3.793 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[21] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 16.122     ;
; 3.793 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[22] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 16.122     ;
; 3.793 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[15] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 16.122     ;
; 3.793 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[2]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 16.122     ;
; 3.803 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[7]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.113     ;
; 3.803 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[4]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.113     ;
; 3.803 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[6]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.113     ;
; 3.803 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[8]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.113     ;
; 3.803 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[9]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.113     ;
; 3.844 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[0]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 16.063     ;
; 3.872 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[1]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.044     ;
; 3.872 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[17] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.044     ;
; 3.872 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[29] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.044     ;
; 3.872 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[28] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.044     ;
; 3.872 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[30] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.044     ;
; 3.872 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[31] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.044     ;
; 3.872 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[26] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 16.044     ;
; 3.922 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[25] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.987     ;
; 3.922 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[5]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.987     ;
; 3.922 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[10] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.987     ;
; 3.922 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[11] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.987     ;
; 3.922 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[12] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.987     ;
; 3.943 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[13] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.966     ;
; 3.943 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[14] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.966     ;
; 3.943 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[16] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.966     ;
; 3.943 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[27] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.966     ;
; 3.943 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[24] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.966     ;
; 3.964 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[19] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 15.944     ;
; 3.964 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[20] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 15.944     ;
; 3.964 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[21] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 15.944     ;
; 3.964 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[22] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 15.944     ;
; 3.964 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[15] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 15.944     ;
; 3.964 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[2]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 15.944     ;
; 3.974 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[7]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.935     ;
; 3.974 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[4]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.935     ;
; 3.974 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[6]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.935     ;
; 3.974 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[8]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.935     ;
; 3.974 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[9]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.935     ;
; 4.043 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[0]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 15.885     ;
; 4.043 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[1]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.866     ;
; 4.043 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[17] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.866     ;
; 4.043 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[29] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.866     ;
; 4.043 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[28] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.866     ;
; 4.043 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[30] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.866     ;
; 4.043 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[31] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.866     ;
; 4.043 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[26] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 15.866     ;
; 4.203 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[25] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.719     ;
; 4.203 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[5]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.719     ;
; 4.203 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[10] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.719     ;
; 4.203 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[11] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.719     ;
; 4.203 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[12] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.719     ;
; 4.224 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[13] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.698     ;
; 4.224 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[14] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.698     ;
; 4.224 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[16] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.698     ;
; 4.224 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[27] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.698     ;
; 4.224 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[24] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.698     ;
; 4.245 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[19] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 15.676     ;
; 4.245 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[20] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 15.676     ;
; 4.245 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[21] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 15.676     ;
; 4.245 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[22] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 15.676     ;
; 4.245 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[15] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 15.676     ;
; 4.245 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[2]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 15.676     ;
; 4.253 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[23] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 15.662     ;
; 4.253 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[18] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 15.662     ;
; 4.253 ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[3]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 15.662     ;
; 4.255 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[7]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.667     ;
; 4.255 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[4]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.667     ;
; 4.255 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[6]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.667     ;
; 4.255 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[8]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.667     ;
; 4.255 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[9]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.667     ;
; 4.296 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[0]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.082     ; 15.617     ;
; 4.324 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[1]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.598     ;
; 4.324 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[17] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.598     ;
; 4.324 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[29] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.598     ;
; 4.324 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[28] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.598     ;
; 4.324 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[30] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.598     ;
; 4.324 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[31] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.598     ;
; 4.324 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[26] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 15.598     ;
; 4.424 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[23] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 15.484     ;
; 4.424 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[18] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 15.484     ;
; 4.424 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[3]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 15.484     ;
; 4.459 ; op_read_stage_latch:inst5|pc_out[23]       ; IFU:inst2|reg32:PCreg|q[25] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 15.452     ;
; 4.459 ; op_read_stage_latch:inst5|pc_out[23]       ; IFU:inst2|reg32:PCreg|q[5]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 15.452     ;
; 4.459 ; op_read_stage_latch:inst5|pc_out[23]       ; IFU:inst2|reg32:PCreg|q[10] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 15.452     ;
; 4.459 ; op_read_stage_latch:inst5|pc_out[23]       ; IFU:inst2|reg32:PCreg|q[11] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 15.452     ;
; 4.459 ; op_read_stage_latch:inst5|pc_out[23]       ; IFU:inst2|reg32:PCreg|q[12] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 15.452     ;
; 4.480 ; op_read_stage_latch:inst5|pc_out[23]       ; IFU:inst2|reg32:PCreg|q[13] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 15.431     ;
; 4.480 ; op_read_stage_latch:inst5|pc_out[23]       ; IFU:inst2|reg32:PCreg|q[14] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 15.431     ;
+-------+--------------------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst18|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.336 ; alu_stage_latch:inst12|result_out[4]         ; regbank:inst3|reg32:instREG2|q[4]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.339 ; decode_imm_stage_latch:inst4|acc_size_out[0] ; op_read_stage_latch:inst5|acc_size_out[0]                                                                        ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; decode_imm_stage_latch:inst4|flags_out[7]    ; op_read_stage_latch:inst5|flags_out[7]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.356 ; GPIO_8bit:inst85|PDOR[7]                     ; GPIO_8bit:inst85|q[7]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.556      ;
; 0.391 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[2]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.590      ;
; 0.449 ; GPIO_8bit:inst85|PDOR[0]                     ; GPIO_8bit:inst85|q[0]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.649      ;
; 0.476 ; decode_imm_stage_latch:inst4|flags_out[11]   ; op_read_stage_latch:inst5|flags_out[11]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.675      ;
; 0.476 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[11]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.675      ;
; 0.476 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[12]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.675      ;
; 0.476 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[6]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.675      ;
; 0.478 ; GPIO_8bit:inst85|PDOR[5]                     ; GPIO_8bit:inst85|q[5]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.678      ;
; 0.481 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[4]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.680      ;
; 0.481 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[2]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.680      ;
; 0.495 ; alu_stage_latch:inst12|result_out[12]        ; regbank:inst3|reg32:instREG2|q[12]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; op_read_stage_latch:inst5|rd_out[4]          ; alu_stage_latch:inst12|rd_out[4]                                                                                 ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.499 ; decode_imm_stage_latch:inst4|acc_size_out[1] ; op_read_stage_latch:inst5|acc_size_out[1]                                                                        ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.501 ; GPIO_8bit:inst85|PDOR[3]                     ; GPIO_8bit:inst85|q[3]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.701      ;
; 0.512 ; GPIO_8bit:inst85|PDOR[6]                     ; GPIO_8bit:inst85|q[6]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.515 ; GPIO_8bit:inst85|PDOR[1]                     ; GPIO_8bit:inst85|q[1]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.715      ;
; 0.515 ; GPIO_8bit:inst85|PDOR[2]                     ; GPIO_8bit:inst85|q[2]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.715      ;
; 0.518 ; decode_imm_stage_latch:inst4|rd_out[3]       ; op_read_stage_latch:inst5|rd_out[3]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; decode_imm_stage_latch:inst4|rd_out[1]       ; op_read_stage_latch:inst5|rd_out[1]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.545 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[30]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.744      ;
; 0.547 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[22]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.746      ;
; 0.547 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[5]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.746      ;
; 0.554 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[3]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.753      ;
; 0.554 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[15]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.753      ;
; 0.560 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[3]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.759      ;
; 0.561 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[15]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.760      ;
; 0.573 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[12]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.772      ;
; 0.574 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[11]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.773      ;
; 0.574 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[6]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.773      ;
; 0.577 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[4]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.776      ;
; 0.627 ; alu_stage_latch:inst12|result_out[6]         ; regbank:inst3|reg32:instREG2|q[6]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.826      ;
; 0.673 ; IFU:inst2|reg32:PCreg2|q[31]                 ; decode_imm_stage_latch:inst4|pc_out[31]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.872      ;
; 0.677 ; GPIO_8bit:inst85|PDDR[5]                     ; GPIO_8bit:inst85|q[13]                                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.886      ;
; 0.681 ; IFU:inst2|reg32:PCreg2|q[21]                 ; decode_imm_stage_latch:inst4|pc_out[21]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.881      ;
; 0.693 ; decode_imm_stage_latch:inst4|imm_out[23]     ; op_read_stage_latch:inst5|imm_out[23]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.905      ;
; 0.710 ; decode_imm_stage_latch:inst4|rd_out[0]       ; op_read_stage_latch:inst5|rd_out[0]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.923      ;
; 0.717 ; IFU:inst2|reg32:PCreg2|q[5]                  ; decode_imm_stage_latch:inst4|pc_out[5]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.914      ;
; 0.721 ; IFU:inst2|reg32:PCreg2|q[6]                  ; decode_imm_stage_latch:inst4|pc_out[6]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.919      ;
; 0.723 ; decode_imm_stage_latch:inst4|rd_out[2]       ; op_read_stage_latch:inst5|rd_out[2]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.936      ;
; 0.727 ; decode_imm_stage_latch:inst4|funct3_out[0]   ; op_read_stage_latch:inst5|funct3_out[0]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.934      ;
; 0.735 ; IFU:inst2|reg32:PCreg2|q[4]                  ; decode_imm_stage_latch:inst4|pc_out[4]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.933      ;
; 0.738 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a26~porta_we_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.257      ;
; 0.738 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a26~porta_re_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.257      ;
; 0.744 ; IFU:inst2|reg32:PCreg2|q[30]                 ; decode_imm_stage_latch:inst4|pc_out[30]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.942      ;
; 0.754 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a31~porta_we_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.258      ;
; 0.754 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a31~porta_re_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 1.258      ;
; 0.759 ; decode_imm_stage_latch:inst4|flags_out[6]    ; op_read_stage_latch:inst5|flags_out[6]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.954      ;
; 0.766 ; op_read_stage_latch:inst5|rs2_data_out[0]    ; GPIO_8bit:inst85|PDOR[0]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.974      ;
; 0.772 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a24~porta_we_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.277      ;
; 0.772 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a24~porta_re_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 1.277      ;
; 0.778 ; decode_imm_stage_latch:inst4|funct3_out[1]   ; op_read_stage_latch:inst5|funct3_out[1]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.991      ;
; 0.820 ; op_read_stage_latch:inst5|rs2_data_out[6]    ; GPIO_8bit:inst85|PDDR[6]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.030      ;
; 0.832 ; IFU:inst2|reg32:PCreg2|q[8]                  ; decode_imm_stage_latch:inst4|pc_out[8]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.030      ;
; 0.834 ; op_read_stage_latch:inst5|rd_out[0]          ; alu_stage_latch:inst12|rd_out[0]                                                                                 ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.033      ;
; 0.842 ; IFU:inst2|reg32:PCreg2|q[11]                 ; decode_imm_stage_latch:inst4|pc_out[11]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.039      ;
; 0.845 ; decode_imm_stage_latch:inst4|rs2_out[4]      ; op_read_stage_latch:inst5|rs2_data_out[31]                                                                       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.052      ;
; 0.855 ; op_read_stage_latch:inst5|rs2_data_out[0]    ; GPIO_8bit:inst85|PDDR[0]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.059      ;
; 0.855 ; decode_imm_stage_latch:inst4|pc_out[20]      ; op_read_stage_latch:inst5|pc_out[20]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.062      ;
; 0.857 ; op_read_stage_latch:inst5|flags_out[0]       ; alu_stage_latch:inst12|flags_out[0]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.056      ;
; 0.876 ; decode_imm_stage_latch:inst4|imm_out[24]     ; op_read_stage_latch:inst5|imm_out[24]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.877 ; GPIO_8bit:inst85|PDDR[4]                     ; GPIO_8bit:inst85|q[12]                                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.098      ;
; 0.881 ; regbank:inst3|reg32:instREG2|q[27]           ; op_read_stage_latch:inst5|rs2_data_out[27]                                                                       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.080      ;
; 0.887 ; IFU:inst2|reg32:PCreg2|q[3]                  ; decode_imm_stage_latch:inst4|pc_out[3]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.084      ;
; 0.887 ; IFU:inst2|reg32:PCreg2|q[20]                 ; decode_imm_stage_latch:inst4|pc_out[20]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.085      ;
; 0.890 ; decode_imm_stage_latch:inst4|rs2_out[4]      ; op_read_stage_latch:inst5|rs2_data_out[14]                                                                       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.103      ;
; 0.901 ; IFU:inst2|reg32:PCreg2|q[28]                 ; decode_imm_stage_latch:inst4|pc_out[28]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.114      ;
; 0.902 ; GPIO_8bit:inst85|PDDR[2]                     ; GPIO_8bit:inst85|q[10]                                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.111      ;
; 0.910 ; IFU:inst2|reg32:PCreg2|q[19]                 ; decode_imm_stage_latch:inst4|pc_out[19]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.108      ;
; 0.910 ; op_read_stage_latch:inst5|rs2_data_out[2]    ; GPIO_8bit:inst85|PDOR[2]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.118      ;
; 0.913 ; GPIO_8bit:inst85|PDDR[3]                     ; GPIO_8bit:inst85|q[11]                                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.122      ;
; 0.918 ; decode_imm_stage_latch:inst4|imm_out[31]     ; op_read_stage_latch:inst5|imm_out[31]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.125      ;
; 0.921 ; decode_imm_stage_latch:inst4|imm_out[27]     ; op_read_stage_latch:inst5|imm_out[27]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.131      ;
; 0.928 ; decode_imm_stage_latch:inst4|rd_out[4]       ; op_read_stage_latch:inst5|rd_out[4]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.141      ;
; 0.933 ; decode_imm_stage_latch:inst4|rs2_out[4]      ; op_read_stage_latch:inst5|rs2_data_out[24]                                                                       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.146      ;
; 0.940 ; IFU:inst2|reg32:PCreg2|q[0]                  ; decode_imm_stage_latch:inst4|pc_out[0]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.137      ;
; 0.944 ; IFU:inst2|reg32:PCreg2|q[9]                  ; decode_imm_stage_latch:inst4|pc_out[9]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.141      ;
; 0.946 ; decode_imm_stage_latch:inst4|imm_out[6]      ; op_read_stage_latch:inst5|imm_out[6]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.156      ;
; 0.946 ; decode_imm_stage_latch:inst4|imm_out[17]     ; op_read_stage_latch:inst5|imm_out[17]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.158      ;
; 0.947 ; IFU:inst2|reg32:PCreg2|q[22]                 ; decode_imm_stage_latch:inst4|pc_out[22]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.145      ;
; 0.948 ; op_read_stage_latch:inst5|rs2_data_out[2]    ; GPIO_8bit:inst85|PDDR[2]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.153      ;
; 0.956 ; decode_imm_stage_latch:inst4|imm_out[14]     ; op_read_stage_latch:inst5|imm_out[14]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.167      ;
; 0.960 ; decode_imm_stage_latch:inst4|flags_out[9]    ; op_read_stage_latch:inst5|flags_out[9]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.159      ;
; 0.962 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[15]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.149      ;
; 0.964 ; decode_imm_stage_latch:inst4|rs2_out[4]      ; op_read_stage_latch:inst5|rs2_data_out[7]                                                                        ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.172      ;
; 0.966 ; IFU:inst2|reg32:PCreg2|q[25]                 ; decode_imm_stage_latch:inst4|pc_out[25]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.163      ;
; 0.967 ; decode_imm_stage_latch:inst4|pc_out[22]      ; op_read_stage_latch:inst5|pc_out[22]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.173      ;
; 0.972 ; alu_stage_latch:inst12|result_out[23]        ; regbank:inst3|reg32:instREG2|q[23]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.171      ;
; 0.977 ; IFU:inst2|reg32:PCreg2|q[24]                 ; decode_imm_stage_latch:inst4|pc_out[24]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.174      ;
; 0.979 ; decode_imm_stage_latch:inst4|imm_out[28]     ; op_read_stage_latch:inst5|imm_out[28]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.172      ;
; 0.991 ; decode_imm_stage_latch:inst4|imm_out[19]     ; op_read_stage_latch:inst5|imm_out[19]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.193      ;
; 1.001 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[0]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.188      ;
; 1.006 ; IFU:inst2|reg32:PCreg2|q[23]                 ; decode_imm_stage_latch:inst4|pc_out[23]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.203      ;
; 1.006 ; op_read_stage_latch:inst5|acc_size_out[0]    ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a15~porta_datain_reg0 ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.525      ;
; 1.008 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a8~porta_we_reg       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 1.507      ;
; 1.008 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a8~porta_re_reg       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.330      ; 1.507      ;
; 1.010 ; decode_imm_stage_latch:inst4|imm_out[8]      ; op_read_stage_latch:inst5|imm_out[8]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.210      ;
; 1.020 ; op_read_stage_latch:inst5|rs2_data_out[4]    ; GPIO_8bit:inst85|PDDR[4]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.230      ;
+-------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst18|altpll_component|auto_generated|pll1|clk[0] ; 9.695 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.192 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_50                                           ; 9.587  ; 0.000         ;
; inst18|altpll_component|auto_generated|pll1|clk[0] ; 19.749 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst18|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                     ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 9.695  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[25] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 10.269     ;
; 9.695  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[5]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 10.269     ;
; 9.695  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[10] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 10.269     ;
; 9.695  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[11] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 10.269     ;
; 9.695  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[12] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 10.269     ;
; 9.701  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[13] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 10.263     ;
; 9.701  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[14] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 10.263     ;
; 9.701  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[16] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 10.263     ;
; 9.701  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[27] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 10.263     ;
; 9.701  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[24] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.023     ; 10.263     ;
; 9.704  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[19] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.259     ;
; 9.704  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[20] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.259     ;
; 9.704  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[21] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.259     ;
; 9.704  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[22] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.259     ;
; 9.704  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[15] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.259     ;
; 9.704  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[2]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.259     ;
; 9.719  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[7]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.244     ;
; 9.719  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[4]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.244     ;
; 9.719  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[6]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.244     ;
; 9.719  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[8]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.244     ;
; 9.719  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[9]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.244     ;
; 9.749  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[0]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.033     ; 10.205     ;
; 9.762  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[1]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.201     ;
; 9.762  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[17] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.201     ;
; 9.762  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[29] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.201     ;
; 9.762  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[28] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.201     ;
; 9.762  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[30] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.201     ;
; 9.762  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[31] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.201     ;
; 9.762  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[26] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.024     ; 10.201     ;
; 9.814  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[25] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 10.143     ;
; 9.814  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[5]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 10.143     ;
; 9.814  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[10] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 10.143     ;
; 9.814  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[11] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 10.143     ;
; 9.814  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[12] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 10.143     ;
; 9.820  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[13] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 10.137     ;
; 9.820  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[14] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 10.137     ;
; 9.820  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[16] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 10.137     ;
; 9.820  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[27] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 10.137     ;
; 9.820  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[24] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 10.137     ;
; 9.823  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[19] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.133     ;
; 9.823  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[20] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.133     ;
; 9.823  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[21] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.133     ;
; 9.823  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[22] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.133     ;
; 9.823  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[15] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.133     ;
; 9.823  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[2]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.133     ;
; 9.838  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[7]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.118     ;
; 9.838  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[4]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.118     ;
; 9.838  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[6]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.118     ;
; 9.838  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[8]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.118     ;
; 9.838  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[9]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.118     ;
; 9.881  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[1]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.075     ;
; 9.881  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[17] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.075     ;
; 9.881  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[29] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.075     ;
; 9.881  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[28] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.075     ;
; 9.881  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[30] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.075     ;
; 9.881  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[31] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.075     ;
; 9.881  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[26] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.031     ; 10.075     ;
; 9.890  ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[0]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 10.079     ;
; 9.967  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[25] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 10.000     ;
; 9.967  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[5]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 10.000     ;
; 9.967  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[10] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 10.000     ;
; 9.967  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[11] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 10.000     ;
; 9.967  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[12] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 10.000     ;
; 9.973  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[13] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 9.994      ;
; 9.973  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[14] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 9.994      ;
; 9.973  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[16] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 9.994      ;
; 9.973  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[27] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 9.994      ;
; 9.973  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[24] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 9.994      ;
; 9.976  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[19] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.990      ;
; 9.976  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[20] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.990      ;
; 9.976  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[21] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.990      ;
; 9.976  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[22] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.990      ;
; 9.976  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[15] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.990      ;
; 9.976  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[2]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.990      ;
; 9.987  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[23] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 9.975      ;
; 9.987  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[18] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 9.975      ;
; 9.987  ; op_read_stage_latch:inst5|flags_out[1]     ; IFU:inst2|reg32:PCreg|q[3]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.025     ; 9.975      ;
; 9.991  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[7]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.975      ;
; 9.991  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[4]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.975      ;
; 9.991  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[6]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.975      ;
; 9.991  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[8]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.975      ;
; 9.991  ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[9]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.975      ;
; 10.021 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[0]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.030     ; 9.936      ;
; 10.034 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[1]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.932      ;
; 10.034 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[17] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.932      ;
; 10.034 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[29] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.932      ;
; 10.034 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[28] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.932      ;
; 10.034 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[30] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.932      ;
; 10.034 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[31] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.932      ;
; 10.034 ; op_read_stage_latch:inst5|flags_out[2]     ; IFU:inst2|reg32:PCreg|q[26] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 9.932      ;
; 10.106 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[23] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 9.849      ;
; 10.106 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[18] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 9.849      ;
; 10.106 ; op_read_stage_latch:inst5|rs1_data_out[21] ; IFU:inst2|reg32:PCreg|q[3]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.032     ; 9.849      ;
; 10.195 ; op_read_stage_latch:inst5|pc_out[23]       ; IFU:inst2|reg32:PCreg|q[25] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 9.764      ;
; 10.195 ; op_read_stage_latch:inst5|pc_out[23]       ; IFU:inst2|reg32:PCreg|q[5]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 9.764      ;
; 10.195 ; op_read_stage_latch:inst5|pc_out[23]       ; IFU:inst2|reg32:PCreg|q[10] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 9.764      ;
; 10.195 ; op_read_stage_latch:inst5|pc_out[23]       ; IFU:inst2|reg32:PCreg|q[11] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 9.764      ;
; 10.195 ; op_read_stage_latch:inst5|pc_out[23]       ; IFU:inst2|reg32:PCreg|q[12] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 9.764      ;
; 10.200 ; op_read_stage_latch:inst5|rs2_data_out[1]  ; IFU:inst2|reg32:PCreg|q[25] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 9.759      ;
; 10.200 ; op_read_stage_latch:inst5|rs2_data_out[1]  ; IFU:inst2|reg32:PCreg|q[5]  ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.028     ; 9.759      ;
+--------+--------------------------------------------+-----------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst18|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                                                                                          ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.192 ; alu_stage_latch:inst12|result_out[4]         ; regbank:inst3|reg32:instREG2|q[4]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.312      ;
; 0.193 ; decode_imm_stage_latch:inst4|flags_out[7]    ; op_read_stage_latch:inst5|flags_out[7]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; decode_imm_stage_latch:inst4|acc_size_out[0] ; op_read_stage_latch:inst5|acc_size_out[0]                                                                        ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; GPIO_8bit:inst85|PDOR[7]                     ; GPIO_8bit:inst85|q[7]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.239 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[2]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.359      ;
; 0.263 ; GPIO_8bit:inst85|PDOR[0]                     ; GPIO_8bit:inst85|q[0]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; GPIO_8bit:inst85|PDOR[5]                     ; GPIO_8bit:inst85|q[5]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.385      ;
; 0.275 ; op_read_stage_latch:inst5|rd_out[4]          ; alu_stage_latch:inst12|rd_out[4]                                                                                 ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.396      ;
; 0.279 ; decode_imm_stage_latch:inst4|flags_out[11]   ; op_read_stage_latch:inst5|flags_out[11]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.289 ; decode_imm_stage_latch:inst4|rd_out[3]       ; op_read_stage_latch:inst5|rd_out[3]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.410      ;
; 0.289 ; decode_imm_stage_latch:inst4|rd_out[1]       ; op_read_stage_latch:inst5|rd_out[1]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.410      ;
; 0.290 ; GPIO_8bit:inst85|PDOR[3]                     ; GPIO_8bit:inst85|q[3]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.411      ;
; 0.293 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[11]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[6]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[12]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[2]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; alu_stage_latch:inst12|result_out[12]        ; regbank:inst3|reg32:instREG2|q[12]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; decode_imm_stage_latch:inst4|acc_size_out[1] ; op_read_stage_latch:inst5|acc_size_out[1]                                                                        ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[4]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.304 ; GPIO_8bit:inst85|PDOR[6]                     ; GPIO_8bit:inst85|q[6]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.306 ; GPIO_8bit:inst85|PDOR[1]                     ; GPIO_8bit:inst85|q[1]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; GPIO_8bit:inst85|PDOR[2]                     ; GPIO_8bit:inst85|q[2]                                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.327 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[30]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.330 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[22]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.450      ;
; 0.331 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[5]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.451      ;
; 0.338 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[15]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; alu_stage_latch:inst12|flags_out[6]          ; regbank:inst3|reg32:instREG2|q[3]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.459      ;
; 0.342 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[3]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.462      ;
; 0.343 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[15]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.463      ;
; 0.350 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[12]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.351 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[11]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.471      ;
; 0.351 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[6]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.471      ;
; 0.355 ; memory_mutator_latch:inst29|rw_out           ; regbank:inst3|reg32:instREG2|q[4]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.475      ;
; 0.362 ; alu_stage_latch:inst12|result_out[6]         ; regbank:inst3|reg32:instREG2|q[6]                                                                                ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.482      ;
; 0.372 ; IFU:inst2|reg32:PCreg2|q[31]                 ; decode_imm_stage_latch:inst4|pc_out[31]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.493      ;
; 0.381 ; GPIO_8bit:inst85|PDDR[5]                     ; GPIO_8bit:inst85|q[13]                                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.509      ;
; 0.391 ; decode_imm_stage_latch:inst4|imm_out[23]     ; op_read_stage_latch:inst5|imm_out[23]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.520      ;
; 0.398 ; IFU:inst2|reg32:PCreg2|q[21]                 ; decode_imm_stage_latch:inst4|pc_out[21]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.519      ;
; 0.398 ; decode_imm_stage_latch:inst4|rd_out[0]       ; op_read_stage_latch:inst5|rd_out[0]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.528      ;
; 0.411 ; decode_imm_stage_latch:inst4|rd_out[2]       ; op_read_stage_latch:inst5|rd_out[2]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.541      ;
; 0.420 ; IFU:inst2|reg32:PCreg2|q[5]                  ; decode_imm_stage_latch:inst4|pc_out[5]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.538      ;
; 0.423 ; IFU:inst2|reg32:PCreg2|q[6]                  ; decode_imm_stage_latch:inst4|pc_out[6]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.542      ;
; 0.426 ; decode_imm_stage_latch:inst4|funct3_out[0]   ; op_read_stage_latch:inst5|funct3_out[0]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.551      ;
; 0.427 ; IFU:inst2|reg32:PCreg2|q[4]                  ; decode_imm_stage_latch:inst4|pc_out[4]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.546      ;
; 0.437 ; IFU:inst2|reg32:PCreg2|q[30]                 ; decode_imm_stage_latch:inst4|pc_out[30]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.557      ;
; 0.439 ; decode_imm_stage_latch:inst4|flags_out[6]    ; op_read_stage_latch:inst5|flags_out[6]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.556      ;
; 0.443 ; op_read_stage_latch:inst5|rs2_data_out[0]    ; GPIO_8bit:inst85|PDOR[0]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.572      ;
; 0.446 ; decode_imm_stage_latch:inst4|funct3_out[1]   ; op_read_stage_latch:inst5|funct3_out[1]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.576      ;
; 0.451 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a26~porta_we_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.785      ;
; 0.451 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a26~porta_re_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.785      ;
; 0.453 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a31~porta_we_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.775      ;
; 0.453 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a31~porta_re_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.775      ;
; 0.462 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a24~porta_we_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.785      ;
; 0.462 ; op_read_stage_latch:inst5|flags_out[7]       ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a24~porta_re_reg      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.785      ;
; 0.471 ; op_read_stage_latch:inst5|rd_out[0]          ; alu_stage_latch:inst12|rd_out[0]                                                                                 ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.475 ; op_read_stage_latch:inst5|rs2_data_out[6]    ; GPIO_8bit:inst85|PDDR[6]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.604      ;
; 0.477 ; op_read_stage_latch:inst5|flags_out[0]       ; alu_stage_latch:inst12|flags_out[0]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.597      ;
; 0.491 ; IFU:inst2|reg32:PCreg2|q[8]                  ; decode_imm_stage_latch:inst4|pc_out[8]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.610      ;
; 0.495 ; decode_imm_stage_latch:inst4|rs2_out[4]      ; op_read_stage_latch:inst5|rs2_data_out[31]                                                                       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.620      ;
; 0.497 ; op_read_stage_latch:inst5|rs2_data_out[0]    ; GPIO_8bit:inst85|PDDR[0]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.621      ;
; 0.501 ; IFU:inst2|reg32:PCreg2|q[11]                 ; decode_imm_stage_latch:inst4|pc_out[11]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.619      ;
; 0.502 ; regbank:inst3|reg32:instREG2|q[27]           ; op_read_stage_latch:inst5|rs2_data_out[27]                                                                       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.504 ; decode_imm_stage_latch:inst4|pc_out[20]      ; op_read_stage_latch:inst5|pc_out[20]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.629      ;
; 0.517 ; decode_imm_stage_latch:inst4|rs2_out[4]      ; op_read_stage_latch:inst5|rs2_data_out[14]                                                                       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.647      ;
; 0.518 ; IFU:inst2|reg32:PCreg2|q[3]                  ; decode_imm_stage_latch:inst4|pc_out[3]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.636      ;
; 0.518 ; decode_imm_stage_latch:inst4|imm_out[24]     ; op_read_stage_latch:inst5|imm_out[24]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.642      ;
; 0.521 ; IFU:inst2|reg32:PCreg2|q[20]                 ; decode_imm_stage_latch:inst4|pc_out[20]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; IFU:inst2|reg32:PCreg2|q[28]                 ; decode_imm_stage_latch:inst4|pc_out[28]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.651      ;
; 0.522 ; op_read_stage_latch:inst5|rs2_data_out[2]    ; GPIO_8bit:inst85|PDOR[2]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.651      ;
; 0.526 ; decode_imm_stage_latch:inst4|imm_out[31]     ; op_read_stage_latch:inst5|imm_out[31]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.651      ;
; 0.530 ; GPIO_8bit:inst85|PDDR[3]                     ; GPIO_8bit:inst85|q[11]                                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.658      ;
; 0.532 ; IFU:inst2|reg32:PCreg2|q[19]                 ; decode_imm_stage_latch:inst4|pc_out[19]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.532 ; decode_imm_stage_latch:inst4|rd_out[4]       ; op_read_stage_latch:inst5|rd_out[4]                                                                              ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.662      ;
; 0.538 ; decode_imm_stage_latch:inst4|imm_out[27]     ; op_read_stage_latch:inst5|imm_out[27]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.665      ;
; 0.545 ; GPIO_8bit:inst85|PDDR[4]                     ; GPIO_8bit:inst85|q[12]                                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.681      ;
; 0.546 ; decode_imm_stage_latch:inst4|rs2_out[4]      ; op_read_stage_latch:inst5|rs2_data_out[24]                                                                       ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.676      ;
; 0.547 ; GPIO_8bit:inst85|PDDR[2]                     ; GPIO_8bit:inst85|q[10]                                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.675      ;
; 0.550 ; IFU:inst2|reg32:PCreg2|q[22]                 ; decode_imm_stage_latch:inst4|pc_out[22]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.669      ;
; 0.551 ; IFU:inst2|reg32:PCreg2|q[9]                  ; decode_imm_stage_latch:inst4|pc_out[9]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.669      ;
; 0.554 ; decode_imm_stage_latch:inst4|imm_out[6]      ; op_read_stage_latch:inst5|imm_out[6]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.681      ;
; 0.558 ; op_read_stage_latch:inst5|acc_size_out[0]    ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a15~porta_datain_reg0 ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.890      ;
; 0.559 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[15]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.672      ;
; 0.559 ; decode_imm_stage_latch:inst4|imm_out[17]     ; op_read_stage_latch:inst5|imm_out[17]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.688      ;
; 0.561 ; decode_imm_stage_latch:inst4|pc_out[22]      ; op_read_stage_latch:inst5|pc_out[22]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.685      ;
; 0.562 ; IFU:inst2|reg32:PCreg2|q[0]                  ; decode_imm_stage_latch:inst4|pc_out[0]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.681      ;
; 0.562 ; op_read_stage_latch:inst5|rs2_data_out[2]    ; GPIO_8bit:inst85|PDDR[2]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.686      ;
; 0.563 ; IFU:inst2|reg32:PCreg2|q[25]                 ; decode_imm_stage_latch:inst4|pc_out[25]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.681      ;
; 0.567 ; decode_imm_stage_latch:inst4|flags_out[9]    ; op_read_stage_latch:inst5|flags_out[9]                                                                           ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.568 ; decode_imm_stage_latch:inst4|imm_out[14]     ; op_read_stage_latch:inst5|imm_out[14]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.696      ;
; 0.572 ; alu_stage_latch:inst12|result_out[23]        ; regbank:inst3|reg32:instREG2|q[23]                                                                               ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.692      ;
; 0.581 ; decode_imm_stage_latch:inst4|imm_out[28]     ; op_read_stage_latch:inst5|imm_out[28]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.695      ;
; 0.582 ; IFU:inst2|reg32:PCreg2|q[24]                 ; decode_imm_stage_latch:inst4|pc_out[24]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.700      ;
; 0.582 ; decode_imm_stage_latch:inst4|rs2_out[4]      ; op_read_stage_latch:inst5|rs2_data_out[7]                                                                        ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.707      ;
; 0.583 ; IFU:inst2|reg32:PCreg2|q[9]                  ; IFU:inst2|reg32:PCreg2|q[9]                                                                                      ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; op_read_stage_latch:inst5|rd_out[1]          ; alu_stage_latch:inst12|rd_out[1]                                                                                 ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.713      ;
; 0.584 ; IFU:inst2|reg32:PCreg2|q[23]                 ; decode_imm_stage_latch:inst4|pc_out[23]                                                                          ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; op_read_stage_latch:inst5|flags_out[4]       ; alu_stage_latch:inst12|result_out[0]                                                                             ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.697      ;
; 0.587 ; decode_imm_stage_latch:inst4|imm_out[19]     ; op_read_stage_latch:inst5|imm_out[19]                                                                            ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.710      ;
; 0.592 ; op_read_stage_latch:inst5|rs2_data_out[4]    ; GPIO_8bit:inst85|PDDR[4]                                                                                         ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.721      ;
; 0.597 ; op_read_stage_latch:inst5|acc_size_out[0]    ; DataMemory:inst17|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ram_block1a14~porta_datain_reg0 ; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.927      ;
+-------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+-----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                               ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; 2.100 ; 0.192 ; N/A      ; N/A     ; 9.587               ;
;  CLOCK_50                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  inst18|altpll_component|auto_generated|pll1|clk[0] ; 2.100 ; 0.192 ; N/A      ; N/A     ; 19.739              ;
; Design-wide TNS                                     ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                           ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst18|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GPIO[7]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GPIO[7]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; GPIO[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; GPIO[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; GPIO[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 1580327345 ; 1174     ; 62971020 ; 0        ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; 1580327345 ; 1174     ; 62971020 ; 0        ;
+----------------------------------------------------+----------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; Target                                             ; Clock                                              ; Type      ; Status      ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; CLOCK_50                                           ; CLOCK_50                                           ; Base      ; Constrained ;
; inst18|altpll_component|auto_generated|pll1|clk[0] ; inst18|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; GPIO[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; GPIO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; GPIO[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; GPIO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Mon Jun 10 22:20:22 2024
Info: Command: quartus_sta ERV24 -c ERV24
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'ERV24-toProgram.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst18|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst18|altpll_component|auto_generated|pll1|clk[0]} {inst18|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.100
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.100               0.000 inst18|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.370               0.000 inst18|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.835               0.000 CLOCK_50 
    Info (332119):    19.739               0.000 inst18|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.751
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.751               0.000 inst18|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 inst18|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.818
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.818               0.000 CLOCK_50 
    Info (332119):    19.743               0.000 inst18|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.695
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.695               0.000 inst18|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.192
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.192               0.000 inst18|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.587               0.000 CLOCK_50 
    Info (332119):    19.749               0.000 inst18|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 565 megabytes
    Info: Processing ended: Mon Jun 10 22:20:26 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


