
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1929 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/pa.fromNetlist.tcl
# create_project -name qspi_flash_simulator -dir "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/planAhead_run_2" -part xc6slx16ftg256-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/fpga_qspi_simulator_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator} {ipcore_dir} }
# add_files [list {ipcore_dir/asyn_fifo.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/chipscope_icon.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/chipscope_ila_0.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/chipscope_ila_1.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/chipscope_ila_2.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/chipscope_ila_3.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/chipscope_ila_4.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "qspi_simulator.ucf" [current_fileset -constrset]
Adding file '/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/qspi_simulator.ucf' to fileset 'constrs_1'
# add_files [list {qspi_simulator.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16ftg256-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fpga_qspi_simulator_top.ngc ...
WARNING:NetListWriters:298 - No output is written to
   fpga_qspi_simulator_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_cur_rd_preaddr<7 : 0> on
   block fpga_qspi_simulator_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   qspi_simulator_inst_qspi2sdram_inst_qspi_rd_ram_inst_last_rd_preaddr<7 : 0>
   on block fpga_qspi_simulator_top is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   qspi_simulator_inst_cyp2sdram_inst_fifo_wr_sdram_inst_GND_28_o_rd_cnt[7]_mux_
   24_OUT<6 : 0> on block fpga_qspi_simulator_top is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file fpga_qspi_simulator_top.edif ...
ngc2edif: Total memory usage is 106144 kilobytes

Parsing EDIF File [./planAhead_run_2/qspi_flash_simulator.data/cache/fpga_qspi_simulator_top_ngc_58baa9a0.edif]
Finished Parsing EDIF File [./planAhead_run_2/qspi_flash_simulator.data/cache/fpga_qspi_simulator_top_ngc_58baa9a0.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design asyn_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to asyn_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file asyn_fifo.edif ...
ngc2edif: Total memory usage is 105000 kilobytes

Reading core file '/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/ipcore_dir/asyn_fifo.ngc' for (cell view 'asyn_fifo', library 'fpga_qspi_simulator_top_lib', file 'fpga_qspi_simulator_top.ngc')
Parsing EDIF File [./planAhead_run_2/qspi_flash_simulator.data/cache/asyn_fifo_ngc_e2d55db.edif]
Finished Parsing EDIF File [./planAhead_run_2/qspi_flash_simulator.data/cache/asyn_fifo_ngc_e2d55db.edif]
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ftg256/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/ipcore_dir/asyn_fifo.ncf]
Finished Parsing UCF File [/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/ipcore_dir/asyn_fifo.ncf]
Parsing UCF File [/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/qspi_simulator.ucf]
Finished Parsing UCF File [/home/ise/88-ISE_share/GIT_QSPI_SIMULATOR_V30/PRJ/ise_prj/qspi_flash_simulator/qspi_simulator.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 2 instances
  IOBUF => IOBUF (OBUFT, IBUF): 32 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

Phase 0 | Netlist Checksum: dcb5c9e7
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2797.105 ; gain = 159.680
set_property offchip_term NONE [get_ports [list qspi_do]]
set_property offchip_term FP_VTT_50 [get_ports [list qspi_do]]
set_property out_term UNTUNED_50 [get_ports [list qspi_do]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Aug 11 22:09:19 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
