EESchema Schematic File Version 4
LIBS:FPGA_Lattice_Replica_Icezum-cache
EELAYER 29 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title "Replica IceZUM FPGA board basado en FPGA Lattice ICE40HX1K"
Date "2019-06-03"
Rev "v1.0"
Comp "Especializaci√≥n en Sistemas Embebidos - DCI (7 Cohorte )"
Comment1 "Proyecto para trabajo final de la materia DCI - CESE-7Co2018"
Comment2 "Revisor del trabajo: Gustavo Paredes Delayone"
Comment3 "Revisor suplente : Rafael Oliva curso CESE en la 6 Cohorte"
Comment4 ""
$EndDescr
$Sheet
S 2350 4550 1650 850 
U 5CF4FEF6
F0 "Power Supply" 50
F1 "power_supply.sch" 50
$EndSheet
$Sheet
S 8000 2650 1600 850 
U 5CF846EC
F0 "FPGA" 50
F1 "FPGA.sch" 50
$EndSheet
$Sheet
S 2400 2650 1400 750 
U 5D2E3A88
F0 "USB_communication" 50
F1 "USB_communication.sch" 50
$EndSheet
$Sheet
S 8150 4650 1450 750 
U 5D1D3861
F0 "Peripherical" 50
F1 "Peripherical.sch" 50
$EndSheet
$Sheet
S 4950 1400 1450 800 
U 5CFE1C7D
F0 "socketsAndHeaders" 50
F1 "socketsAndHeaders.sch" 50
$EndSheet
$EndSCHEMATC
