{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681173787290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681173787295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 07:43:07 2023 " "Processing started: Tue Apr 11 07:43:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681173787295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173787295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mini_Pro -c Mini_Pro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mini_Pro -c Mini_Pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173787295 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681173787876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681173787876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/labmininios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/labmininios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 labmininios-rtl " "Found design unit 1: labmininios-rtl" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796616 ""} { "Info" "ISGN_ENTITY_NAME" "1 labmininios " "Found entity 1: labmininios" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/labmininios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/labmininios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 labmininios-rtl " "Found design unit 1: labmininios-rtl" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796619 ""} { "Info" "ISGN_ENTITY_NAME" "1 labmininios " "Found entity 1: labmininios" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_irq_mapper " "Found entity 1: labmininios_irq_mapper" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_irq_mapper.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0 " "Found entity 1: labmininios_mm_interconnect_0" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: labmininios_mm_interconnect_0_avalon_st_adapter_004" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: labmininios_mm_interconnect_0_avalon_st_adapter" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: labmininios_mm_interconnect_0_rsp_mux_001" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796732 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_rsp_mux " "Found entity 1: labmininios_mm_interconnect_0_rsp_mux" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_rsp_demux_001 " "Found entity 1: labmininios_mm_interconnect_0_rsp_demux_001" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_rsp_demux " "Found entity 1: labmininios_mm_interconnect_0_rsp_demux" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: labmininios_mm_interconnect_0_cmd_mux_001" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_cmd_mux " "Found entity 1: labmininios_mm_interconnect_0_cmd_mux" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: labmininios_mm_interconnect_0_cmd_demux_001" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_cmd_demux " "Found entity 1: labmininios_mm_interconnect_0_cmd_demux" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796811 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796811 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796811 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796811 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173796828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173796845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labmininios_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173796853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labmininios_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173796853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_router_006_default_decode " "Found entity 1: labmininios_mm_interconnect_0_router_006_default_decode" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796854 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_mm_interconnect_0_router_006 " "Found entity 2: labmininios_mm_interconnect_0_router_006" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labmininios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173796855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labmininios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173796856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_router_003_default_decode " "Found entity 1: labmininios_mm_interconnect_0_router_003_default_decode" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796856 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_mm_interconnect_0_router_003 " "Found entity 2: labmininios_mm_interconnect_0_router_003" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labmininios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173796858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labmininios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173796858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_router_002_default_decode " "Found entity 1: labmininios_mm_interconnect_0_router_002_default_decode" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796859 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_mm_interconnect_0_router_002 " "Found entity 2: labmininios_mm_interconnect_0_router_002" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labmininios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173796868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labmininios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173796868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_router_001_default_decode " "Found entity 1: labmininios_mm_interconnect_0_router_001_default_decode" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796869 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_mm_interconnect_0_router_001 " "Found entity 2: labmininios_mm_interconnect_0_router_001" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796869 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labmininios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173796877 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labmininios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173796877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_router_default_decode " "Found entity 1: labmininios_mm_interconnect_0_router_default_decode" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796878 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_mm_interconnect_0_router " "Found entity 2: labmininios_mm_interconnect_0_router" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_timer_0 " "Found entity 1: labmininios_timer_0" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_timer_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_sysid_qsys_0 " "Found entity 1: labmininios_sysid_qsys_0" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_sysid_qsys_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_sys_sdram_pll_0 " "Found entity 1: labmininios_sys_sdram_pll_0" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_sys_sdram_pll_0_sys_pll " "Found entity 1: labmininios_sys_sdram_pll_0_sys_pll" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_jtag_uart_0_sim_scfifo_w " "Found entity 1: labmininios_jtag_uart_0_sim_scfifo_w" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796959 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_jtag_uart_0_scfifo_w " "Found entity 2: labmininios_jtag_uart_0_scfifo_w" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796959 ""} { "Info" "ISGN_ENTITY_NAME" "3 labmininios_jtag_uart_0_sim_scfifo_r " "Found entity 3: labmininios_jtag_uart_0_sim_scfifo_r" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796959 ""} { "Info" "ISGN_ENTITY_NAME" "4 labmininios_jtag_uart_0_scfifo_r " "Found entity 4: labmininios_jtag_uart_0_scfifo_r" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796959 ""} { "Info" "ISGN_ENTITY_NAME" "5 labmininios_jtag_uart_0 " "Found entity 5: labmininios_jtag_uart_0" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_SWITCH " "Found entity 1: labmininios_SWITCH" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_SWITCH.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_SWITCH.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_LCD " "Found entity 1: labmininios_LCD" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_LCD.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_LCD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_imem.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_IMEM " "Found entity 1: labmininios_IMEM" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_IMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_IMEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_h_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_h_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_H_BRIDGE " "Found entity 1: labmininios_H_BRIDGE" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_H_BRIDGE.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_H_BRIDGE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_dmem.v 2 2 " "Found 2 design units, including 2 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_DMEM_input_efifo_module " "Found entity 1: labmininios_DMEM_input_efifo_module" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796985 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_DMEM " "Found entity 2: labmininios_DMEM" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_CPU " "Found entity 1: labmininios_CPU" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173796993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173796993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_CPU_cpu_register_bank_a_module " "Found entity 1: labmininios_CPU_cpu_register_bank_a_module" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_CPU_cpu_register_bank_b_module " "Found entity 2: labmininios_CPU_cpu_register_bank_b_module" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "3 labmininios_CPU_cpu_nios2_oci_debug " "Found entity 3: labmininios_CPU_cpu_nios2_oci_debug" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "4 labmininios_CPU_cpu_nios2_oci_break " "Found entity 4: labmininios_CPU_cpu_nios2_oci_break" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "5 labmininios_CPU_cpu_nios2_oci_xbrk " "Found entity 5: labmininios_CPU_cpu_nios2_oci_xbrk" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "6 labmininios_CPU_cpu_nios2_oci_dbrk " "Found entity 6: labmininios_CPU_cpu_nios2_oci_dbrk" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "7 labmininios_CPU_cpu_nios2_oci_itrace " "Found entity 7: labmininios_CPU_cpu_nios2_oci_itrace" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "8 labmininios_CPU_cpu_nios2_oci_td_mode " "Found entity 8: labmininios_CPU_cpu_nios2_oci_td_mode" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "9 labmininios_CPU_cpu_nios2_oci_dtrace " "Found entity 9: labmininios_CPU_cpu_nios2_oci_dtrace" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "10 labmininios_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: labmininios_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "11 labmininios_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: labmininios_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "12 labmininios_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: labmininios_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "13 labmininios_CPU_cpu_nios2_oci_fifo " "Found entity 13: labmininios_CPU_cpu_nios2_oci_fifo" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "14 labmininios_CPU_cpu_nios2_oci_pib " "Found entity 14: labmininios_CPU_cpu_nios2_oci_pib" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "15 labmininios_CPU_cpu_nios2_oci_im " "Found entity 15: labmininios_CPU_cpu_nios2_oci_im" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "16 labmininios_CPU_cpu_nios2_performance_monitors " "Found entity 16: labmininios_CPU_cpu_nios2_performance_monitors" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "17 labmininios_CPU_cpu_nios2_avalon_reg " "Found entity 17: labmininios_CPU_cpu_nios2_avalon_reg" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "18 labmininios_CPU_cpu_ociram_sp_ram_module " "Found entity 18: labmininios_CPU_cpu_ociram_sp_ram_module" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "19 labmininios_CPU_cpu_nios2_ocimem " "Found entity 19: labmininios_CPU_cpu_nios2_ocimem" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "20 labmininios_CPU_cpu_nios2_oci " "Found entity 20: labmininios_CPU_cpu_nios2_oci" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""} { "Info" "ISGN_ENTITY_NAME" "21 labmininios_CPU_cpu " "Found entity 21: labmininios_CPU_cpu" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173797014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_CPU_cpu_debug_slave_sysclk " "Found entity 1: labmininios_CPU_cpu_debug_slave_sysclk" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_sysclk.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173797017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_CPU_cpu_debug_slave_tck " "Found entity 1: labmininios_CPU_cpu_debug_slave_tck" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_tck.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173797026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_CPU_cpu_debug_slave_wrapper " "Found entity 1: labmininios_CPU_cpu_debug_slave_wrapper" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173797035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_CPU_cpu_test_bench " "Found entity 1: labmininios_CPU_cpu_test_bench" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_test_bench.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173797045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173797045 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labmininios_DMEM.v(318) " "Verilog HDL or VHDL warning at labmininios_DMEM.v(318): conditional expression evaluates to a constant" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1681173797080 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labmininios_DMEM.v(328) " "Verilog HDL or VHDL warning at labmininios_DMEM.v(328): conditional expression evaluates to a constant" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1681173797081 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labmininios_DMEM.v(338) " "Verilog HDL or VHDL warning at labmininios_DMEM.v(338): conditional expression evaluates to a constant" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1681173797081 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labmininios_DMEM.v(682) " "Verilog HDL or VHDL warning at labmininios_DMEM.v(682): conditional expression evaluates to a constant" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1681173797082 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"begin\", or a declaration statement mini_pro.vhd(71) " "VHDL syntax error at mini_pro.vhd(71) near text \"entity\";  expecting \"begin\", or a declaration statement" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173797143 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HK222/VXL/New_mini/System/Mini_Pro.map.smsg " "Generated suppressed messages file D:/HK222/VXL/New_mini/System/Mini_Pro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173797227 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681173798460 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 11 07:43:18 2023 " "Processing ended: Tue Apr 11 07:43:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681173798460 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681173798460 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681173798460 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173798460 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173799093 ""}
