[{"DBLP title": "Yosys+nextpnr: An Open Source Framework from Verilog to Bitstream for Commercial FPGAs.", "DBLP authors": ["David Shah", "Eddie Hung", "Clifford Wolf", "Serge Bazanski", "Dan Gisselquist", "Miodrag Milanovic"], "year": 2019, "MAG papers": [{"PaperTitle": "yosys nextpnr an open source framework from verilog to bitstream for commercial fpgas", "PaperId": 2924890221, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null], "Authors": [2922744188, 2925020332, 2922750169, 2924106488, 2922910473, 2924199485]}], "source": "MAG"}, {"DBLP title": "EFCAD - An Embedded FPGA CAD Tool Flow for Enabling On-chip Self-Compilation.", "DBLP authors": ["Khoa Dang Pham", "Malte Vesper", "Dirk Koch", "Eddie Hung"], "year": 2019, "MAG papers": [{"PaperTitle": "efcad an embedded fpga cad tool flow for enabling on chip self compilation", "PaperId": 2948541259, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null], "Authors": [2613484183, 2525004925, 2125182799, 2300826636]}], "source": "MAG"}, {"DBLP title": "Maverick: A Stand-Alone CAD Flow for Partially Reconfigurable FPGA Modules.", "DBLP authors": ["Dallon Glick", "Jesse Grigg", "Brent E. Nelson", "Michael J. Wirthlin"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs.", "DBLP authors": ["Liqiang Lu", "Jiaming Xie", "Ruirui Huang", "Jiansong Zhang", "Wei Lin", "Yun Liang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "LUTNet: Rethinking Inference in FPGA Soft Logic.", "DBLP authors": ["Erwei Wang", "James J. Davis", "Peter Y. K. Cheung", "George A. Constantinides"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "PIR-DSP: An FPGA DSP Block Architecture for Multi-precision Deep Neural Networks.", "DBLP authors": ["SeyedRamin Rasoulinezhad", "Hao Zhou", "Lingli Wang", "Philip H. W. Leong"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Towards Efficient Deep Neural Network Training by FPGA-Based Batch-Level Parallelism.", "DBLP authors": ["Cheng Luo", "Man-Kit Sit", "Hongxiang Fan", "Shuanglong Liu", "Wayne Luk", "Ce Guo"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "CRoute: A Fast High-Quality Timing-Driven Connection-Based FPGA Router.", "DBLP authors": ["Dries Vercruyce", "Elias Vansteenkiste", "Dirk Stroobandt"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "RapidRoute: Fast Assembly of Communication Structures for FPGA Overlays.", "DBLP authors": ["Leo Liu", "Jay Weng", "Nachiket Kapre"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Generic Connectivity-Based CGRA Mapping via Integer Linear Programming.", "DBLP authors": ["Matthew J. P. Walker", "Jason Helge Anderson"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "LAMDA: Learning-Assisted Multi-stage Autotuning for FPGA Design Closure.", "DBLP authors": ["Ecenur Ustun", "Shaojie Xiang", "Jinny Gui", "Cunxi Yu", "Zhiru Zhang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Memory Mapping for Multi-die FPGAs.", "DBLP authors": ["Nils Voss", "Pablo Quintana", "Oskar Mencer", "Wayne Luk", "Georgi Gaydadjiev"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Impact of FPGA Architecture on Area and Performance of CGRA Overlays.", "DBLP authors": ["Ian Taras", "Jason Helge Anderson"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "An FPGA-Based BWT Accelerator for Bzip2 Data Compression.", "DBLP authors": ["Weikang Qiao", "Zhenman Fang", "Mau-Chung Frank Chang", "Jason Cong"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "\u03c0-BA: Bundle Adjustment Acceleration on Embedded FPGAs with Co-observation Optimization.", "DBLP authors": ["Shuzhen Qin", "Qiang Liu", "Bo Yu", "Shaoshan Liu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Deep Packet Inspection in FPGAs via Approximate Nondeterministic Automata.", "DBLP authors": ["Milan Ceska", "Vojtech Havlena", "Luk\u00e1s Hol\u00edk", "Jan Korenek", "Ondrej Leng\u00e1l", "Denis Matousek", "Jir\u00ed Matousek", "Jakub Semric", "Tom\u00e1s Vojnar"], "year": 2019, "MAG papers": [{"PaperTitle": "deep packet inspection in fpgas via approximate nondeterministic automata", "PaperId": 2940860113, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null, null, null], "Authors": [2654107886, 2941535473, 2056565402, 275648265, 2633040145, 2615481646, 2057336521, 2940503169, 100721418]}], "source": "MAG"}, {"DBLP title": "Active Stereo Vision with High Resolution on an FPGA.", "DBLP authors": ["Marc Pfeifer", "Philipp M. Scholl", "Rainer Voigt", "Bernd Becker"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Hardware Acceleration of Long Read Pairwise Overlapping in Genome Sequencing: A Race Between FPGA and GPU.", "DBLP authors": ["Licheng Guo", "Jason Lau", "Zhenyuan Ruan", "Peng Wei", "Jason Cong"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Processor Assisted Worklist Scheduling for FPGA Accelerated Graph Processing on a Shared-Memory Platform.", "DBLP authors": ["Yu Wang", "James C. Hoe", "Eriko Nurvitadhi"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "MEG: A RISCV-Based System Simulation Infrastructure for Exploring Memory Optimization Using FPGAs and Hybrid Memory Cube.", "DBLP authors": ["Jialiang Zhang", "Yang Liu", "Gaurav Jain", "Yue Zha", "Jonathan Ta", "Jing Li"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Enhancing Butterfly Fat Tree NoCs for FPGAs with Lightweight Flow Control.", "DBLP authors": ["Gurshaant Singh Malik", "Nachiket Kapre"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "SimAcc: A Configurable Cycle-Accurate Simulator for Customized Accelerators on CPU-FPGAs SoCs.", "DBLP authors": ["Konstantinos Iordanou", "Oscar Palomar", "John Mawer", "Cosmin Gorgovan", "Andy Nisbet", "Mikel Luj\u00e1n"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Towards Efficient and Scalable Acceleration of Online Decision Tree Learning on FPGA.", "DBLP authors": ["Zhe Lin", "Sharad Sinha", "Wei Zhang"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "T2S-Tensor: Productively Generating High-Performance Spatial Hardware for Dense Tensor Computations.", "DBLP authors": ["Nitish Kumar Srivastava", "Hongbo Rong", "Prithayan Barua", "Guanyu Feng", "Huanqi Cao", "Zhiru Zhang", "David H. Albonesi", "Vivek Sarkar", "Wenguang Chen", "Paul Petersen", "Geoff Lowney", "Adam Herr", "Christopher J. Hughes", "Timothy G. Mattson", "Pradeep Dubey"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "SparseHD: Algorithm-Hardware Co-optimization for Efficient High-Dimensional Computing.", "DBLP authors": ["Mohsen Imani", "Sahand Salamat", "Behnam Khaleghi", "Mohammad Samragh", "Farinaz Koushanfar", "Tajana Rosing"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Why Compete When You Can Work Together: FPGA-ASIC Integration for Persistent RNNs.", "DBLP authors": ["Eriko Nurvitadhi", "Dongup Kwon", "Ali Jafari", "Andrew Boutros", "Jaewoong Sim", "Phillip Tomson", "Huseyin Sumbul", "Gregory K. Chen", "Phil V. Knag", "Raghavan Kumar", "Ram Krishnamurthy", "Sergey Gribok", "Bogdan Pasca", "Martin Langhammer", "Debbie Marr", "Aravind Dasu"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Design Patterns for Code Reuse in HLS Packet Processing Pipelines.", "DBLP authors": ["Haggai Eran", "Lior Zeno", "Zsolt Istvan", "Mark Silberstein"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Module-per-Object: A Human-Driven Methodology for C++-Based High-Level Synthesis Design.", "DBLP authors": ["Jeferson Santiago da Silva", "Francois-Raymond Boyer", "J. M. Pierre Langlois"], "year": 2019, "MAG papers": [{"PaperTitle": "module per object a human driven methodology for c based high level synthesis design", "PaperId": 2925360983, "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null], "Authors": [2224369898, 2064902799, 1991490429]}], "source": "MAG"}, {"DBLP title": "Templatised Soft Floating-Point for High-Level Synthesis.", "DBLP authors": ["David B. Thomas"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Exploiting Irregular Memory Parallelism in Quasi-Stencils through Nonlinear Transformation.", "DBLP authors": ["Juan Escobedo", "Mingjie Lin"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "FP-AMR: A Reconfigurable Fabric Framework for Adaptive Mesh Refinement Applications.", "DBLP authors": ["Tianqi Wang", "Tong Geng", "Xi Jin", "Martin C. Herbordt"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Compressed Sensing MRI Reconstruction on Intel HARPv2.", "DBLP authors": ["Yushan Su", "Michael Anderson", "Jonathan I. Tamir", "Michael Lustig", "Kai Li"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "GhostSZ: A Transparent FPGA-Accelerated Lossy Compression Framework.", "DBLP authors": ["Qingqing Xiong", "Rushi Patel", "Chen Yang", "Tong Geng", "Anthony Skjellum", "Martin C. Herbordt"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Efficient Hardware Acceleration for Design Diversity Calculation to Mitigate Common Mode Failures.", "DBLP authors": ["Maheshwaran Ramesh Babu", "Farah Naz Taher", "Anjana Balachandran", "Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Fast Voltage Transients on FPGAs: Impact and Mitigation Strategies.", "DBLP authors": ["Linda L. Shen", "Ibrahim Ahmed", "Vaughn Betz"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "FASE: FPGA Acceleration of Secure Function Evaluation.", "DBLP authors": ["Siam U. Hussain", "Farinaz Koushanfar"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "Rethinking Integer Divider Design for FPGA-Based Soft-Processors.", "DBLP authors": ["Eric Matthews", "Alec Lu", "Zhenman Fang", "Lesley Shannon"], "year": 2019, "MAG papers": [], "source": null}, {"DBLP title": "High Precision, High Performance FPGA Adders.", "DBLP authors": ["Martin Langhammer", "Bogdan Pasca", "Gregg Baeckler"], "year": 2019, "MAG papers": [], "source": null}]