#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe8dcc066d0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x7fe8dcc28780_0 .var "CK", 0 0;
v0x7fe8dcc29500_0 .net "Oout", 5 0, L_0x7fe8dcc2ca00;  1 drivers
v0x7fe8dcc29590_0 .var "in", 5 0;
S_0x7fe8dcc0f2f0 .scope module, "ToyCPU_6bit" "ToyCPU_6bit" 2 19, 3 104 0, S_0x7fe8dcc066d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 6 "in";
    .port_info 2 /OUTPUT 6 "Oout";
v0x7fe8dcc27c50_0 .net "Aout", 5 0, v0x7fe8dcc25b50_0;  1 drivers
v0x7fe8dcc27ce0_0 .net "BUS", 5 0, L_0x7fe8dcc2c710;  1 drivers
v0x7fe8dcc27d70_0 .net "Bout", 5 0, v0x7fe8dcc26190_0;  1 drivers
v0x7fe8dcc27e20_0 .net "CK", 0 0, v0x7fe8dcc28780_0;  1 drivers
v0x7fe8dcc27eb0_0 .var "EX_BUSreg", 5 0;
v0x7fe8dcc27f80_0 .var "EX_LDAreg", 0 0;
v0x7fe8dcc28050_0 .var "EX_LDBreg", 0 0;
v0x7fe8dcc28120_0 .var "EX_LDPCreg", 0 0;
v0x7fe8dcc281b0_0 .var "EX_LDoutreg", 0 0;
v0x7fe8dcc282c0_0 .var "ID_IMreg", 5 0;
v0x7fe8dcc28350_0 .var "ID_LDAreg", 0 0;
v0x7fe8dcc283e0_0 .var "ID_LDBreg", 0 0;
v0x7fe8dcc28470_0 .var "ID_LDPCreg", 0 0;
v0x7fe8dcc28500_0 .var "ID_LDoutreg", 0 0;
v0x7fe8dcc28590_0 .var "ID_Sreg", 1 0;
v0x7fe8dcc28620_0 .var "IF_IMreg", 5 0;
v0x7fe8dcc286c0_0 .var "IF_OPreg", 3 0;
v0x7fe8dcc28880_0 .net "IM", 5 0, L_0x7fe8dcc29950;  1 drivers
v0x7fe8dcc28910_0 .net "LD_A", 0 0, L_0x7fe8dcc2a2c0;  1 drivers
v0x7fe8dcc289a0_0 .net "LD_B", 0 0, L_0x7fe8dcc2a9b0;  1 drivers
v0x7fe8dcc28a30_0 .net "LD_PC", 0 0, L_0x7fe8dcc2b700;  1 drivers
v0x7fe8dcc28ac0_0 .net "LD_out", 0 0, L_0x7fe8dcc2b070;  1 drivers
v0x7fe8dcc28b70_0 .net "OP", 3 0, L_0x7fe8dcc29c30;  1 drivers
v0x7fe8dcc28c00_0 .net "Oout", 5 0, L_0x7fe8dcc2ca00;  alias, 1 drivers
v0x7fe8dcc28cd0_0 .net "S", 1 0, L_0x7fe8dcc2b880;  1 drivers
v0x7fe8dcc28d60_0 .net "Y", 5 0, L_0x7fe8dcc2c170;  1 drivers
v0x7fe8dcc28e30_0 .net *"_ivl_2", 9 0, L_0x7fe8dcc29b10;  1 drivers
v0x7fe8dcc28ed0_0 .net *"_ivl_4", 3 0, L_0x7fe8dcc299f0;  1 drivers
L_0x7fe8de963050 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc28f80_0 .net *"_ivl_6", 5 0, L_0x7fe8de963050;  1 drivers
v0x7fe8dcc29030_0 .net "address", 5 0, v0x7fe8dcc25260_0;  1 drivers
v0x7fe8dcc29110_0 .net "cFlag", 0 0, L_0x7fe8dcc2c7f0;  1 drivers
v0x7fe8dcc291e0_0 .net "in", 5 0, v0x7fe8dcc29590_0;  1 drivers
v0x7fe8dcc29270_0 .net "op_im", 9 0, L_0x7fe8dcc29860;  1 drivers
L_0x7fe8dcc29950 .part L_0x7fe8dcc29860, 0, 6;
L_0x7fe8dcc299f0 .part L_0x7fe8dcc29860, 6, 4;
L_0x7fe8dcc29b10 .concat [ 4 6 0 0], L_0x7fe8dcc299f0, L_0x7fe8de963050;
L_0x7fe8dcc29c30 .part L_0x7fe8dcc29b10, 0, 4;
S_0x7fe8dcc12790 .scope module, "alu" "adder_6bit" 3 163, 3 1 0, S_0x7fe8dcc0f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Y";
    .port_info 1 /INPUT 6 "IM";
    .port_info 2 /OUTPUT 6 "BUS";
    .port_info 3 /OUTPUT 1 "cFlag";
v0x7fe8dcc09880_0 .net "BUS", 5 0, L_0x7fe8dcc2c710;  alias, 1 drivers
v0x7fe8dcc22020_0 .net "IM", 5 0, v0x7fe8dcc282c0_0;  1 drivers
v0x7fe8dcc220d0_0 .net "Y", 5 0, L_0x7fe8dcc2c170;  alias, 1 drivers
v0x7fe8dcc22190_0 .net *"_ivl_0", 6 0, L_0x7fe8dcc2c2d0;  1 drivers
L_0x7fe8de963440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc22240_0 .net *"_ivl_3", 0 0, L_0x7fe8de963440;  1 drivers
v0x7fe8dcc22330_0 .net *"_ivl_4", 6 0, L_0x7fe8dcc2c3f0;  1 drivers
L_0x7fe8de963488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc223e0_0 .net *"_ivl_7", 0 0, L_0x7fe8de963488;  1 drivers
v0x7fe8dcc22490_0 .net "add", 6 0, L_0x7fe8dcc2c610;  1 drivers
v0x7fe8dcc22540_0 .net "cFlag", 0 0, L_0x7fe8dcc2c7f0;  alias, 1 drivers
L_0x7fe8dcc2c2d0 .concat [ 6 1 0 0], L_0x7fe8dcc2c170, L_0x7fe8de963440;
L_0x7fe8dcc2c3f0 .concat [ 6 1 0 0], v0x7fe8dcc282c0_0, L_0x7fe8de963488;
L_0x7fe8dcc2c610 .arith/sum 7, L_0x7fe8dcc2c2d0, L_0x7fe8dcc2c3f0;
L_0x7fe8dcc2c710 .part L_0x7fe8dcc2c610, 0, 6;
L_0x7fe8dcc2c7f0 .part L_0x7fe8dcc2c610, 6, 1;
S_0x7fe8dcc226a0 .scope module, "decoder" "decoder" 3 161, 3 59 0, S_0x7fe8dcc0f2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "LD_A";
    .port_info 1 /OUTPUT 1 "LD_B";
    .port_info 2 /OUTPUT 1 "LD_out";
    .port_info 3 /OUTPUT 1 "LD_PC";
    .port_info 4 /OUTPUT 2 "S";
    .port_info 5 /INPUT 4 "OP";
    .port_info 6 /INPUT 1 "Dcf";
v0x7fe8dcc22950_0 .net "Dcf", 0 0, L_0x7fe8dcc2c7f0;  alias, 1 drivers
v0x7fe8dcc229e0_0 .net "LD_A", 0 0, L_0x7fe8dcc2a2c0;  alias, 1 drivers
v0x7fe8dcc22a70_0 .net "LD_B", 0 0, L_0x7fe8dcc2a9b0;  alias, 1 drivers
v0x7fe8dcc22b00_0 .net "LD_PC", 0 0, L_0x7fe8dcc2b700;  alias, 1 drivers
v0x7fe8dcc22b90_0 .net "LD_out", 0 0, L_0x7fe8dcc2b070;  alias, 1 drivers
v0x7fe8dcc22c70_0 .net "OP", 3 0, v0x7fe8dcc286c0_0;  1 drivers
v0x7fe8dcc22d20_0 .net "S", 1 0, L_0x7fe8dcc2b880;  alias, 1 drivers
v0x7fe8dcc22dd0_0 .net *"_ivl_0", 5 0, L_0x7fe8dcc29d10;  1 drivers
v0x7fe8dcc22e80_0 .net *"_ivl_10", 0 0, L_0x7fe8dcc2a050;  1 drivers
L_0x7fe8de9630e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc22f90_0 .net *"_ivl_12", 4 0, L_0x7fe8de9630e0;  1 drivers
v0x7fe8dcc23040_0 .net *"_ivl_16", 5 0, L_0x7fe8dcc2a3e0;  1 drivers
v0x7fe8dcc230f0_0 .net *"_ivl_18", 4 0, L_0x7fe8dcc2a4c0;  1 drivers
v0x7fe8dcc231a0_0 .net *"_ivl_2", 4 0, L_0x7fe8dcc29dd0;  1 drivers
v0x7fe8dcc23250_0 .net *"_ivl_20", 5 0, L_0x7fe8dcc2a5e0;  1 drivers
L_0x7fe8de963128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc23300_0 .net *"_ivl_23", 0 0, L_0x7fe8de963128;  1 drivers
v0x7fe8dcc233b0_0 .net *"_ivl_24", 5 0, L_0x7fe8dcc2a830;  1 drivers
v0x7fe8dcc23460_0 .net *"_ivl_26", 1 0, L_0x7fe8dcc2a750;  1 drivers
L_0x7fe8de963170 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc235f0_0 .net *"_ivl_28", 3 0, L_0x7fe8de963170;  1 drivers
v0x7fe8dcc23680_0 .net *"_ivl_32", 5 0, L_0x7fe8dcc2aa90;  1 drivers
v0x7fe8dcc23730_0 .net *"_ivl_34", 4 0, L_0x7fe8dcc2aba0;  1 drivers
v0x7fe8dcc237e0_0 .net *"_ivl_36", 5 0, L_0x7fe8dcc2acc0;  1 drivers
L_0x7fe8de9631b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc23890_0 .net *"_ivl_39", 0 0, L_0x7fe8de9631b8;  1 drivers
v0x7fe8dcc23940_0 .net *"_ivl_4", 5 0, L_0x7fe8dcc29ef0;  1 drivers
v0x7fe8dcc239f0_0 .net *"_ivl_40", 5 0, L_0x7fe8dcc2aec0;  1 drivers
v0x7fe8dcc23aa0_0 .net *"_ivl_42", 2 0, L_0x7fe8dcc2ae20;  1 drivers
L_0x7fe8de963200 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc23b50_0 .net *"_ivl_44", 2 0, L_0x7fe8de963200;  1 drivers
v0x7fe8dcc23c00_0 .net *"_ivl_48", 5 0, L_0x7fe8dcc2b150;  1 drivers
v0x7fe8dcc23cb0_0 .net *"_ivl_50", 4 0, L_0x7fe8dcc2b290;  1 drivers
v0x7fe8dcc23d60_0 .net *"_ivl_52", 5 0, L_0x7fe8dcc2b330;  1 drivers
L_0x7fe8de963248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc23e10_0 .net *"_ivl_55", 0 0, L_0x7fe8de963248;  1 drivers
v0x7fe8dcc23ec0_0 .net *"_ivl_56", 5 0, L_0x7fe8dcc2b520;  1 drivers
v0x7fe8dcc23f70_0 .net *"_ivl_58", 3 0, L_0x7fe8dcc2b480;  1 drivers
L_0x7fe8de963290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc24020_0 .net *"_ivl_60", 1 0, L_0x7fe8de963290;  1 drivers
v0x7fe8dcc23510_0 .net *"_ivl_64", 5 0, L_0x7fe8dcc2b7e0;  1 drivers
v0x7fe8dcc242b0_0 .net *"_ivl_66", 4 0, L_0x7fe8dcc2b640;  1 drivers
v0x7fe8dcc24340_0 .net *"_ivl_68", 5 0, L_0x7fe8dcc2b950;  1 drivers
L_0x7fe8de963098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc243e0_0 .net *"_ivl_7", 0 0, L_0x7fe8de963098;  1 drivers
L_0x7fe8de9632d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc24490_0 .net *"_ivl_71", 0 0, L_0x7fe8de9632d8;  1 drivers
v0x7fe8dcc24540_0 .net *"_ivl_8", 5 0, L_0x7fe8dcc2a150;  1 drivers
v0x7fe8dcc245f0 .array "mem", 26 0, 5 0;
L_0x7fe8dcc29d10 .array/port v0x7fe8dcc245f0, L_0x7fe8dcc29ef0;
L_0x7fe8dcc29dd0 .concat [ 1 4 0 0], L_0x7fe8dcc2c7f0, v0x7fe8dcc286c0_0;
L_0x7fe8dcc29ef0 .concat [ 5 1 0 0], L_0x7fe8dcc29dd0, L_0x7fe8de963098;
L_0x7fe8dcc2a050 .part L_0x7fe8dcc29d10, 5, 1;
L_0x7fe8dcc2a150 .concat [ 1 5 0 0], L_0x7fe8dcc2a050, L_0x7fe8de9630e0;
L_0x7fe8dcc2a2c0 .part L_0x7fe8dcc2a150, 0, 1;
L_0x7fe8dcc2a3e0 .array/port v0x7fe8dcc245f0, L_0x7fe8dcc2a5e0;
L_0x7fe8dcc2a4c0 .concat [ 1 4 0 0], L_0x7fe8dcc2c7f0, v0x7fe8dcc286c0_0;
L_0x7fe8dcc2a5e0 .concat [ 5 1 0 0], L_0x7fe8dcc2a4c0, L_0x7fe8de963128;
L_0x7fe8dcc2a750 .part L_0x7fe8dcc2a3e0, 4, 2;
L_0x7fe8dcc2a830 .concat [ 2 4 0 0], L_0x7fe8dcc2a750, L_0x7fe8de963170;
L_0x7fe8dcc2a9b0 .part L_0x7fe8dcc2a830, 0, 1;
L_0x7fe8dcc2aa90 .array/port v0x7fe8dcc245f0, L_0x7fe8dcc2acc0;
L_0x7fe8dcc2aba0 .concat [ 1 4 0 0], L_0x7fe8dcc2c7f0, v0x7fe8dcc286c0_0;
L_0x7fe8dcc2acc0 .concat [ 5 1 0 0], L_0x7fe8dcc2aba0, L_0x7fe8de9631b8;
L_0x7fe8dcc2ae20 .part L_0x7fe8dcc2aa90, 3, 3;
L_0x7fe8dcc2aec0 .concat [ 3 3 0 0], L_0x7fe8dcc2ae20, L_0x7fe8de963200;
L_0x7fe8dcc2b070 .part L_0x7fe8dcc2aec0, 0, 1;
L_0x7fe8dcc2b150 .array/port v0x7fe8dcc245f0, L_0x7fe8dcc2b330;
L_0x7fe8dcc2b290 .concat [ 1 4 0 0], L_0x7fe8dcc2c7f0, v0x7fe8dcc286c0_0;
L_0x7fe8dcc2b330 .concat [ 5 1 0 0], L_0x7fe8dcc2b290, L_0x7fe8de963248;
L_0x7fe8dcc2b480 .part L_0x7fe8dcc2b150, 2, 4;
L_0x7fe8dcc2b520 .concat [ 4 2 0 0], L_0x7fe8dcc2b480, L_0x7fe8de963290;
L_0x7fe8dcc2b700 .part L_0x7fe8dcc2b520, 0, 1;
L_0x7fe8dcc2b7e0 .array/port v0x7fe8dcc245f0, L_0x7fe8dcc2b950;
L_0x7fe8dcc2b640 .concat [ 1 4 0 0], L_0x7fe8dcc2c7f0, v0x7fe8dcc286c0_0;
L_0x7fe8dcc2b950 .concat [ 5 1 0 0], L_0x7fe8dcc2b640, L_0x7fe8de9632d8;
L_0x7fe8dcc2b880 .part L_0x7fe8dcc2b7e0, 0, 2;
S_0x7fe8dcc24740 .scope module, "memory" "rom_10bit_64word" 3 156, 4 1 0, S_0x7fe8dcc0f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "AD";
    .port_info 1 /OUTPUT 10 "Q";
L_0x7fe8dcc29860 .functor BUFZ 10, L_0x7fe8dcc29660, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x7fe8dcc248b0_0 .net "AD", 5 0, v0x7fe8dcc25260_0;  alias, 1 drivers
v0x7fe8dcc24950_0 .net "Q", 9 0, L_0x7fe8dcc29860;  alias, 1 drivers
v0x7fe8dcc24a00_0 .net *"_ivl_0", 9 0, L_0x7fe8dcc29660;  1 drivers
v0x7fe8dcc24ac0_0 .net *"_ivl_2", 7 0, L_0x7fe8dcc29720;  1 drivers
L_0x7fe8de963008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc24b70_0 .net *"_ivl_5", 1 0, L_0x7fe8de963008;  1 drivers
v0x7fe8dcc24c60 .array "q", 63 0, 9 0;
L_0x7fe8dcc29660 .array/port v0x7fe8dcc24c60, L_0x7fe8dcc29720;
L_0x7fe8dcc29720 .concat [ 6 2 0 0], v0x7fe8dcc25260_0, L_0x7fe8de963008;
S_0x7fe8dcc24d30 .scope module, "programCounter" "programCounter" 3 165, 3 12 0, S_0x7fe8dcc0f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD_PC";
    .port_info 2 /INPUT 6 "AD";
    .port_info 3 /OUTPUT 6 "OUT";
v0x7fe8dcc24f90_0 .net "AD", 5 0, v0x7fe8dcc27eb0_0;  1 drivers
v0x7fe8dcc25050_0 .net "CK", 0 0, v0x7fe8dcc28780_0;  alias, 1 drivers
v0x7fe8dcc250f0_0 .net "LD_PC", 0 0, v0x7fe8dcc28120_0;  1 drivers
v0x7fe8dcc251a0_0 .net "OUT", 5 0, v0x7fe8dcc25260_0;  alias, 1 drivers
v0x7fe8dcc25260_0 .var "q", 5 0;
E_0x7fe8dcc24f50 .event posedge, v0x7fe8dcc25050_0;
S_0x7fe8dcc25380 .scope module, "registers" "registers" 3 164, 3 49 0, S_0x7fe8dcc0f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD_A";
    .port_info 2 /INPUT 1 "LD_B";
    .port_info 3 /INPUT 1 "LD_out";
    .port_info 4 /INPUT 6 "BUS";
    .port_info 5 /OUTPUT 6 "A_out";
    .port_info 6 /OUTPUT 6 "B_out";
    .port_info 7 /OUTPUT 6 "O_out";
v0x7fe8dcc268b0_0 .net "A_out", 5 0, v0x7fe8dcc25b50_0;  alias, 1 drivers
v0x7fe8dcc26960_0 .net "BUS", 5 0, v0x7fe8dcc27eb0_0;  alias, 1 drivers
v0x7fe8dcc26a70_0 .net "B_out", 5 0, v0x7fe8dcc26190_0;  alias, 1 drivers
v0x7fe8dcc26b20_0 .net "CK", 0 0, v0x7fe8dcc28780_0;  alias, 1 drivers
v0x7fe8dcc26c30_0 .net "LD_A", 0 0, v0x7fe8dcc27f80_0;  1 drivers
v0x7fe8dcc26cc0_0 .net "LD_B", 0 0, v0x7fe8dcc28050_0;  1 drivers
v0x7fe8dcc26d50_0 .net "LD_out", 0 0, v0x7fe8dcc281b0_0;  1 drivers
v0x7fe8dcc26e00_0 .net "O_out", 5 0, L_0x7fe8dcc2ca00;  alias, 1 drivers
S_0x7fe8dcc25680 .scope module, "A_register" "register" 3 54, 3 25 0, S_0x7fe8dcc25380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 6 "BUS";
    .port_info 3 /OUTPUT 6 "OUT";
v0x7fe8dcc258a0_0 .net "BUS", 5 0, v0x7fe8dcc27eb0_0;  alias, 1 drivers
v0x7fe8dcc25960_0 .net "CK", 0 0, v0x7fe8dcc28780_0;  alias, 1 drivers
v0x7fe8dcc25a10_0 .net "LD", 0 0, v0x7fe8dcc27f80_0;  alias, 1 drivers
v0x7fe8dcc25ac0_0 .net "OUT", 5 0, v0x7fe8dcc25b50_0;  alias, 1 drivers
v0x7fe8dcc25b50_0 .var "q", 5 0;
S_0x7fe8dcc25c80 .scope module, "B_register" "register" 3 55, 3 25 0, S_0x7fe8dcc25380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 6 "BUS";
    .port_info 3 /OUTPUT 6 "OUT";
v0x7fe8dcc25eb0_0 .net "BUS", 5 0, v0x7fe8dcc27eb0_0;  alias, 1 drivers
v0x7fe8dcc25f90_0 .net "CK", 0 0, v0x7fe8dcc28780_0;  alias, 1 drivers
v0x7fe8dcc26070_0 .net "LD", 0 0, v0x7fe8dcc28050_0;  alias, 1 drivers
v0x7fe8dcc26100_0 .net "OUT", 5 0, v0x7fe8dcc26190_0;  alias, 1 drivers
v0x7fe8dcc26190_0 .var "q", 5 0;
S_0x7fe8dcc262b0 .scope module, "output_register" "register" 3 56, 3 25 0, S_0x7fe8dcc25380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CK";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /INPUT 6 "BUS";
    .port_info 3 /OUTPUT 6 "OUT";
L_0x7fe8dcc2ca00 .functor BUFZ 6, v0x7fe8dcc26780_0, C4<000000>, C4<000000>, C4<000000>;
v0x7fe8dcc264f0_0 .net "BUS", 5 0, v0x7fe8dcc27eb0_0;  alias, 1 drivers
v0x7fe8dcc26590_0 .net "CK", 0 0, v0x7fe8dcc28780_0;  alias, 1 drivers
v0x7fe8dcc26630_0 .net "LD", 0 0, v0x7fe8dcc281b0_0;  alias, 1 drivers
v0x7fe8dcc266e0_0 .net "OUT", 5 0, L_0x7fe8dcc2ca00;  alias, 1 drivers
v0x7fe8dcc26780_0 .var "q", 5 0;
S_0x7fe8dcc26f30 .scope module, "selector" "selector" 3 162, 3 39 0, S_0x7fe8dcc0f2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "C0";
    .port_info 1 /INPUT 6 "C1";
    .port_info 2 /INPUT 6 "C2";
    .port_info 3 /INPUT 6 "C3";
    .port_info 4 /INPUT 2 "S";
    .port_info 5 /OUTPUT 6 "Y";
v0x7fe8dcc271b0_0 .net "C0", 5 0, v0x7fe8dcc25b50_0;  alias, 1 drivers
v0x7fe8dcc27260_0 .net "C1", 5 0, v0x7fe8dcc26190_0;  alias, 1 drivers
v0x7fe8dcc27340_0 .net "C2", 5 0, v0x7fe8dcc29590_0;  alias, 1 drivers
L_0x7fe8de9633f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc273d0_0 .net "C3", 5 0, L_0x7fe8de9633f8;  1 drivers
v0x7fe8dcc27470_0 .net "S", 1 0, v0x7fe8dcc28590_0;  1 drivers
v0x7fe8dcc27560_0 .net "Y", 5 0, L_0x7fe8dcc2c170;  alias, 1 drivers
L_0x7fe8de963320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc27600_0 .net/2u *"_ivl_0", 1 0, L_0x7fe8de963320;  1 drivers
v0x7fe8dcc276a0_0 .net *"_ivl_10", 0 0, L_0x7fe8dcc2bdd0;  1 drivers
v0x7fe8dcc27740_0 .net *"_ivl_12", 5 0, L_0x7fe8dcc2bef0;  1 drivers
v0x7fe8dcc27870_0 .net *"_ivl_14", 5 0, L_0x7fe8dcc2bfd0;  1 drivers
v0x7fe8dcc27920_0 .net *"_ivl_2", 0 0, L_0x7fe8dcc2bbd0;  1 drivers
L_0x7fe8de963368 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc279c0_0 .net/2u *"_ivl_4", 1 0, L_0x7fe8de963368;  1 drivers
v0x7fe8dcc27a70_0 .net *"_ivl_6", 0 0, L_0x7fe8dcc2bcf0;  1 drivers
L_0x7fe8de9633b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fe8dcc27b10_0 .net/2u *"_ivl_8", 1 0, L_0x7fe8de9633b0;  1 drivers
L_0x7fe8dcc2bbd0 .cmp/eq 2, v0x7fe8dcc28590_0, L_0x7fe8de963320;
L_0x7fe8dcc2bcf0 .cmp/eq 2, v0x7fe8dcc28590_0, L_0x7fe8de963368;
L_0x7fe8dcc2bdd0 .cmp/eq 2, v0x7fe8dcc28590_0, L_0x7fe8de9633b0;
L_0x7fe8dcc2bef0 .functor MUXZ 6, L_0x7fe8de9633f8, v0x7fe8dcc29590_0, L_0x7fe8dcc2bdd0, C4<>;
L_0x7fe8dcc2bfd0 .functor MUXZ 6, L_0x7fe8dcc2bef0, v0x7fe8dcc26190_0, L_0x7fe8dcc2bcf0, C4<>;
L_0x7fe8dcc2c170 .functor MUXZ 6, L_0x7fe8dcc2bfd0, v0x7fe8dcc25b50_0, L_0x7fe8dcc2bbd0, C4<>;
    .scope S_0x7fe8dcc24740;
T_0 ;
    %pushi/vec4 192, 0, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc24c60, 0, 4;
    %pushi/vec4 320, 0, 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc24c60, 0, 4;
    %pushi/vec4 576, 0, 10;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc24c60, 0, 4;
    %pushi/vec4 707, 0, 10;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc24c60, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7fe8dcc226a0;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 32, 0, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 32, 0, 6;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 33, 0, 6;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 33, 0, 6;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 34, 0, 6;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 34, 0, 6;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 35, 0, 6;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 35, 0, 6;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 16, 0, 6;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 16, 0, 6;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 17, 0, 6;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 17, 0, 6;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 18, 0, 6;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 18, 0, 6;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 19, 0, 6;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 19, 0, 6;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 9, 0, 6;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 9, 0, 6;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 11, 0, 6;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 11, 0, 6;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 7, 0, 6;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 7, 0, 6;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 7, 0, 6;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe8dcc245f0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x7fe8dcc25680;
T_2 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fe8dcc25b50_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7fe8dcc25680;
T_3 ;
    %wait E_0x7fe8dcc24f50;
    %load/vec4 v0x7fe8dcc25a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fe8dcc258a0_0;
    %assign/vec4 v0x7fe8dcc25b50_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fe8dcc25c80;
T_4 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fe8dcc26190_0, 0;
    %end;
    .thread T_4;
    .scope S_0x7fe8dcc25c80;
T_5 ;
    %wait E_0x7fe8dcc24f50;
    %load/vec4 v0x7fe8dcc26070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fe8dcc25eb0_0;
    %assign/vec4 v0x7fe8dcc26190_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fe8dcc262b0;
T_6 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fe8dcc26780_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7fe8dcc262b0;
T_7 ;
    %wait E_0x7fe8dcc24f50;
    %load/vec4 v0x7fe8dcc26630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fe8dcc264f0_0;
    %assign/vec4 v0x7fe8dcc26780_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fe8dcc24d30;
T_8 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fe8dcc25260_0, 0;
    %end;
    .thread T_8;
    .scope S_0x7fe8dcc24d30;
T_9 ;
    %wait E_0x7fe8dcc24f50;
    %load/vec4 v0x7fe8dcc250f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x7fe8dcc24f90_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x7fe8dcc25260_0;
    %addi 1, 0, 6;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %assign/vec4 v0x7fe8dcc25260_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fe8dcc0f2f0;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe8dcc286c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fe8dcc28620_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fe8dcc282c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fe8dcc27eb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fe8dcc28590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8dcc28350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8dcc283e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8dcc28500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8dcc28470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8dcc27f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8dcc28050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8dcc281b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8dcc28120_0, 0;
    %end;
    .thread T_10;
    .scope S_0x7fe8dcc0f2f0;
T_11 ;
    %wait E_0x7fe8dcc24f50;
    %load/vec4 v0x7fe8dcc28b70_0;
    %assign/vec4 v0x7fe8dcc286c0_0, 0;
    %load/vec4 v0x7fe8dcc28880_0;
    %assign/vec4 v0x7fe8dcc28620_0, 0;
    %load/vec4 v0x7fe8dcc28910_0;
    %assign/vec4 v0x7fe8dcc28350_0, 0;
    %load/vec4 v0x7fe8dcc289a0_0;
    %assign/vec4 v0x7fe8dcc283e0_0, 0;
    %load/vec4 v0x7fe8dcc28ac0_0;
    %assign/vec4 v0x7fe8dcc28500_0, 0;
    %load/vec4 v0x7fe8dcc28a30_0;
    %assign/vec4 v0x7fe8dcc28470_0, 0;
    %load/vec4 v0x7fe8dcc28cd0_0;
    %assign/vec4 v0x7fe8dcc28590_0, 0;
    %load/vec4 v0x7fe8dcc28620_0;
    %assign/vec4 v0x7fe8dcc282c0_0, 0;
    %load/vec4 v0x7fe8dcc27ce0_0;
    %assign/vec4 v0x7fe8dcc27eb0_0, 0;
    %load/vec4 v0x7fe8dcc28350_0;
    %assign/vec4 v0x7fe8dcc27f80_0, 0;
    %load/vec4 v0x7fe8dcc283e0_0;
    %assign/vec4 v0x7fe8dcc28050_0, 0;
    %load/vec4 v0x7fe8dcc28500_0;
    %assign/vec4 v0x7fe8dcc281b0_0, 0;
    %load/vec4 v0x7fe8dcc28470_0;
    %assign/vec4 v0x7fe8dcc28120_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fe8dcc066d0;
T_12 ;
    %vpi_call 2 7 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe8dcc066d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe8dcc28780_0, 0;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x7fe8dcc29590_0, 0;
    %delay 50, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x7fe8dcc066d0;
T_13 ;
    %delay 1, 0;
    %load/vec4 v0x7fe8dcc28780_0;
    %inv;
    %assign/vec4 v0x7fe8dcc28780_0, 0;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "../src/dut.v";
    "rom_10bit_64word.v";
