
Loading design for application trce from file dgmux_bkeys_master.ncd.
Design name: gGMUX_BKeys
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     CSBGA132
Performance: 5
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Fri Apr 02 02:37:23 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o dGMUX_BKeys_master.twr -gui -msgset C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/promote.xml dGMUX_BKeys_master.ncd dGMUX_BKeys_master.prf 
Design file:     dgmux_bkeys_master.ncd
Preference file: dgmux_bkeys_master.prf
Device,speed:    LFXP2-5E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "LPC_CLK33M_GMUX_c" 204.792000 MHz ;
            3039 items scored, 1923 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 8.909ns (weighted slack = -80.181ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i1  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i13  (to LPC_CLK33M_GMUX_c +)

   Delay:               8.094ns  (26.6% logic, 73.4% route), 6 logic levels.

 Constraint Details:

      8.094ns physical path delay SLICE_48 to SLICE_78 exceeds
      (delay constraint based on source clock period of 3.798ns and destination clock period of 4.883ns)
      0.542ns delay constraint less
      1.264ns skew and
      0.093ns DIN_SET requirement (totaling -0.815ns) by 8.909ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C19B.CLK to     R12C19B.Q1 SLICE_48 (from Key_Clock)
ROUTE        31     1.587     R12C19B.Q1 to     R12C17A.B0 Brightness_Level_1
CTOF_DEL    ---     0.260     R12C17A.B0 to     R12C17A.F0 SLICE_101
ROUTE         4     1.051     R12C17A.F0 to     R12C18B.B1 n4801
CTOF_DEL    ---     0.260     R12C18B.B1 to     R12C18B.F1 SLICE_97
ROUTE         3     0.959     R12C18B.F1 to     R11C18B.B1 n4258
CTOF_DEL    ---     0.260     R11C18B.B1 to     R11C18B.F1 SLICE_116
ROUTE         6     1.264     R11C18B.F1 to     R12C16B.B0 n4794
CTOOFX_DEL  ---     0.494     R12C16B.B0 to   R12C16B.OFX0 i2843/SLICE_86
ROUTE         1     1.082   R12C16B.OFX0 to     R12C15C.B1 n4762
CTOOFX_DEL  ---     0.494     R12C15C.B1 to   R12C15C.OFX0 SLICE_78
ROUTE         1     0.000   R12C15C.OFX0 to    R12C15C.DI0 n2834 (to LPC_CLK33M_GMUX_c)
                  --------
                    8.094   (26.6% logic, 73.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R12C15C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 8.704ns (weighted slack = -78.336ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i3  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i9  (to LPC_CLK33M_GMUX_c +)

   Delay:               7.889ns  (21.3% logic, 78.7% route), 6 logic levels.

 Constraint Details:

      7.889ns physical path delay SLICE_50 to SLICE_74 exceeds
      (delay constraint based on source clock period of 3.798ns and destination clock period of 4.883ns)
      0.542ns delay constraint less
      1.264ns skew and
      0.093ns DIN_SET requirement (totaling -0.815ns) by 8.704ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C19C.CLK to     R12C19C.Q0 SLICE_50 (from Key_Clock)
ROUTE        29     1.547     R12C19C.Q0 to     R10C19C.A0 Brightness_Level_3
CTOF_DEL    ---     0.260     R10C19C.A0 to     R10C19C.F0 SLICE_149
ROUTE         3     0.851     R10C19C.F0 to     R12C21D.D1 n4244
CTOF_DEL    ---     0.260     R12C21D.D1 to     R12C21D.F1 SLICE_109
ROUTE         9     1.169     R12C21D.F1 to     R12C14D.C1 n4793
CTOF_DEL    ---     0.260     R12C14D.C1 to     R12C14D.F1 SLICE_126
ROUTE         2     1.464     R12C14D.F1 to     R12C18D.A0 n4789
CTOF_DEL    ---     0.260     R12C18D.A0 to     R12C18D.F0 SLICE_98
ROUTE         1     1.175     R12C18D.F0 to     R12C14C.A0 n3273
CTOF_DEL    ---     0.260     R12C14C.A0 to     R12C14C.F0 SLICE_74
ROUTE         1     0.000     R12C14C.F0 to    R12C14C.DI0 n1739 (to LPC_CLK33M_GMUX_c)
                  --------
                    7.889   (21.3% logic, 78.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R12C14C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 8.609ns (weighted slack = -77.481ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i1  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i3  (to LPC_CLK33M_GMUX_c +)

   Delay:               7.643ns  (18.6% logic, 81.4% route), 5 logic levels.

 Constraint Details:

      7.643ns physical path delay SLICE_48 to SLICE_69 exceeds
      (delay constraint based on source clock period of 3.798ns and destination clock period of 4.883ns)
      0.542ns delay constraint less
      1.264ns skew and
      0.244ns CE_SET requirement (totaling -0.966ns) by 8.609ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C19B.CLK to     R12C19B.Q1 SLICE_48 (from Key_Clock)
ROUTE        31     1.587     R12C19B.Q1 to     R12C17A.B0 Brightness_Level_1
CTOF_DEL    ---     0.260     R12C17A.B0 to     R12C17A.F0 SLICE_101
ROUTE         4     1.051     R12C17A.F0 to     R12C18B.B1 n4801
CTOF_DEL    ---     0.260     R12C18B.B1 to     R12C18B.F1 SLICE_97
ROUTE         3     0.700     R12C18B.F1 to     R12C18B.B0 n4258
CTOF_DEL    ---     0.260     R12C18B.B0 to     R12C18B.F0 SLICE_97
ROUTE         1     1.137     R12C18B.F0 to     R10C20D.C0 n4782
CTOF_DEL    ---     0.260     R10C20D.C0 to     R10C20D.F0 SLICE_150
ROUTE         5     1.745     R10C20D.F0 to     R10C20B.CE LPC_CLK33M_GMUX_c_enable_10 (to LPC_CLK33M_GMUX_c)
                  --------
                    7.643   (18.6% logic, 81.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C20B.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 8.609ns (weighted slack = -77.481ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i1  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i12  (to LPC_CLK33M_GMUX_c +)

   Delay:               7.643ns  (18.6% logic, 81.4% route), 5 logic levels.

 Constraint Details:

      7.643ns physical path delay SLICE_48 to SLICE_77 exceeds
      (delay constraint based on source clock period of 3.798ns and destination clock period of 4.883ns)
      0.542ns delay constraint less
      1.264ns skew and
      0.244ns CE_SET requirement (totaling -0.966ns) by 8.609ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C19B.CLK to     R12C19B.Q1 SLICE_48 (from Key_Clock)
ROUTE        31     1.587     R12C19B.Q1 to     R12C17A.B0 Brightness_Level_1
CTOF_DEL    ---     0.260     R12C17A.B0 to     R12C17A.F0 SLICE_101
ROUTE         4     1.051     R12C17A.F0 to     R12C18B.B1 n4801
CTOF_DEL    ---     0.260     R12C18B.B1 to     R12C18B.F1 SLICE_97
ROUTE         3     0.700     R12C18B.F1 to     R12C18B.B0 n4258
CTOF_DEL    ---     0.260     R12C18B.B0 to     R12C18B.F0 SLICE_97
ROUTE         1     1.137     R12C18B.F0 to     R10C20D.C0 n4782
CTOF_DEL    ---     0.260     R10C20D.C0 to     R10C20D.F0 SLICE_150
ROUTE         5     1.745     R10C20D.F0 to     R10C20A.CE LPC_CLK33M_GMUX_c_enable_10 (to LPC_CLK33M_GMUX_c)
                  --------
                    7.643   (18.6% logic, 81.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C20A.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 8.564ns (weighted slack = -77.076ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i1  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i14  (to LPC_CLK33M_GMUX_c +)

   Delay:               7.749ns  (24.7% logic, 75.3% route), 6 logic levels.

 Constraint Details:

      7.749ns physical path delay SLICE_48 to SLICE_79 exceeds
      (delay constraint based on source clock period of 3.798ns and destination clock period of 4.883ns)
      0.542ns delay constraint less
      1.264ns skew and
      0.093ns DIN_SET requirement (totaling -0.815ns) by 8.564ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C19B.CLK to     R12C19B.Q1 SLICE_48 (from Key_Clock)
ROUTE        31     1.587     R12C19B.Q1 to     R12C17A.B0 Brightness_Level_1
CTOF_DEL    ---     0.260     R12C17A.B0 to     R12C17A.F0 SLICE_101
ROUTE         4     1.051     R12C17A.F0 to     R12C18B.B1 n4801
CTOF_DEL    ---     0.260     R12C18B.B1 to     R12C18B.F1 SLICE_97
ROUTE         3     0.959     R12C18B.F1 to     R11C18B.B1 n4258
CTOF_DEL    ---     0.260     R11C18B.B1 to     R11C18B.F1 SLICE_116
ROUTE         6     1.286     R11C18B.F1 to     R11C21B.B1 n4794
CTOF_DEL    ---     0.260     R11C21B.B1 to     R11C21B.F1 SLICE_135
ROUTE         1     0.949     R11C21B.F1 to     R12C21B.B1 n4290
CTOOFX_DEL  ---     0.494     R12C21B.B1 to   R12C21B.OFX0 SLICE_79
ROUTE         1     0.000   R12C21B.OFX0 to    R12C21B.DI0 n2853 (to LPC_CLK33M_GMUX_c)
                  --------
                    7.749   (24.7% logic, 75.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_79:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R12C21B.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 8.489ns (weighted slack = -76.401ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i0  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i13  (to LPC_CLK33M_GMUX_c +)

   Delay:               7.674ns  (28.0% logic, 72.0% route), 6 logic levels.

 Constraint Details:

      7.674ns physical path delay SLICE_48 to SLICE_78 exceeds
      (delay constraint based on source clock period of 3.798ns and destination clock period of 4.883ns)
      0.542ns delay constraint less
      1.264ns skew and
      0.093ns DIN_SET requirement (totaling -0.815ns) by 8.489ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C19B.CLK to     R12C19B.Q0 SLICE_48 (from Key_Clock)
ROUTE        25     1.167     R12C19B.Q0 to     R12C17A.D0 Brightness_Level_0
CTOF_DEL    ---     0.260     R12C17A.D0 to     R12C17A.F0 SLICE_101
ROUTE         4     1.051     R12C17A.F0 to     R12C18B.B1 n4801
CTOF_DEL    ---     0.260     R12C18B.B1 to     R12C18B.F1 SLICE_97
ROUTE         3     0.959     R12C18B.F1 to     R11C18B.B1 n4258
CTOF_DEL    ---     0.260     R11C18B.B1 to     R11C18B.F1 SLICE_116
ROUTE         6     1.264     R11C18B.F1 to     R12C16B.B0 n4794
CTOOFX_DEL  ---     0.494     R12C16B.B0 to   R12C16B.OFX0 i2843/SLICE_86
ROUTE         1     1.082   R12C16B.OFX0 to     R12C15C.B1 n4762
CTOOFX_DEL  ---     0.494     R12C15C.B1 to   R12C15C.OFX0 SLICE_78
ROUTE         1     0.000   R12C15C.OFX0 to    R12C15C.DI0 n2834 (to LPC_CLK33M_GMUX_c)
                  --------
                    7.674   (28.0% logic, 72.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_78:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R12C15C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 8.324ns (weighted slack = -74.916ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i1  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i0  (to LPC_CLK33M_GMUX_c +)

   Delay:               7.509ns  (25.5% logic, 74.5% route), 6 logic levels.

 Constraint Details:

      7.509ns physical path delay SLICE_48 to SLICE_66 exceeds
      (delay constraint based on source clock period of 3.798ns and destination clock period of 4.883ns)
      0.542ns delay constraint less
      1.264ns skew and
      0.093ns DIN_SET requirement (totaling -0.815ns) by 8.324ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C19B.CLK to     R12C19B.Q1 SLICE_48 (from Key_Clock)
ROUTE        31     1.587     R12C19B.Q1 to     R12C17A.B0 Brightness_Level_1
CTOF_DEL    ---     0.260     R12C17A.B0 to     R12C17A.F0 SLICE_101
ROUTE         4     1.051     R12C17A.F0 to     R12C18B.B1 n4801
CTOF_DEL    ---     0.260     R12C18B.B1 to     R12C18B.F1 SLICE_97
ROUTE         3     1.264     R12C18B.F1 to     R11C20D.B0 n4258
CTOF_DEL    ---     0.260     R11C20D.B0 to     R11C20D.F0 SLICE_107
ROUTE         4     0.842     R11C20D.F0 to     R11C21D.C1 n6_adj_7
CTOF_DEL    ---     0.260     R11C21D.C1 to     R11C21D.F1 SLICE_104
ROUTE         1     0.848     R11C21D.F1 to     R10C21A.A0 n3232
CTOOFX_DEL  ---     0.494     R10C21A.A0 to   R10C21A.OFX0 SLICE_66
ROUTE         1     0.000   R10C21A.OFX0 to    R10C21A.DI0 n2867 (to LPC_CLK33M_GMUX_c)
                  --------
                    7.509   (25.5% logic, 74.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C21A.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 8.208ns (weighted slack = -73.872ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i1  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i1  (to LPC_CLK33M_GMUX_c +)

   Delay:               7.393ns  (27.9% logic, 72.1% route), 7 logic levels.

 Constraint Details:

      7.393ns physical path delay SLICE_48 to SLICE_67 exceeds
      (delay constraint based on source clock period of 3.798ns and destination clock period of 4.883ns)
      0.542ns delay constraint less
      1.264ns skew and
      0.093ns DIN_SET requirement (totaling -0.815ns) by 8.208ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C19B.CLK to     R12C19B.Q1 SLICE_48 (from Key_Clock)
ROUTE        31     1.587     R12C19B.Q1 to     R12C17A.B0 Brightness_Level_1
CTOF_DEL    ---     0.260     R12C17A.B0 to     R12C17A.F0 SLICE_101
ROUTE         4     1.051     R12C17A.F0 to     R12C18B.B1 n4801
CTOF_DEL    ---     0.260     R12C18B.B1 to     R12C18B.F1 SLICE_97
ROUTE         3     1.264     R12C18B.F1 to     R11C20D.B0 n4258
CTOF_DEL    ---     0.260     R11C20D.B0 to     R11C20D.F0 SLICE_107
ROUTE         4     0.843     R11C20D.F0 to     R12C22C.D0 n6_adj_7
CTOF_DEL    ---     0.260     R12C22C.D0 to     R12C22C.F0 SLICE_106
ROUTE         1     0.582     R12C22C.F0 to     R12C22B.C0 n4929
CTOOFX_DEL  ---     0.494     R12C22B.C0 to   R12C22B.OFX0 SLICE_67
ROUTE         1     0.000   R12C22B.OFX0 to    R12C22B.FXA n4930
FXTOOFX_DE  ---     0.149    R12C22B.FXA to   R12C22B.OFX1 SLICE_67
ROUTE         1     0.000   R12C22B.OFX1 to    R12C22B.DI1 n4931 (to LPC_CLK33M_GMUX_c)
                  --------
                    7.393   (27.9% logic, 72.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_67:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R12C22B.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 8.189ns (weighted slack = -73.701ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i0  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i3  (to LPC_CLK33M_GMUX_c +)

   Delay:               7.223ns  (19.7% logic, 80.3% route), 5 logic levels.

 Constraint Details:

      7.223ns physical path delay SLICE_48 to SLICE_69 exceeds
      (delay constraint based on source clock period of 3.798ns and destination clock period of 4.883ns)
      0.542ns delay constraint less
      1.264ns skew and
      0.244ns CE_SET requirement (totaling -0.966ns) by 8.189ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C19B.CLK to     R12C19B.Q0 SLICE_48 (from Key_Clock)
ROUTE        25     1.167     R12C19B.Q0 to     R12C17A.D0 Brightness_Level_0
CTOF_DEL    ---     0.260     R12C17A.D0 to     R12C17A.F0 SLICE_101
ROUTE         4     1.051     R12C17A.F0 to     R12C18B.B1 n4801
CTOF_DEL    ---     0.260     R12C18B.B1 to     R12C18B.F1 SLICE_97
ROUTE         3     0.700     R12C18B.F1 to     R12C18B.B0 n4258
CTOF_DEL    ---     0.260     R12C18B.B0 to     R12C18B.F0 SLICE_97
ROUTE         1     1.137     R12C18B.F0 to     R10C20D.C0 n4782
CTOF_DEL    ---     0.260     R10C20D.C0 to     R10C20D.F0 SLICE_150
ROUTE         5     1.745     R10C20D.F0 to     R10C20B.CE LPC_CLK33M_GMUX_c_enable_10 (to LPC_CLK33M_GMUX_c)
                  --------
                    7.223   (19.7% logic, 80.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C20B.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.


Error: The following path exceeds requirements by 8.189ns (weighted slack = -73.701ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i0  (from Key_Clock +)
   Destination:    FF         Data in        Duty_Cycle_i12  (to LPC_CLK33M_GMUX_c +)

   Delay:               7.223ns  (19.7% logic, 80.3% route), 5 logic levels.

 Constraint Details:

      7.223ns physical path delay SLICE_48 to SLICE_77 exceeds
      (delay constraint based on source clock period of 3.798ns and destination clock period of 4.883ns)
      0.542ns delay constraint less
      1.264ns skew and
      0.244ns CE_SET requirement (totaling -0.966ns) by 8.189ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C19B.CLK to     R12C19B.Q0 SLICE_48 (from Key_Clock)
ROUTE        25     1.167     R12C19B.Q0 to     R12C17A.D0 Brightness_Level_0
CTOF_DEL    ---     0.260     R12C17A.D0 to     R12C17A.F0 SLICE_101
ROUTE         4     1.051     R12C17A.F0 to     R12C18B.B1 n4801
CTOF_DEL    ---     0.260     R12C18B.B1 to     R12C18B.F1 SLICE_97
ROUTE         3     0.700     R12C18B.F1 to     R12C18B.B0 n4258
CTOF_DEL    ---     0.260     R12C18B.B0 to     R12C18B.F0 SLICE_97
ROUTE         1     1.137     R12C18B.F0 to     R10C20D.C0 n4782
CTOF_DEL    ---     0.260     R10C20D.C0 to     R10C20D.F0 SLICE_150
ROUTE         5     1.745     R10C20D.F0 to     R10C20A.CE LPC_CLK33M_GMUX_c_enable_10 (to LPC_CLK33M_GMUX_c)
                  --------
                    7.223   (19.7% logic, 80.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C20A.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

Warning:  11.745MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "Frame_Clock" 344.590000 MHz ;
            30 items scored, 22 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.099ns (weighted slack = -11.500ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i8  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i1  (to Frame_Clock +)

   Delay:               5.688ns  (29.6% logic, 70.4% route), 6 logic levels.

 Constraint Details:

      5.688ns physical path delay SLICE_60 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.782ns delay constraint less
     -1.900ns skew and
      0.093ns DIN_SET requirement (totaling 2.589ns) by 3.099ns

 Physical Path Details:

      Data path SLICE_60 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C10C.CLK to     R12C10C.Q0 SLICE_60 (from LPC_CLK33M_GMUX_c)
ROUTE         1     1.050     R12C10C.Q0 to     R12C11C.B0 Decoded_Frame_8
CTOF_DEL    ---     0.260     R12C11C.B0 to     R12C11C.F0 SLICE_110
ROUTE         1     0.278     R12C11C.F0 to     R12C11C.D1 n18_adj_24
CTOF_DEL    ---     0.260     R12C11C.D1 to     R12C11C.F1 SLICE_110
ROUTE         1     1.349     R12C11C.F1 to     R14C17C.B1 n20_adj_25
CTOF_DEL    ---     0.260     R14C17C.B1 to     R14C17C.F1 SLICE_100
ROUTE         1     0.699     R14C17C.F1 to     R14C17C.B0 n3944
CTOF_DEL    ---     0.260     R14C17C.B0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.629     R14C17C.F0 to     R12C17C.D1 n3954
CTOF_DEL    ---     0.260     R12C17C.D1 to     R12C17C.F1 SLICE_84
ROUTE         1     0.000     R12C17C.F1 to    R12C17C.DI1 Last_Key_Press_1_N_182_1 (to Frame_Clock)
                  --------
                    5.688   (29.6% logic, 70.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R12C10C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.


Error: The following path exceeds requirements by 3.099ns (weighted slack = -11.500ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i8  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i0  (to Frame_Clock +)

   Delay:               5.688ns  (29.6% logic, 70.4% route), 6 logic levels.

 Constraint Details:

      5.688ns physical path delay SLICE_60 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.782ns delay constraint less
     -1.900ns skew and
      0.093ns DIN_SET requirement (totaling 2.589ns) by 3.099ns

 Physical Path Details:

      Data path SLICE_60 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C10C.CLK to     R12C10C.Q0 SLICE_60 (from LPC_CLK33M_GMUX_c)
ROUTE         1     1.050     R12C10C.Q0 to     R12C11C.B0 Decoded_Frame_8
CTOF_DEL    ---     0.260     R12C11C.B0 to     R12C11C.F0 SLICE_110
ROUTE         1     0.278     R12C11C.F0 to     R12C11C.D1 n18_adj_24
CTOF_DEL    ---     0.260     R12C11C.D1 to     R12C11C.F1 SLICE_110
ROUTE         1     1.349     R12C11C.F1 to     R14C17C.B1 n20_adj_25
CTOF_DEL    ---     0.260     R14C17C.B1 to     R14C17C.F1 SLICE_100
ROUTE         1     0.699     R14C17C.F1 to     R14C17C.B0 n3944
CTOF_DEL    ---     0.260     R14C17C.B0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.629     R14C17C.F0 to     R12C17C.D0 n3954
CTOF_DEL    ---     0.260     R12C17C.D0 to     R12C17C.F0 SLICE_84
ROUTE         1     0.000     R12C17C.F0 to    R12C17C.DI0 Last_Key_Press_1_N_182_0 (to Frame_Clock)
                  --------
                    5.688   (29.6% logic, 70.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R12C10C.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.


Error: The following path exceeds requirements by 2.998ns (weighted slack = -11.126ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i9  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i1  (to Frame_Clock +)

   Delay:               5.587ns  (30.1% logic, 69.9% route), 6 logic levels.

 Constraint Details:

      5.587ns physical path delay SLICE_61 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.782ns delay constraint less
     -1.900ns skew and
      0.093ns DIN_SET requirement (totaling 2.589ns) by 2.998ns

 Physical Path Details:

      Data path SLICE_61 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C11B.CLK to     R12C11B.Q0 SLICE_61 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.949     R12C11B.Q0 to     R12C11C.A0 Decoded_Frame_9
CTOF_DEL    ---     0.260     R12C11C.A0 to     R12C11C.F0 SLICE_110
ROUTE         1     0.278     R12C11C.F0 to     R12C11C.D1 n18_adj_24
CTOF_DEL    ---     0.260     R12C11C.D1 to     R12C11C.F1 SLICE_110
ROUTE         1     1.349     R12C11C.F1 to     R14C17C.B1 n20_adj_25
CTOF_DEL    ---     0.260     R14C17C.B1 to     R14C17C.F1 SLICE_100
ROUTE         1     0.699     R14C17C.F1 to     R14C17C.B0 n3944
CTOF_DEL    ---     0.260     R14C17C.B0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.629     R14C17C.F0 to     R12C17C.D1 n3954
CTOF_DEL    ---     0.260     R12C17C.D1 to     R12C17C.F1 SLICE_84
ROUTE         1     0.000     R12C17C.F1 to    R12C17C.DI1 Last_Key_Press_1_N_182_1 (to Frame_Clock)
                  --------
                    5.587   (30.1% logic, 69.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R12C11B.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.


Error: The following path exceeds requirements by 2.998ns (weighted slack = -11.126ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i9  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i0  (to Frame_Clock +)

   Delay:               5.587ns  (30.1% logic, 69.9% route), 6 logic levels.

 Constraint Details:

      5.587ns physical path delay SLICE_61 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.782ns delay constraint less
     -1.900ns skew and
      0.093ns DIN_SET requirement (totaling 2.589ns) by 2.998ns

 Physical Path Details:

      Data path SLICE_61 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C11B.CLK to     R12C11B.Q0 SLICE_61 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.949     R12C11B.Q0 to     R12C11C.A0 Decoded_Frame_9
CTOF_DEL    ---     0.260     R12C11C.A0 to     R12C11C.F0 SLICE_110
ROUTE         1     0.278     R12C11C.F0 to     R12C11C.D1 n18_adj_24
CTOF_DEL    ---     0.260     R12C11C.D1 to     R12C11C.F1 SLICE_110
ROUTE         1     1.349     R12C11C.F1 to     R14C17C.B1 n20_adj_25
CTOF_DEL    ---     0.260     R14C17C.B1 to     R14C17C.F1 SLICE_100
ROUTE         1     0.699     R14C17C.F1 to     R14C17C.B0 n3944
CTOF_DEL    ---     0.260     R14C17C.B0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.629     R14C17C.F0 to     R12C17C.D0 n3954
CTOF_DEL    ---     0.260     R12C17C.D0 to     R12C17C.F0 SLICE_84
ROUTE         1     0.000     R12C17C.F0 to    R12C17C.DI0 Last_Key_Press_1_N_182_0 (to Frame_Clock)
                  --------
                    5.587   (30.1% logic, 69.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R12C11B.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.


Error: The following path exceeds requirements by 2.973ns (weighted slack = -11.033ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i4  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i1  (to Frame_Clock +)

   Delay:               5.562ns  (30.3% logic, 69.7% route), 6 logic levels.

 Constraint Details:

      5.562ns physical path delay SLICE_56 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.782ns delay constraint less
     -1.900ns skew and
      0.093ns DIN_SET requirement (totaling 2.589ns) by 2.973ns

 Physical Path Details:

      Data path SLICE_56 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C11B.CLK to     R14C11B.Q0 SLICE_56 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.924     R14C11B.Q0 to     R12C11C.C0 Decoded_Frame_4
CTOF_DEL    ---     0.260     R12C11C.C0 to     R12C11C.F0 SLICE_110
ROUTE         1     0.278     R12C11C.F0 to     R12C11C.D1 n18_adj_24
CTOF_DEL    ---     0.260     R12C11C.D1 to     R12C11C.F1 SLICE_110
ROUTE         1     1.349     R12C11C.F1 to     R14C17C.B1 n20_adj_25
CTOF_DEL    ---     0.260     R14C17C.B1 to     R14C17C.F1 SLICE_100
ROUTE         1     0.699     R14C17C.F1 to     R14C17C.B0 n3944
CTOF_DEL    ---     0.260     R14C17C.B0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.629     R14C17C.F0 to     R12C17C.D1 n3954
CTOF_DEL    ---     0.260     R12C17C.D1 to     R12C17C.F1 SLICE_84
ROUTE         1     0.000     R12C17C.F1 to    R12C17C.DI1 Last_Key_Press_1_N_182_1 (to Frame_Clock)
                  --------
                    5.562   (30.3% logic, 69.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C11B.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.


Error: The following path exceeds requirements by 2.973ns (weighted slack = -11.033ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i4  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i0  (to Frame_Clock +)

   Delay:               5.562ns  (30.3% logic, 69.7% route), 6 logic levels.

 Constraint Details:

      5.562ns physical path delay SLICE_56 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.782ns delay constraint less
     -1.900ns skew and
      0.093ns DIN_SET requirement (totaling 2.589ns) by 2.973ns

 Physical Path Details:

      Data path SLICE_56 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R14C11B.CLK to     R14C11B.Q0 SLICE_56 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.924     R14C11B.Q0 to     R12C11C.C0 Decoded_Frame_4
CTOF_DEL    ---     0.260     R12C11C.C0 to     R12C11C.F0 SLICE_110
ROUTE         1     0.278     R12C11C.F0 to     R12C11C.D1 n18_adj_24
CTOF_DEL    ---     0.260     R12C11C.D1 to     R12C11C.F1 SLICE_110
ROUTE         1     1.349     R12C11C.F1 to     R14C17C.B1 n20_adj_25
CTOF_DEL    ---     0.260     R14C17C.B1 to     R14C17C.F1 SLICE_100
ROUTE         1     0.699     R14C17C.F1 to     R14C17C.B0 n3944
CTOF_DEL    ---     0.260     R14C17C.B0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.629     R14C17C.F0 to     R12C17C.D0 n3954
CTOF_DEL    ---     0.260     R12C17C.D0 to     R12C17C.F0 SLICE_84
ROUTE         1     0.000     R12C17C.F0 to    R12C17C.DI0 Last_Key_Press_1_N_182_0 (to Frame_Clock)
                  --------
                    5.562   (30.3% logic, 69.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C11B.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.


Error: The following path exceeds requirements by 2.519ns (weighted slack = -9.348ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i10  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i1  (to Frame_Clock +)

   Delay:               5.108ns  (32.9% logic, 67.1% route), 6 logic levels.

 Constraint Details:

      5.108ns physical path delay SLICE_62 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.782ns delay constraint less
     -1.900ns skew and
      0.093ns DIN_SET requirement (totaling 2.589ns) by 2.519ns

 Physical Path Details:

      Data path SLICE_62 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C11A.CLK to     R12C11A.Q0 SLICE_62 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.470     R12C11A.Q0 to     R12C11C.D0 Decoded_Frame_10
CTOF_DEL    ---     0.260     R12C11C.D0 to     R12C11C.F0 SLICE_110
ROUTE         1     0.278     R12C11C.F0 to     R12C11C.D1 n18_adj_24
CTOF_DEL    ---     0.260     R12C11C.D1 to     R12C11C.F1 SLICE_110
ROUTE         1     1.349     R12C11C.F1 to     R14C17C.B1 n20_adj_25
CTOF_DEL    ---     0.260     R14C17C.B1 to     R14C17C.F1 SLICE_100
ROUTE         1     0.699     R14C17C.F1 to     R14C17C.B0 n3944
CTOF_DEL    ---     0.260     R14C17C.B0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.629     R14C17C.F0 to     R12C17C.D1 n3954
CTOF_DEL    ---     0.260     R12C17C.D1 to     R12C17C.F1 SLICE_84
ROUTE         1     0.000     R12C17C.F1 to    R12C17C.DI1 Last_Key_Press_1_N_182_1 (to Frame_Clock)
                  --------
                    5.108   (32.9% logic, 67.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R12C11A.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.


Error: The following path exceeds requirements by 2.519ns (weighted slack = -9.348ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i10  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i0  (to Frame_Clock +)

   Delay:               5.108ns  (32.9% logic, 67.1% route), 6 logic levels.

 Constraint Details:

      5.108ns physical path delay SLICE_62 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.782ns delay constraint less
     -1.900ns skew and
      0.093ns DIN_SET requirement (totaling 2.589ns) by 2.519ns

 Physical Path Details:

      Data path SLICE_62 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C11A.CLK to     R12C11A.Q0 SLICE_62 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.470     R12C11A.Q0 to     R12C11C.D0 Decoded_Frame_10
CTOF_DEL    ---     0.260     R12C11C.D0 to     R12C11C.F0 SLICE_110
ROUTE         1     0.278     R12C11C.F0 to     R12C11C.D1 n18_adj_24
CTOF_DEL    ---     0.260     R12C11C.D1 to     R12C11C.F1 SLICE_110
ROUTE         1     1.349     R12C11C.F1 to     R14C17C.B1 n20_adj_25
CTOF_DEL    ---     0.260     R14C17C.B1 to     R14C17C.F1 SLICE_100
ROUTE         1     0.699     R14C17C.F1 to     R14C17C.B0 n3944
CTOF_DEL    ---     0.260     R14C17C.B0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.629     R14C17C.F0 to     R12C17C.D0 n3954
CTOF_DEL    ---     0.260     R12C17C.D0 to     R12C17C.F0 SLICE_84
ROUTE         1     0.000     R12C17C.F0 to    R12C17C.DI0 Last_Key_Press_1_N_182_0 (to Frame_Clock)
                  --------
                    5.108   (32.9% logic, 67.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R12C11A.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.


Error: The following path exceeds requirements by 2.492ns (weighted slack = -9.248ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i11  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i1  (to Frame_Clock +)

   Delay:               5.081ns  (28.0% logic, 72.0% route), 5 logic levels.

 Constraint Details:

      5.081ns physical path delay SLICE_63 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.782ns delay constraint less
     -1.900ns skew and
      0.093ns DIN_SET requirement (totaling 2.589ns) by 2.492ns

 Physical Path Details:

      Data path SLICE_63 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C10B.CLK to     R12C10B.Q0 SLICE_63 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.981     R12C10B.Q0 to     R12C11C.A1 Decoded_Frame_11
CTOF_DEL    ---     0.260     R12C11C.A1 to     R12C11C.F1 SLICE_110
ROUTE         1     1.349     R12C11C.F1 to     R14C17C.B1 n20_adj_25
CTOF_DEL    ---     0.260     R14C17C.B1 to     R14C17C.F1 SLICE_100
ROUTE         1     0.699     R14C17C.F1 to     R14C17C.B0 n3944
CTOF_DEL    ---     0.260     R14C17C.B0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.629     R14C17C.F0 to     R12C17C.D1 n3954
CTOF_DEL    ---     0.260     R12C17C.D1 to     R12C17C.F1 SLICE_84
ROUTE         1     0.000     R12C17C.F1 to    R12C17C.DI1 Last_Key_Press_1_N_182_1 (to Frame_Clock)
                  --------
                    5.081   (28.0% logic, 72.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R12C10B.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.


Error: The following path exceeds requirements by 2.492ns (weighted slack = -9.248ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i11  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i0  (to Frame_Clock +)

   Delay:               5.081ns  (28.0% logic, 72.0% route), 5 logic levels.

 Constraint Details:

      5.081ns physical path delay SLICE_63 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.782ns delay constraint less
     -1.900ns skew and
      0.093ns DIN_SET requirement (totaling 2.589ns) by 2.492ns

 Physical Path Details:

      Data path SLICE_63 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C10B.CLK to     R12C10B.Q0 SLICE_63 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.981     R12C10B.Q0 to     R12C11C.A1 Decoded_Frame_11
CTOF_DEL    ---     0.260     R12C11C.A1 to     R12C11C.F1 SLICE_110
ROUTE         1     1.349     R12C11C.F1 to     R14C17C.B1 n20_adj_25
CTOF_DEL    ---     0.260     R14C17C.B1 to     R14C17C.F1 SLICE_100
ROUTE         1     0.699     R14C17C.F1 to     R14C17C.B0 n3944
CTOF_DEL    ---     0.260     R14C17C.B0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.629     R14C17C.F0 to     R12C17C.D0 n3954
CTOF_DEL    ---     0.260     R12C17C.D0 to     R12C17C.F0 SLICE_84
ROUTE         1     0.000     R12C17C.F0 to    R12C17C.DI0 Last_Key_Press_1_N_182_0 (to Frame_Clock)
                  --------
                    5.081   (28.0% logic, 72.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_63:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R12C10B.CLK LPC_CLK33M_GMUX_c
                  --------
                    4.037   (21.3% logic, 78.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.

Warning:  69.435MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "Key_Clock" 263.296000 MHz ;
            89 items scored, 66 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 6.360ns (weighted slack = -95.100ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i1  (from Frame_Clock +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               5.885ns  (33.0% logic, 67.0% route), 7 logic levels.

 Constraint Details:

      5.885ns physical path delay SLICE_84 to SLICE_50 exceeds
      (delay constraint based on source clock period of 2.902ns and destination clock period of 3.798ns)
      0.254ns delay constraint less
      0.636ns skew and
      0.093ns DIN_SET requirement (totaling -0.475ns) by 6.360ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q1 SLICE_84 (from Frame_Clock)
ROUTE         2     0.849     R12C17C.Q1 to     R10C17A.A0 Last_Key_Press_1
CTOF_DEL    ---     0.260     R10C17A.A0 to     R10C17A.F0 SLICE_121
ROUTE         5     0.583     R10C17A.F0 to     R10C17D.C0 n565
CTOF_DEL    ---     0.260     R10C17D.C0 to     R10C17D.F0 SLICE_95
ROUTE         1     0.278     R10C17D.F0 to     R10C17D.D1 n4741
CTOF_DEL    ---     0.260     R10C17D.D1 to     R10C17D.F1 SLICE_95
ROUTE         1     1.121     R10C17D.F1 to     R12C15D.D0 n4743
CTOF_DEL    ---     0.260     R12C15D.D0 to     R12C15D.F0 SLICE_94
ROUTE         1     0.278     R12C15D.F0 to     R12C15D.D1 n4745
CTOF_DEL    ---     0.260     R12C15D.D1 to     R12C15D.F1 SLICE_94
ROUTE         1     0.833     R12C15D.F1 to     R12C19C.D1 n4747
CTOF_DEL    ---     0.260     R12C19C.D1 to     R12C19C.F1 SLICE_50
ROUTE         1     0.000     R12C19C.F1 to    R12C19C.DI1 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    5.885   (33.0% logic, 67.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.


Error: The following path exceeds requirements by 6.213ns (weighted slack = -92.901ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from Frame_Clock +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               5.738ns  (28.9% logic, 71.1% route), 5 logic levels.

 Constraint Details:

      5.738ns physical path delay SLICE_84 to SLICE_50 exceeds
      (delay constraint based on source clock period of 2.902ns and destination clock period of 3.798ns)
      0.254ns delay constraint less
      0.636ns skew and
      0.093ns DIN_SET requirement (totaling -0.475ns) by 6.213ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q0 SLICE_84 (from Frame_Clock)
ROUTE        11     0.880     R12C17C.Q0 to     R10C18B.D0 Last_Key_Press_0
CTOF_DEL    ---     0.260     R10C18B.D0 to     R10C18B.F0 SLICE_146
ROUTE         3     0.833     R10C18B.F0 to     R10C17B.C0 n4806
CTOOFX_DEL  ---     0.494     R10C17B.C0 to   R10C17B.OFX0 i2826/SLICE_89
ROUTE         2     1.193   R10C17B.OFX0 to     R12C15B.D0 n6_adj_1
CTOF_DEL    ---     0.260     R12C15B.D0 to     R12C15B.F0 SLICE_147
ROUTE         1     1.175     R12C15B.F0 to     R12C19C.A1 n4740
CTOF_DEL    ---     0.260     R12C19C.A1 to     R12C19C.F1 SLICE_50
ROUTE         1     0.000     R12C19C.F1 to    R12C19C.DI1 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    5.738   (28.9% logic, 71.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.


Error: The following path exceeds requirements by 5.628ns (weighted slack = -84.154ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i1  (from Frame_Clock +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               5.153ns  (32.2% logic, 67.8% route), 5 logic levels.

 Constraint Details:

      5.153ns physical path delay SLICE_84 to SLICE_50 exceeds
      (delay constraint based on source clock period of 2.902ns and destination clock period of 3.798ns)
      0.254ns delay constraint less
      0.636ns skew and
      0.093ns DIN_SET requirement (totaling -0.475ns) by 5.628ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q1 SLICE_84 (from Frame_Clock)
ROUTE         2     0.849     R12C17C.Q1 to     R10C17A.A0 Last_Key_Press_1
CTOF_DEL    ---     0.260     R10C17A.A0 to     R10C17A.F0 SLICE_121
ROUTE         5     0.279     R10C17A.F0 to     R10C17B.D0 n565
CTOOFX_DEL  ---     0.494     R10C17B.D0 to   R10C17B.OFX0 i2826/SLICE_89
ROUTE         2     1.193   R10C17B.OFX0 to     R12C15B.D0 n6_adj_1
CTOF_DEL    ---     0.260     R12C15B.D0 to     R12C15B.F0 SLICE_147
ROUTE         1     1.175     R12C15B.F0 to     R12C19C.A1 n4740
CTOF_DEL    ---     0.260     R12C19C.A1 to     R12C19C.F1 SLICE_50
ROUTE         1     0.000     R12C19C.F1 to    R12C19C.DI1 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    5.153   (32.2% logic, 67.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.


Error: The following path exceeds requirements by 5.394ns (weighted slack = -80.655ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from Frame_Clock +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               4.919ns  (28.9% logic, 71.1% route), 5 logic levels.

 Constraint Details:

      4.919ns physical path delay SLICE_84 to SLICE_50 exceeds
      (delay constraint based on source clock period of 2.902ns and destination clock period of 3.798ns)
      0.254ns delay constraint less
      0.636ns skew and
      0.093ns DIN_SET requirement (totaling -0.475ns) by 5.394ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q0 SLICE_84 (from Frame_Clock)
ROUTE        11     1.264     R12C17C.Q0 to     R10C17D.B1 Last_Key_Press_0
CTOF_DEL    ---     0.260     R10C17D.B1 to     R10C17D.F1 SLICE_95
ROUTE         1     1.121     R10C17D.F1 to     R12C15D.D0 n4743
CTOF_DEL    ---     0.260     R12C15D.D0 to     R12C15D.F0 SLICE_94
ROUTE         1     0.278     R12C15D.F0 to     R12C15D.D1 n4745
CTOF_DEL    ---     0.260     R12C15D.D1 to     R12C15D.F1 SLICE_94
ROUTE         1     0.833     R12C15D.F1 to     R12C19C.D1 n4747
CTOF_DEL    ---     0.260     R12C19C.D1 to     R12C19C.F1 SLICE_50
ROUTE         1     0.000     R12C19C.F1 to    R12C19C.DI1 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    4.919   (28.9% logic, 71.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.


Error: The following path exceeds requirements by 5.206ns (weighted slack = -77.844ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from Frame_Clock +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               4.731ns  (35.6% logic, 64.4% route), 6 logic levels.

 Constraint Details:

      4.731ns physical path delay SLICE_84 to SLICE_50 exceeds
      (delay constraint based on source clock period of 2.902ns and destination clock period of 3.798ns)
      0.254ns delay constraint less
      0.636ns skew and
      0.093ns DIN_SET requirement (totaling -0.475ns) by 5.206ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q0 SLICE_84 (from Frame_Clock)
ROUTE        11     0.538     R12C17C.Q0 to     R10C17D.D0 Last_Key_Press_0
CTOF_DEL    ---     0.260     R10C17D.D0 to     R10C17D.F0 SLICE_95
ROUTE         1     0.278     R10C17D.F0 to     R10C17D.D1 n4741
CTOF_DEL    ---     0.260     R10C17D.D1 to     R10C17D.F1 SLICE_95
ROUTE         1     1.121     R10C17D.F1 to     R12C15D.D0 n4743
CTOF_DEL    ---     0.260     R12C15D.D0 to     R12C15D.F0 SLICE_94
ROUTE         1     0.278     R12C15D.F0 to     R12C15D.D1 n4745
CTOF_DEL    ---     0.260     R12C15D.D1 to     R12C15D.F1 SLICE_94
ROUTE         1     0.833     R12C15D.F1 to     R12C19C.D1 n4747
CTOF_DEL    ---     0.260     R12C19C.D1 to     R12C19C.F1 SLICE_50
ROUTE         1     0.000     R12C19C.F1 to    R12C19C.DI1 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    4.731   (35.6% logic, 64.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.


Error: The following path exceeds requirements by 5.066ns (weighted slack = -75.751ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from Frame_Clock +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               4.591ns  (30.4% logic, 69.6% route), 4 logic levels.

 Constraint Details:

      4.591ns physical path delay SLICE_84 to SLICE_50 exceeds
      (delay constraint based on source clock period of 2.902ns and destination clock period of 3.798ns)
      0.254ns delay constraint less
      0.636ns skew and
      0.093ns DIN_SET requirement (totaling -0.475ns) by 5.066ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q0 SLICE_84 (from Frame_Clock)
ROUTE        11     0.826     R12C17C.Q0 to     R10C17B.D1 Last_Key_Press_0
CTOOFX_DEL  ---     0.494     R10C17B.D1 to   R10C17B.OFX0 i2826/SLICE_89
ROUTE         2     1.193   R10C17B.OFX0 to     R12C15B.D0 n6_adj_1
CTOF_DEL    ---     0.260     R12C15B.D0 to     R12C15B.F0 SLICE_147
ROUTE         1     1.175     R12C15B.F0 to     R12C19C.A1 n4740
CTOF_DEL    ---     0.260     R12C19C.A1 to     R12C19C.F1 SLICE_50
ROUTE         1     0.000     R12C19C.F1 to    R12C19C.DI1 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    4.591   (30.4% logic, 69.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.


Error: The following path exceeds requirements by 4.778ns (weighted slack = -71.444ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from Frame_Clock +)
   Destination:    FF         Data in        Brightness_Level_i3  (to Key_Clock +)

   Delay:               4.303ns  (32.5% logic, 67.5% route), 4 logic levels.

 Constraint Details:

      4.303ns physical path delay SLICE_84 to SLICE_50 exceeds
      (delay constraint based on source clock period of 2.902ns and destination clock period of 3.798ns)
      0.254ns delay constraint less
      0.636ns skew and
      0.093ns DIN_SET requirement (totaling -0.475ns) by 4.778ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q0 SLICE_84 (from Frame_Clock)
ROUTE        11     0.880     R12C17C.Q0 to     R10C18B.D0 Last_Key_Press_0
CTOF_DEL    ---     0.260     R10C18B.D0 to     R10C18B.F0 SLICE_146
ROUTE         3     0.833     R10C18B.F0 to     R10C17B.C0 n4806
CTOOFX_DEL  ---     0.494     R10C17B.C0 to   R10C17B.OFX0 i2826/SLICE_89
ROUTE         2     1.193   R10C17B.OFX0 to     R12C19C.D0 n6_adj_1
CTOF_DEL    ---     0.260     R12C19C.D0 to     R12C19C.F0 SLICE_50
ROUTE         1     0.000     R12C19C.F0 to    R12C19C.DI0 Brightness_Level_4_N_78_3 (to Key_Clock)
                  --------
                    4.303   (32.5% logic, 67.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.


Error: The following path exceeds requirements by 4.193ns (weighted slack = -62.697ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i1  (from Frame_Clock +)
   Destination:    FF         Data in        Brightness_Level_i3  (to Key_Clock +)

   Delay:               3.718ns  (37.6% logic, 62.4% route), 4 logic levels.

 Constraint Details:

      3.718ns physical path delay SLICE_84 to SLICE_50 exceeds
      (delay constraint based on source clock period of 2.902ns and destination clock period of 3.798ns)
      0.254ns delay constraint less
      0.636ns skew and
      0.093ns DIN_SET requirement (totaling -0.475ns) by 4.193ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q1 SLICE_84 (from Frame_Clock)
ROUTE         2     0.849     R12C17C.Q1 to     R10C17A.A0 Last_Key_Press_1
CTOF_DEL    ---     0.260     R10C17A.A0 to     R10C17A.F0 SLICE_121
ROUTE         5     0.279     R10C17A.F0 to     R10C17B.D0 n565
CTOOFX_DEL  ---     0.494     R10C17B.D0 to   R10C17B.OFX0 i2826/SLICE_89
ROUTE         2     1.193   R10C17B.OFX0 to     R12C19C.D0 n6_adj_1
CTOF_DEL    ---     0.260     R12C19C.D0 to     R12C19C.F0 SLICE_50
ROUTE         1     0.000     R12C19C.F0 to    R12C19C.DI0 Brightness_Level_4_N_78_3 (to Key_Clock)
                  --------
                    3.718   (37.6% logic, 62.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.


Error: The following path exceeds requirements by 3.810ns (weighted slack = -56.970ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from Frame_Clock +)
   Destination:    FF         Data in        Brightness_Level_i1  (to Key_Clock +)

   Delay:               3.335ns  (27.1% logic, 72.9% route), 3 logic levels.

 Constraint Details:

      3.335ns physical path delay SLICE_84 to SLICE_48 exceeds
      (delay constraint based on source clock period of 2.902ns and destination clock period of 3.798ns)
      0.254ns delay constraint less
      0.636ns skew and
      0.093ns DIN_SET requirement (totaling -0.475ns) by 3.810ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q0 SLICE_84 (from Frame_Clock)
ROUTE        11     0.880     R12C17C.Q0 to     R10C18B.D0 Last_Key_Press_0
CTOF_DEL    ---     0.260     R10C18B.D0 to     R10C18B.F0 SLICE_146
ROUTE         3     1.552     R10C18B.F0 to     R12C19B.B1 n4806
CTOF_DEL    ---     0.260     R12C19B.B1 to     R12C19B.F1 SLICE_48
ROUTE         1     0.000     R12C19B.F1 to    R12C19B.DI1 Brightness_Level_4_N_78_1 (to Key_Clock)
                  --------
                    3.335   (27.1% logic, 72.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.


Error: The following path exceeds requirements by 3.631ns (weighted slack = -54.293ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Last_Key_Press__i0  (from Frame_Clock +)
   Destination:    FF         Data in        Brightness_Level_i3  (to Key_Clock +)

   Delay:               3.156ns  (36.0% logic, 64.0% route), 3 logic levels.

 Constraint Details:

      3.156ns physical path delay SLICE_84 to SLICE_50 exceeds
      (delay constraint based on source clock period of 2.902ns and destination clock period of 3.798ns)
      0.254ns delay constraint less
      0.636ns skew and
      0.093ns DIN_SET requirement (totaling -0.475ns) by 3.631ns

 Physical Path Details:

      Data path SLICE_84 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.383    R12C17C.CLK to     R12C17C.Q0 SLICE_84 (from Frame_Clock)
ROUTE        11     0.826     R12C17C.Q0 to     R10C17B.D1 Last_Key_Press_0
CTOOFX_DEL  ---     0.494     R10C17B.D1 to   R10C17B.OFX0 i2826/SLICE_89
ROUTE         2     1.193   R10C17B.OFX0 to     R12C19C.D0 n6_adj_1
CTOF_DEL    ---     0.260     R12C19C.D0 to     R12C19C.F0 SLICE_50
ROUTE         1     0.000     R12C19C.F0 to    R12C19C.DI0 Brightness_Level_4_N_78_3 (to Key_Clock)
                  --------
                    3.156   (36.0% logic, 64.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     1.517     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    5.937   (20.9% logic, 79.1% route), 2 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.858        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     3.179      N12.PADDI to    R10C17C.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.383    R10C17C.CLK to     R10C17C.Q0 SLICE_83
ROUTE        31     0.881     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    5.301   (23.4% logic, 76.6% route), 2 logic levels.

Warning:  10.111MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LPC_CLK33M_GMUX_c"       |             |             |
204.792000 MHz ;                        |  204.792 MHz|   11.745 MHz|   6 *
                                        |             |             |
FREQUENCY NET "Frame_Clock" 344.590000  |             |             |
MHz ;                                   |  344.590 MHz|   69.435 MHz|   6 *
                                        |             |             |
FREQUENCY NET "Key_Clock" 263.296000    |             |             |
MHz ;                                   |  263.296 MHz|   10.111 MHz|   7 *
                                        |             |             |
----------------------------------------------------------------------------


3 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
n2415                                   |       2|     559|     27.80%
                                        |        |        |
n3757                                   |       1|     537|     26.70%
                                        |        |        |
LPC_CLK33M_GMUX_c_enable_32             |      16|     533|     26.50%
                                        |        |        |
Frame_Counter_16_N_146_16               |      18|     496|     24.66%
                                        |        |        |
n3756                                   |       1|     469|     23.32%
                                        |        |        |
n3755                                   |       1|     401|     19.94%
                                        |        |        |
n3754                                   |       1|     333|     16.56%
                                        |        |        |
n3753                                   |       1|     263|     13.08%
                                        |        |        |
Brightness_Level_1                      |      31|     224|     11.14%
                                        |        |        |
Brightness_Level_2                      |      41|     219|     10.89%
                                        |        |        |
Brightness_Level_4                      |      39|     218|     10.84%
                                        |        |        |
n9                                      |       3|     216|     10.74%
                                        |        |        |
Brightness_Level_0                      |      25|     206|     10.24%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: LPC_CLK33M_GMUX_c   Source: LPC_CLK33M_GMUX.PAD   Loads: 70
   Covered under: FREQUENCY NET "LPC_CLK33M_GMUX_c" 204.792000 MHz ;

   Data transfers from:
   Clock Domain: Key_Clock   Source: SLICE_83.Q0
      Covered under: FREQUENCY NET "LPC_CLK33M_GMUX_c" 204.792000 MHz ;   Transfers: 5

Clock Domain: Key_Clock   Source: SLICE_83.Q0   Loads: 31
   Covered under: FREQUENCY NET "Key_Clock" 263.296000 MHz ;

   Data transfers from:
   Clock Domain: Frame_Clock   Source: SLICE_82.Q0
      Covered under: FREQUENCY NET "Key_Clock" 263.296000 MHz ;   Transfers: 2

Clock Domain: Frame_Clock   Source: SLICE_82.Q0   Loads: 1
   Covered under: FREQUENCY NET "Frame_Clock" 344.590000 MHz ;

   Data transfers from:
   Clock Domain: LPC_CLK33M_GMUX_c   Source: LPC_CLK33M_GMUX.PAD
      Covered under: FREQUENCY NET "Frame_Clock" 344.590000 MHz ;   Transfers: 14


Timing summary (Setup):
---------------

Timing errors: 2011  Score: 51569048
Cumulative negative slack: 51569048

Constraints cover 4149 paths, 72 nets, and 1018 connections (93.22% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Fri Apr 02 02:37:23 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o dGMUX_BKeys_master.twr -gui -msgset C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/promote.xml dGMUX_BKeys_master.ncd dGMUX_BKeys_master.prf 
Design file:     dgmux_bkeys_master.ncd
Preference file: dgmux_bkeys_master.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "LPC_CLK33M_GMUX_c" 204.792000 MHz ;
            3039 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Bit_Number__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Bit_Number__i0  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_46 to SLICE_46 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_46 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R9C11A.CLK to      R9C11A.Q0 SLICE_46 (from LPC_CLK33M_GMUX_c)
ROUTE        17     0.057      R9C11A.Q0 to      R9C11A.D0 Bit_Number_0
CTOF_DEL    ---     0.059      R9C11A.D0 to      R9C11A.F0 SLICE_46
ROUTE         1     0.000      R9C11A.F0 to     R9C11A.DI0 n3289 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to     R9C11A.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to     R9C11A.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.291ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Duty_Cycle_i7  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Duty_Cycle_i7  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.292ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.292ns physical path delay SLICE_73 to SLICE_73 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.291ns

 Physical Path Details:

      Data path SLICE_73 to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C20B.CLK to     R11C20B.Q0 SLICE_73 (from LPC_CLK33M_GMUX_c)
ROUTE         2     0.057     R11C20B.Q0 to     R11C20B.D0 Duty_Cycle_7
CTOOFX_DEL  ---     0.115     R11C20B.D0 to   R11C20B.OFX0 SLICE_73
ROUTE         1     0.000   R11C20B.OFX0 to    R11C20B.DI0 n2845 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.292   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R11C20B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R11C20B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.305ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Bit_Number__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Bit_Number__i3  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.306ns  (58.5% logic, 41.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay SLICE_46 to SLICE_47 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.305ns

 Physical Path Details:

      Data path SLICE_46 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R9C11A.CLK to      R9C11A.Q0 SLICE_46 (from LPC_CLK33M_GMUX_c)
ROUTE        17     0.127      R9C11A.Q0 to     R11C11B.D1 Bit_Number_0
CTOF_DEL    ---     0.059     R11C11B.D1 to     R11C11B.F1 SLICE_47
ROUTE         1     0.000     R11C11B.F1 to    R11C11B.DI1 n79 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.306   (58.5% logic, 41.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to     R9C11A.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R11C11B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.305ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Bit_Number__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Bit_Number__i2  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.306ns  (58.5% logic, 41.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay SLICE_46 to SLICE_47 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.305ns

 Physical Path Details:

      Data path SLICE_46 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R9C11A.CLK to      R9C11A.Q0 SLICE_46 (from LPC_CLK33M_GMUX_c)
ROUTE        17     0.127      R9C11A.Q0 to     R11C11B.D0 Bit_Number_0
CTOF_DEL    ---     0.059     R11C11B.D0 to     R11C11B.F0 SLICE_47
ROUTE         1     0.000     R11C11B.F0 to    R11C11B.DI0 n80 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.306   (58.5% logic, 41.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to     R9C11A.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R11C11B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.305ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Bit_Number__i2  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Bit_Number__i1  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.306ns  (58.5% logic, 41.5% route), 2 logic levels.

 Constraint Details:

      0.306ns physical path delay SLICE_47 to SLICE_46 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.305ns

 Physical Path Details:

      Data path SLICE_47 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C11B.CLK to     R11C11B.Q0 SLICE_47 (from LPC_CLK33M_GMUX_c)
ROUTE        12     0.127     R11C11B.Q0 to      R9C11A.D1 Bit_Number_2
CTOF_DEL    ---     0.059      R9C11A.D1 to      R9C11A.F1 SLICE_46
ROUTE         1     0.000      R9C11A.F1 to     R9C11A.DI1 n6_adj_22 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.306   (58.5% logic, 41.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R11C11B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to     R9C11A.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Prescale_Counter_401__i22  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Prescale_Counter_401__i22  (to LPC_CLK33M_GMUX_c +)
                   FF                        Prescale_Counter_401__i21

   Delay:               0.222ns  (54.1% logic, 45.9% route), 1 logic levels.

 Constraint Details:

      0.222ns physical path delay SLICE_0 to SLICE_0 meets
     -0.086ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.086ns) by 0.308ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C16C.CLK to     R15C16C.Q1 SLICE_0 (from LPC_CLK33M_GMUX_c)
ROUTE        14     0.102     R15C16C.Q1 to    R15C16C.LSR Prescale_Counter_22 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.222   (54.1% logic, 45.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R15C16C.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R15C16C.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Prescale_Counter_401__i22  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Prescale_Counter_401__i20  (to LPC_CLK33M_GMUX_c +)
                   FF                        Prescale_Counter_401__i19

   Delay:               0.222ns  (54.1% logic, 45.9% route), 1 logic levels.

 Constraint Details:

      0.222ns physical path delay SLICE_0 to SLICE_2 meets
     -0.086ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.086ns) by 0.308ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C16C.CLK to     R15C16C.Q1 SLICE_0 (from LPC_CLK33M_GMUX_c)
ROUTE        14     0.102     R15C16C.Q1 to    R15C16B.LSR Prescale_Counter_22 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.222   (54.1% logic, 45.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R15C16C.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R15C16B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Prescale_Counter_401__i22  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Prescale_Counter_401__i18  (to LPC_CLK33M_GMUX_c +)
                   FF                        Prescale_Counter_401__i17

   Delay:               0.222ns  (54.1% logic, 45.9% route), 1 logic levels.

 Constraint Details:

      0.222ns physical path delay SLICE_0 to SLICE_3 meets
     -0.086ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.086ns) by 0.308ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C16C.CLK to     R15C16C.Q1 SLICE_0 (from LPC_CLK33M_GMUX_c)
ROUTE        14     0.102     R15C16C.Q1 to    R15C16A.LSR Prescale_Counter_22 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.222   (54.1% logic, 45.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R15C16C.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R15C16A.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              add_117_e1_i0_i14  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        add_117_e1_i0_i14  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_1 to SLICE_1 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C12B.CLK to     R16C12B.Q1 SLICE_1 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.150     R16C12B.Q1 to     R16C12B.B1 n6_adj_4
CTOF_DEL    ---     0.059     R16C12B.B1 to     R16C12B.F1 SLICE_1
ROUTE         1     0.000     R16C12B.F1 to    R16C12B.DI1 n2400 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R16C12B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R16C12B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.328ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              add_117_e1_i0_i2  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        add_117_e1_i0_i2  (to LPC_CLK33M_GMUX_c +)

   Delay:               0.329ns  (54.4% logic, 45.6% route), 2 logic levels.

 Constraint Details:

      0.329ns physical path delay SLICE_11 to SLICE_11 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.328ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C10B.CLK to     R16C10B.Q1 SLICE_11 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.150     R16C10B.Q1 to     R16C10B.B1 n30
CTOF_DEL    ---     0.059     R16C10B.B1 to     R16C10B.F1 SLICE_11
ROUTE         1     0.000     R16C10B.F1 to    R16C10B.DI1 n2412 (to LPC_CLK33M_GMUX_c)
                  --------
                    0.329   (54.4% logic, 45.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R16C10B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.896      N12.PADDI to    R16C10B.CLK LPC_CLK33M_GMUX_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "Frame_Clock" 344.590000 MHz ;
            30 items scored, 6 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.221ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i1  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i1  (to Frame_Clock +)

   Delay:               0.361ns  (49.6% logic, 50.4% route), 2 logic levels.

 Constraint Details:

      0.361ns physical path delay SLICE_53 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.581ns skew requirement (totaling 0.582ns) by 0.221ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C17A.CLK to     R14C17A.Q0 SLICE_53 (from LPC_CLK33M_GMUX_c)
ROUTE         2     0.182     R14C17A.Q0 to     R12C17C.C1 Decoded_Frame_1
CTOF_DEL    ---     0.059     R12C17C.C1 to     R12C17C.F1 SLICE_84
ROUTE         1     0.000     R12C17C.F1 to    R12C17C.DI1 Last_Key_Press_1_N_182_1 (to Frame_Clock)
                  --------
                    0.361   (49.6% logic, 50.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C17A.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     0.459     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    2.034   (33.4% logic, 66.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.221ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i1  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i0  (to Frame_Clock +)

   Delay:               0.361ns  (49.6% logic, 50.4% route), 2 logic levels.

 Constraint Details:

      0.361ns physical path delay SLICE_53 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.581ns skew requirement (totaling 0.582ns) by 0.221ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C17A.CLK to     R14C17A.Q0 SLICE_53 (from LPC_CLK33M_GMUX_c)
ROUTE         2     0.182     R14C17A.Q0 to     R12C17C.C0 Decoded_Frame_1
CTOF_DEL    ---     0.059     R12C17C.C0 to     R12C17C.F0 SLICE_84
ROUTE         1     0.000     R12C17C.F0 to    R12C17C.DI0 Last_Key_Press_1_N_182_0 (to Frame_Clock)
                  --------
                    0.361   (49.6% logic, 50.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C17A.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     0.459     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    2.034   (33.4% logic, 66.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i1  (to Frame_Clock +)

   Delay:               0.472ns  (37.9% logic, 62.1% route), 2 logic levels.

 Constraint Details:

      0.472ns physical path delay SLICE_52 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.581ns skew requirement (totaling 0.582ns) by 0.110ns

 Physical Path Details:

      Data path SLICE_52 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C17B.CLK to     R14C17B.Q0 SLICE_52 (from LPC_CLK33M_GMUX_c)
ROUTE         2     0.293     R14C17B.Q0 to     R12C17C.A1 Decoded_Frame_0
CTOF_DEL    ---     0.059     R12C17C.A1 to     R12C17C.F1 SLICE_84
ROUTE         1     0.000     R12C17C.F1 to    R12C17C.DI1 Last_Key_Press_1_N_182_1 (to Frame_Clock)
                  --------
                    0.472   (37.9% logic, 62.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C17B.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     0.459     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    2.034   (33.4% logic, 66.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i0  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i0  (to Frame_Clock +)

   Delay:               0.472ns  (37.9% logic, 62.1% route), 2 logic levels.

 Constraint Details:

      0.472ns physical path delay SLICE_52 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.581ns skew requirement (totaling 0.582ns) by 0.110ns

 Physical Path Details:

      Data path SLICE_52 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C17B.CLK to     R14C17B.Q0 SLICE_52 (from LPC_CLK33M_GMUX_c)
ROUTE         2     0.293     R14C17B.Q0 to     R12C17C.A0 Decoded_Frame_0
CTOF_DEL    ---     0.059     R12C17C.A0 to     R12C17C.F0 SLICE_84
ROUTE         1     0.000     R12C17C.F0 to    R12C17C.DI0 Last_Key_Press_1_N_182_0 (to Frame_Clock)
                  --------
                    0.472   (37.9% logic, 62.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C17B.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     0.459     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    2.034   (33.4% logic, 66.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i13  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i1  (to Frame_Clock +)

   Delay:               0.503ns  (47.3% logic, 52.7% route), 3 logic levels.

 Constraint Details:

      0.503ns physical path delay SLICE_65 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.581ns skew requirement (totaling 0.582ns) by 0.079ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C15B.CLK to     R14C15B.Q0 SLICE_65 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.125     R14C15B.Q0 to     R14C17C.D0 Decoded_Frame_13
CTOF_DEL    ---     0.059     R14C17C.D0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.140     R14C17C.F0 to     R12C17C.D1 n3954
CTOF_DEL    ---     0.059     R12C17C.D1 to     R12C17C.F1 SLICE_84
ROUTE         1     0.000     R12C17C.F1 to    R12C17C.DI1 Last_Key_Press_1_N_182_1 (to Frame_Clock)
                  --------
                    0.503   (47.3% logic, 52.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C15B.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     0.459     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    2.034   (33.4% logic, 66.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i13  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i0  (to Frame_Clock +)

   Delay:               0.503ns  (47.3% logic, 52.7% route), 3 logic levels.

 Constraint Details:

      0.503ns physical path delay SLICE_65 to SLICE_84 exceeds
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.581ns skew requirement (totaling 0.582ns) by 0.079ns

 Physical Path Details:

      Data path SLICE_65 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C15B.CLK to     R14C15B.Q0 SLICE_65 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.125     R14C15B.Q0 to     R14C17C.D0 Decoded_Frame_13
CTOF_DEL    ---     0.059     R14C17C.D0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.140     R14C17C.F0 to     R12C17C.D0 n3954
CTOF_DEL    ---     0.059     R12C17C.D0 to     R12C17C.F0 SLICE_84
ROUTE         1     0.000     R12C17C.F0 to    R12C17C.DI0 Last_Key_Press_1_N_182_0 (to Frame_Clock)
                  --------
                    0.503   (47.3% logic, 52.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_65:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C15B.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     0.459     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    2.034   (33.4% logic, 66.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.130ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i7  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i1  (to Frame_Clock +)

   Delay:               0.712ns  (41.7% logic, 58.3% route), 4 logic levels.

 Constraint Details:

      0.712ns physical path delay SLICE_59 to SLICE_84 meets
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.581ns skew requirement (totaling 0.582ns) by 0.130ns

 Physical Path Details:

      Data path SLICE_59 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C15A.CLK to     R14C15A.Q0 SLICE_59 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.125     R14C15A.Q0 to     R14C17C.D1 Decoded_Frame_7
CTOF_DEL    ---     0.059     R14C17C.D1 to     R14C17C.F1 SLICE_100
ROUTE         1     0.150     R14C17C.F1 to     R14C17C.B0 n3944
CTOF_DEL    ---     0.059     R14C17C.B0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.140     R14C17C.F0 to     R12C17C.D1 n3954
CTOF_DEL    ---     0.059     R12C17C.D1 to     R12C17C.F1 SLICE_84
ROUTE         1     0.000     R12C17C.F1 to    R12C17C.DI1 Last_Key_Press_1_N_182_1 (to Frame_Clock)
                  --------
                    0.712   (41.7% logic, 58.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C15A.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     0.459     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    2.034   (33.4% logic, 66.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.130ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i7  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i0  (to Frame_Clock +)

   Delay:               0.712ns  (41.7% logic, 58.3% route), 4 logic levels.

 Constraint Details:

      0.712ns physical path delay SLICE_59 to SLICE_84 meets
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.581ns skew requirement (totaling 0.582ns) by 0.130ns

 Physical Path Details:

      Data path SLICE_59 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C15A.CLK to     R14C15A.Q0 SLICE_59 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.125     R14C15A.Q0 to     R14C17C.D1 Decoded_Frame_7
CTOF_DEL    ---     0.059     R14C17C.D1 to     R14C17C.F1 SLICE_100
ROUTE         1     0.150     R14C17C.F1 to     R14C17C.B0 n3944
CTOF_DEL    ---     0.059     R14C17C.B0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.140     R14C17C.F0 to     R12C17C.D0 n3954
CTOF_DEL    ---     0.059     R12C17C.D0 to     R12C17C.F0 SLICE_84
ROUTE         1     0.000     R12C17C.F0 to    R12C17C.DI0 Last_Key_Press_1_N_182_0 (to Frame_Clock)
                  --------
                    0.712   (41.7% logic, 58.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_59:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C15A.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     0.459     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    2.034   (33.4% logic, 66.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.234ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i5  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i1  (to Frame_Clock +)

   Delay:               0.816ns  (36.4% logic, 63.6% route), 4 logic levels.

 Constraint Details:

      0.816ns physical path delay SLICE_100 to SLICE_84 meets
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.581ns skew requirement (totaling 0.582ns) by 0.234ns

 Physical Path Details:

      Data path SLICE_100 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C17C.CLK to     R14C17C.Q0 SLICE_100 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.229     R14C17C.Q0 to     R14C17C.A1 Decoded_Frame_5
CTOF_DEL    ---     0.059     R14C17C.A1 to     R14C17C.F1 SLICE_100
ROUTE         1     0.150     R14C17C.F1 to     R14C17C.B0 n3944
CTOF_DEL    ---     0.059     R14C17C.B0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.140     R14C17C.F0 to     R12C17C.D1 n3954
CTOF_DEL    ---     0.059     R12C17C.D1 to     R12C17C.F1 SLICE_84
ROUTE         1     0.000     R12C17C.F1 to    R12C17C.DI1 Last_Key_Press_1_N_182_1 (to Frame_Clock)
                  --------
                    0.816   (36.4% logic, 63.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C17C.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     0.459     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    2.034   (33.4% logic, 66.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.234ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Decoded_Frame__i5  (from LPC_CLK33M_GMUX_c +)
   Destination:    FF         Data in        Last_Key_Press__i0  (to Frame_Clock +)

   Delay:               0.816ns  (36.4% logic, 63.6% route), 4 logic levels.

 Constraint Details:

      0.816ns physical path delay SLICE_100 to SLICE_84 meets
      (delay constraint based on source clock period of 4.883ns and destination clock period of 2.902ns)
      0.001ns DIN_HLD and
      0.000ns delay constraint less
     -0.581ns skew requirement (totaling 0.582ns) by 0.234ns

 Physical Path Details:

      Data path SLICE_100 to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C17C.CLK to     R14C17C.Q0 SLICE_100 (from LPC_CLK33M_GMUX_c)
ROUTE         1     0.229     R14C17C.Q0 to     R14C17C.A1 Decoded_Frame_5
CTOF_DEL    ---     0.059     R14C17C.A1 to     R14C17C.F1 SLICE_100
ROUTE         1     0.150     R14C17C.F1 to     R14C17C.B0 n3944
CTOF_DEL    ---     0.059     R14C17C.B0 to     R14C17C.F0 SLICE_100
ROUTE         2     0.140     R14C17C.F0 to     R12C17C.D0 n3954
CTOF_DEL    ---     0.059     R12C17C.D0 to     R12C17C.F0 SLICE_84
ROUTE         1     0.000     R12C17C.F0 to    R12C17C.DI0 Last_Key_Press_1_N_182_0 (to Frame_Clock)
                  --------
                    0.816   (36.4% logic, 63.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path LPC_CLK33M_GMUX to SLICE_100:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C17C.CLK LPC_CLK33M_GMUX_c
                  --------
                    1.453   (38.3% logic, 61.7% route), 1 logic levels.

      Destination Clock Path LPC_CLK33M_GMUX to SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.557        N12.PAD to      N12.PADDI LPC_CLK33M_GMUX
ROUTE        70     0.896      N12.PADDI to    R14C12A.CLK LPC_CLK33M_GMUX_c
REG_DEL     ---     0.122    R14C12A.CLK to     R14C12A.Q0 SLICE_82
ROUTE         1     0.459     R14C12A.Q0 to    R12C17C.CLK Frame_Clock
                  --------
                    2.034   (33.4% logic, 66.6% route), 2 logic levels.


================================================================================
Preference: FREQUENCY NET "Key_Clock" 263.296000 MHz ;
            89 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.333ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i1  (from Key_Clock +)
   Destination:    FF         Data in        Brightness_Level_i2  (to Key_Clock +)

   Delay:               0.334ns  (70.4% logic, 29.6% route), 2 logic levels.

 Constraint Details:

      0.334ns physical path delay SLICE_48 to SLICE_49 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.333ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19B.CLK to     R12C19B.Q1 SLICE_48 (from Key_Clock)
ROUTE        31     0.099     R12C19B.Q1 to     R12C19A.D0 Brightness_Level_1
CTOOFX_DEL  ---     0.115     R12C19A.D0 to   R12C19A.OFX0 SLICE_49
ROUTE         1     0.000   R12C19A.OFX0 to    R12C19A.DI0 Brightness_Level_4_N_78_2 (to Key_Clock)
                  --------
                    0.334   (70.4% logic, 29.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_83 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_83 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.347ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i1  (from Key_Clock +)
   Destination:    FF         Data in        Brightness_Level_i1  (to Key_Clock +)

   Delay:               0.348ns  (51.4% logic, 48.6% route), 2 logic levels.

 Constraint Details:

      0.348ns physical path delay SLICE_48 to SLICE_48 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.347ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19B.CLK to     R12C19B.Q1 SLICE_48 (from Key_Clock)
ROUTE        31     0.169     R12C19B.Q1 to     R12C19B.C1 Brightness_Level_1
CTOF_DEL    ---     0.059     R12C19B.C1 to     R12C19B.F1 SLICE_48
ROUTE         1     0.000     R12C19B.F1 to    R12C19B.DI1 Brightness_Level_4_N_78_1 (to Key_Clock)
                  --------
                    0.348   (51.4% logic, 48.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_83 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_83 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.357ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i4  (from Key_Clock +)
   Destination:    FF         Data in        Brightness_Level_i3  (to Key_Clock +)

   Delay:               0.358ns  (50.0% logic, 50.0% route), 2 logic levels.

 Constraint Details:

      0.358ns physical path delay SLICE_50 to SLICE_50 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.357ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19C.CLK to     R12C19C.Q1 SLICE_50 (from Key_Clock)
ROUTE        39     0.179     R12C19C.Q1 to     R12C19C.A0 Brightness_Level_4
CTOF_DEL    ---     0.059     R12C19C.A0 to     R12C19C.F0 SLICE_50
ROUTE         1     0.000     R12C19C.F0 to    R12C19C.DI0 Brightness_Level_4_N_78_3 (to Key_Clock)
                  --------
                    0.358   (50.0% logic, 50.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_83 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_83 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.398ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i4  (from Key_Clock +)
   Destination:    FF         Data in        Brightness_Level_i4  (to Key_Clock +)

   Delay:               0.399ns  (44.9% logic, 55.1% route), 2 logic levels.

 Constraint Details:

      0.399ns physical path delay SLICE_50 to SLICE_50 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.398ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19C.CLK to     R12C19C.Q1 SLICE_50 (from Key_Clock)
ROUTE        39     0.220     R12C19C.Q1 to     R12C19C.B1 Brightness_Level_4
CTOF_DEL    ---     0.059     R12C19C.B1 to     R12C19C.F1 SLICE_50
ROUTE         1     0.000     R12C19C.F1 to    R12C19C.DI1 Brightness_Level_4_N_78_4 (to Key_Clock)
                  --------
                    0.399   (44.9% logic, 55.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_83 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_83 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.403ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i0  (from Key_Clock +)
   Destination:    FF         Data in        Brightness_Level_i2  (to Key_Clock +)

   Delay:               0.404ns  (58.2% logic, 41.8% route), 2 logic levels.

 Constraint Details:

      0.404ns physical path delay SLICE_48 to SLICE_49 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.403ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19B.CLK to     R12C19B.Q0 SLICE_48 (from Key_Clock)
ROUTE        25     0.169     R12C19B.Q0 to     R12C19A.C1 Brightness_Level_0
CTOOFX_DEL  ---     0.115     R12C19A.C1 to   R12C19A.OFX0 SLICE_49
ROUTE         1     0.000   R12C19A.OFX0 to    R12C19A.DI0 Brightness_Level_4_N_78_2 (to Key_Clock)
                  --------
                    0.404   (58.2% logic, 41.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_83 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_83 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.403ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i0  (from Key_Clock +)
   Destination:    FF         Data in        Brightness_Level_i2  (to Key_Clock +)

   Delay:               0.404ns  (58.2% logic, 41.8% route), 2 logic levels.

 Constraint Details:

      0.404ns physical path delay SLICE_48 to SLICE_49 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.403ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19B.CLK to     R12C19B.Q0 SLICE_48 (from Key_Clock)
ROUTE        25     0.169     R12C19B.Q0 to     R12C19A.C0 Brightness_Level_0
CTOOFX_DEL  ---     0.115     R12C19A.C0 to   R12C19A.OFX0 SLICE_49
ROUTE         1     0.000   R12C19A.OFX0 to    R12C19A.DI0 Brightness_Level_4_N_78_2 (to Key_Clock)
                  --------
                    0.404   (58.2% logic, 41.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_83 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_83 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.421ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i4  (from Key_Clock +)
   Destination:    FF         Data in        Brightness_Level_i0  (to Key_Clock +)

   Delay:               0.422ns  (42.4% logic, 57.6% route), 2 logic levels.

 Constraint Details:

      0.422ns physical path delay SLICE_50 to SLICE_48 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.421ns

 Physical Path Details:

      Data path SLICE_50 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19C.CLK to     R12C19C.Q1 SLICE_50 (from Key_Clock)
ROUTE        39     0.243     R12C19C.Q1 to     R12C19B.B0 Brightness_Level_4
CTOF_DEL    ---     0.059     R12C19B.B0 to     R12C19B.F0 SLICE_48
ROUTE         1     0.000     R12C19B.F0 to    R12C19B.DI0 Brightness_Level_4_N_78_0 (to Key_Clock)
                  --------
                    0.422   (42.4% logic, 57.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_83 to SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19C.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_83 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.426ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i1  (from Key_Clock +)
   Destination:    FF         Data in        Brightness_Level_i2  (to Key_Clock +)

   Delay:               0.427ns  (55.0% logic, 45.0% route), 2 logic levels.

 Constraint Details:

      0.427ns physical path delay SLICE_48 to SLICE_49 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.426ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19B.CLK to     R12C19B.Q1 SLICE_48 (from Key_Clock)
ROUTE        31     0.192     R12C19B.Q1 to     R12C19A.B1 Brightness_Level_1
CTOOFX_DEL  ---     0.115     R12C19A.B1 to   R12C19A.OFX0 SLICE_49
ROUTE         1     0.000   R12C19A.OFX0 to    R12C19A.DI0 Brightness_Level_4_N_78_2 (to Key_Clock)
                  --------
                    0.427   (55.0% logic, 45.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_83 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19B.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_83 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.441ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i2  (from Key_Clock +)
   Destination:    FF         Data in        Brightness_Level_i2  (to Key_Clock +)

   Delay:               0.442ns  (53.2% logic, 46.8% route), 2 logic levels.

 Constraint Details:

      0.442ns physical path delay SLICE_49 to SLICE_49 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.441ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19A.CLK to     R12C19A.Q0 SLICE_49 (from Key_Clock)
ROUTE        41     0.207     R12C19A.Q0 to     R12C19A.A1 Brightness_Level_2
CTOOFX_DEL  ---     0.115     R12C19A.A1 to   R12C19A.OFX0 SLICE_49
ROUTE         1     0.000   R12C19A.OFX0 to    R12C19A.DI0 Brightness_Level_4_N_78_2 (to Key_Clock)
                  --------
                    0.442   (53.2% logic, 46.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_83 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_83 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.441ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Brightness_Level_i2  (from Key_Clock +)
   Destination:    FF         Data in        Brightness_Level_i2  (to Key_Clock +)

   Delay:               0.442ns  (53.2% logic, 46.8% route), 2 logic levels.

 Constraint Details:

      0.442ns physical path delay SLICE_49 to SLICE_49 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.441ns

 Physical Path Details:

      Data path SLICE_49 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19A.CLK to     R12C19A.Q0 SLICE_49 (from Key_Clock)
ROUTE        41     0.207     R12C19A.Q0 to     R12C19A.A0 Brightness_Level_2
CTOOFX_DEL  ---     0.115     R12C19A.A0 to   R12C19A.OFX0 SLICE_49
ROUTE         1     0.000   R12C19A.OFX0 to    R12C19A.DI0 Brightness_Level_4_N_78_2 (to Key_Clock)
                  --------
                    0.442   (53.2% logic, 46.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_83 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_83 to SLICE_49:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.276     R10C17C.Q0 to    R12C19A.CLK Key_Clock
                  --------
                    0.276   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "LPC_CLK33M_GMUX_c"       |             |             |
204.792000 MHz ;                        |     0.000 ns|     0.235 ns|   2  
                                        |             |             |
FREQUENCY NET "Frame_Clock" 344.590000  |             |             |
MHz ;                                   |     0.000 ns|    -0.221 ns|   2 *
                                        |             |             |
FREQUENCY NET "Key_Clock" 263.296000    |             |             |
MHz ;                                   |     0.000 ns|     0.333 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
Last_Key_Press_1_N_182_1                |       1|       3|     50.00%
                                        |        |        |
Last_Key_Press_1_N_182_0                |       1|       3|     50.00%
                                        |        |        |
Decoded_Frame_1                         |       2|       2|     33.33%
                                        |        |        |
n3954                                   |       2|       2|     33.33%
                                        |        |        |
Decoded_Frame_0                         |       2|       2|     33.33%
                                        |        |        |
Decoded_Frame_13                        |       1|       2|     33.33%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: LPC_CLK33M_GMUX_c   Source: LPC_CLK33M_GMUX.PAD   Loads: 70
   Covered under: FREQUENCY NET "LPC_CLK33M_GMUX_c" 204.792000 MHz ;

   Data transfers from:
   Clock Domain: Key_Clock   Source: SLICE_83.Q0
      Covered under: FREQUENCY NET "LPC_CLK33M_GMUX_c" 204.792000 MHz ;   Transfers: 5

Clock Domain: Key_Clock   Source: SLICE_83.Q0   Loads: 31
   Covered under: FREQUENCY NET "Key_Clock" 263.296000 MHz ;

   Data transfers from:
   Clock Domain: Frame_Clock   Source: SLICE_82.Q0
      Covered under: FREQUENCY NET "Key_Clock" 263.296000 MHz ;   Transfers: 2

Clock Domain: Frame_Clock   Source: SLICE_82.Q0   Loads: 1
   Covered under: FREQUENCY NET "Frame_Clock" 344.590000 MHz ;

   Data transfers from:
   Clock Domain: LPC_CLK33M_GMUX_c   Source: LPC_CLK33M_GMUX.PAD
      Covered under: FREQUENCY NET "Frame_Clock" 344.590000 MHz ;   Transfers: 14


Timing summary (Hold):
---------------

Timing errors: 6  Score: 820
Cumulative negative slack: 820

Constraints cover 4149 paths, 72 nets, and 1018 connections (93.22% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 2011 (setup), 6 (hold)
Score: 51569048 (setup), 820 (hold)
Cumulative negative slack: 51569868 (51569048+820)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

