INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab4/385lab4_TopLevelMultiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onebitreg
INFO: [VRFC 10-311] analyzing module mult_toplevel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab4/385lab4_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab4/385lab4_hex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab4/385lab4_reg_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab4/385lab4_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module ADDER4
INFO: [VRFC 10-311] analyzing module ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab4/Synchronizers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-311] analyzing module sync_r0
INFO: [VRFC 10-311] analyzing module sync_r1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/corey/UIUC/ECE/ECE385/Lab4/lab4_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_tb
