INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led50
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led75
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_dim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
