<!doctype html>
<html lang="zh-CN" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-rc.19" />
    <meta name="theme" content="VuePress Theme Hope 2.0.0-rc.71" />
    <style>
      :root {
        --vp-c-bg: #fff;
      }

      [data-theme="dark"] {
        --vp-c-bg: #1b1b1f;
      }

      html,
      body {
        background: var(--vp-c-bg);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <title>FPGA系统设计实验教程 | 主页</title><meta name="description" content="vuepress-theme-hope 的文档演示">
    <link rel="preload" href="/FPGA-course/assets/style-BYV_1N69.css" as="style"><link rel="stylesheet" href="/FPGA-course/assets/style-BYV_1N69.css">
    <link rel="modulepreload" href="/FPGA-course/assets/app-K29S6iA3.js"><link rel="modulepreload" href="/FPGA-course/assets/index.html-BzxgFc66.js"><link rel="modulepreload" href="/FPGA-course/assets/plugin-vue_export-helper-DlAUqK2U.js">
    <link rel="prefetch" href="/FPGA-course/assets/portfolio.html-QlCIvKLi.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-B8i_OD5Z.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter0.html-CpgIi1LZ.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter1.html-Djo-RAxu.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter2.html-zmTa4s5P.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter3.html-C7LsRRY3.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter4.html-CFr5-xwI.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter5.html-Bz1tIc1w.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter6.html-DUxbXo91.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter7.html-DXNAvk6q.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter8.html-C4lxJ3lw.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-jIKdWjFD.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter1.html-BuaSvhcC.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter2.html-DnJDGVTQ.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter3.html-DaCCyhD4.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter4.html-DUrwOm4f.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter5.html-D-VwkNrV.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter6.html-BGTsG_Vq.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter7.html-DcEE7Uau.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/LED_matrix.html-B_ynuMck.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/Mic_array.html-Cwoz4sxN.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-CuQBpjhM.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/404.html-daC3bRly.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/mermaid.esm.min-DdQXF56m.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/photoswipe.esm-CMg0yb1C.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/setupDevtools-7MC2TMWH-C1KDIYBi.js" as="script">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">跳至主要內容</a><!--]--><!--[--><div class="theme-container no-navbar external-link-icon has-toc" vp-container><!----><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar" vp-sidebar><!----><ul class="vp-sidebar-links"><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/" aria-label="课程简介" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="school" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->课程简介<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/portfolio.html" aria-label="作者简介" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="house" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->作者简介<!----></a></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable" type="button"><!----><span class="vp-sidebar-title">FPGA系统设计</span><span class="vp-arrow end"></span></button><!----></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable active" type="button"><!----><span class="vp-sidebar-title">FPGA系统设计实验教程</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><a class="route-link route-link-active auto-link vp-sidebar-link active" href="/FPGA-course/experiment/" aria-label="FPGA系统设计实验教程" iconsizing="both"><!---->FPGA系统设计实验教程<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter1.html" aria-label="实验1：认识ZYNQ7020开发板" iconsizing="both"><!---->实验1：认识ZYNQ7020开发板<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter2.html" aria-label="实验2：认识Vivado" iconsizing="both"><!---->实验2：认识Vivado<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter3.html" aria-label="实验3：HMDI输出实验" iconsizing="both"><!---->实验3：HMDI输出实验<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter4.html" aria-label="实验4：体验 ARM 裸机输出 &quot;Hello World&quot;" iconsizing="both"><!---->实验4：体验 ARM 裸机输出 &quot;Hello World&quot;<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter6.html" aria-label="实验6；PS端MIO的使用" iconsizing="both"><!---->实验6；PS端MIO的使用<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter7.html" aria-label="实验7：PS端EMIO操作与PL端外设控制" iconsizing="both"><!---->实验7：PS端EMIO操作与PL端外设控制<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/experiment/chapter5.html" aria-label="PS定时器中断实验" iconsizing="both"><!---->PS定时器中断实验<!----></a></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable" type="button"><!----><span class="vp-sidebar-title">FPGA项目驱动式课程设计</span><span class="vp-arrow end"></span></button><!----></section></li></ul><!----></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><!---->FPGA系统设计实验教程</h1><div class="page-info"><!----><!----><span class="page-date-info" aria-label="写作日期📅" data-balloon-pos="up"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon" name="calendar"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span data-allow-mismatch="text">2025年4月1日</span><meta property="datePublished" content="2025-04-01T01:16:47.000Z"></span><!----><span class="page-reading-time-info" aria-label="阅读时间⌛" data-balloon-pos="up"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon" name="timer"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>小于 1 分钟</span><meta property="timeRequired" content="PT1M"></span><!----><!----></div><hr></div><!----><!----><div class="theme-hope-content" vp-content><h1 id="fpga系统设计实验教程" tabindex="-1"><a class="header-anchor" href="#fpga系统设计实验教程"><span>FPGA系统设计实验教程</span></a></h1><p>本教程旨在介绍基于ZYNQ7020的FPGA系统设计实验。ZYNQ7020是Xilinx公司推出的一款集成了ARM Cortex-A9处理器和可编程逻辑的强大SoC芯片，广泛应用于嵌入式系统、信号处理和高性能计算等领域。通过本教程，您将学习如何使用Vivado开发环境进行FPGA设计，掌握硬件描述语言（如Verilog或VHDL）的基本语法，以及如何利用ZYNQ7020的PL（可编程逻辑）和PS（处理系统）协同工作。教程内容包括从基础的数字逻辑设计到复杂的系统集成，涵盖FPGA开发的全流程，帮助您快速掌握FPGA系统设计的核心技能。</p></div><!----><footer class="vp-page-meta"><!----><div class="vp-meta-item git-info"><div class="update-time"><span class="vp-meta-label">上次编辑于: </span><span class="vp-meta-info" data-allow-mismatch="text">2025/6/8 09:14:20</span></div><div class="contributors"><span class="vp-meta-label">贡献者: </span><!--[--><!--[--><span class="vp-meta-info" title="email: zhouxzh@gdut.edu.cn">Xianzhong Zhou</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><a class="route-link auto-link prev" href="/FPGA-course/book/" aria-label="FPGA系统设计" iconsizing="both"><div class="hint"><span class="arrow start"></span>上一页</div><div class="link"><!---->FPGA系统设计</div></a><a class="route-link auto-link next" href="/FPGA-course/experiment/chapter1.html" aria-label="实验1：认识ZYNQ7020开发板" iconsizing="both"><div class="hint">下一页<span class="arrow end"></span></div><div class="link">实验1：认识ZYNQ7020开发板<!----></div></a></nav><!----><!----><!--]--></main><!--]--><!----></div><!--]--><!--]--><!--[--><!----><!--[--><!--]--><!--]--><!--]--></div>
    <script type="module" src="/FPGA-course/assets/app-K29S6iA3.js" defer></script>
  </body>
</html>
