/*
 * @Author: Linyu
 * @LastEditors: daweslinyu daowes.ly@qq.com
 * @LastEditTime: 2025-11-08 17:44:25
 * @Description:
 *              define base reg addr
 *              define reg size
 *              define offset
 *              define offset reg addr
 *              define base addr
 *
 * The following is the Chinese and English copyright notice, encoded as UTF-8.
 * 以下是中文及英文版权同步声明，编码为UTF-8。
 * Copyright has legal effects and violations will be prosecuted.
 * 版权具有法律效力，违反必究。
 *
 * Copyright ©2021-2023 Sparkle Silicon Technology Corp., Ltd. All Rights Reserved.
 * 版权所有 ©2021-2023龙晶石半导体科技（苏州）有限公司
 */
#ifndef AE_REG_H
#define AE_REG_H

#include <AE_CONFIG.H>
 /***************************************************
  * path and name: /.../AE10X/INCLUDE/AE_REG.H
  * function：
  *          define base reg addr
  *          define reg size
  *          define offset
  *          define offset reg addr
  *          define base addr
  * author: Linyu
  * last edit time:2023/02/15
  ***************************************************/
  /*-------------------------------------include AE_GLOBAL to config -------------------------------------*/
#include <AE_GLOBAL.H>
/*-------------------------------------Set up general purpose register address arithmetic -------------------------------------*/
#define REG_ADDR(base, offset) (base + offset)
#define REG8(addr) (*(VBYTEP)(addr))
#define REG16(addr) (*(VWORDP)(addr))
#define REG32(addr) (*(VDWORDP)(addr))
#define DATA8(addr) (*(volatile s8 *)(addr))
#define DATA16(addr) (*(volatile s16 *)(addr))
#define DATA32(addr) (*(volatile s32 *)(addr))
/*-----------------------------------------------Set Register Address definition Of Chip-------------------------------------*/
/***********************************INTC  Register Set**********************************/
#ifndef INTCn_BASE_ADDR_DEFINE
#define INTCn_BASE_ADDR_DEFINE

#define INTC_BASE_ADDR            0x1000UL
#define INTCn_BASE_ADDR(n)        (INTC_BASE_ADDR + (((n) &1)<<10))
#define INTC0_BASE_ADDR           0x1000UL
#define INTC1_BASE_ADDR           0x1400UL

#define INTCn_REG_SIZE            DEC8

#define ICTL_INTEN0_OFFSET        0x00
#define ICTL_INTEN1_OFFSET        0x01
#define ICTL_INTEN2_OFFSET        0x02
#define ICTL_INTEN3_OFFSET        0x03
#define ICTL_INTEN4_OFFSET        0x04
#define ICTL_INTEN5_OFFSET        0x05
#define ICTL_INTEN6_OFFSET        0x06
#define ICTL_INTEN7_OFFSET        0x07
#define ICTL_INTMASK0_OFFSET      0x08
#define ICTL_INTMASK1_OFFSET      0x09
#define ICTL_INTMASK2_OFFSET      0x0A
#define ICTL_INTMASK3_OFFSET      0x0B
#define ICTL_INTMASK4_OFFSET      0x0C
#define ICTL_INTMASK5_OFFSET      0x0D
#define ICTL_INTMASK6_OFFSET      0x0E
#define ICTL_INTMASK7_OFFSET      0x0F
#define ICTL_INTFORCE0_OFFSET     0x10
#define ICTL_INTFORCE1_OFFSET     0x11
#define ICTL_INTFORCE2_OFFSET     0x12
#define ICTL_INTFORCE3_OFFSET     0x13
#define ICTL_INTFORCE4_OFFSET     0x14
#define ICTL_INTFORCE5_OFFSET     0x15
#define ICTL_INTFORCE6_OFFSET     0x16
#define ICTL_INTFORCE7_OFFSET     0x17
#define ICTL_RAWSTATUS0_OFFSET    0x18
#define ICTL_RAWSTATUS1_OFFSET    0x19
#define ICTL_RAWSTATUS2_OFFSET    0x1A
#define ICTL_RAWSTATUS3_OFFSET    0x1B
#define ICTL_RAWSTATUS4_OFFSET    0x1C
#define ICTL_RAWSTATUS5_OFFSET    0x1D
#define ICTL_RAWSTATUS6_OFFSET    0x1E
#define ICTL_RAWSTATUS7_OFFSET    0x1F
#define ICTL_STATUS0_OFFSET       0x20
#define ICTL_STATUS1_OFFSET       0x21
#define ICTL_STATUS2_OFFSET       0x22
#define ICTL_STATUS3_OFFSET       0x23
#define ICTL_STATUS4_OFFSET       0x24
#define ICTL_STATUS5_OFFSET       0x25
#define ICTL_STATUS6_OFFSET       0x26
#define ICTL_STATUS7_OFFSET       0x27
#define ICTL_MASKSTATUS0_OFFSET   0x28
#define ICTL_MASKSTATUS1_OFFSET   0x29
#define ICTL_MASKSTATUS2_OFFSET   0x2A
#define ICTL_MASKSTATUS3_OFFSET   0x2B
#define ICTL_MASKSTATUS4_OFFSET   0x2C
#define ICTL_MASKSTATUS5_OFFSET   0x2D
#define ICTL_MASKSTATUS6_OFFSET   0x2E
#define ICTL_MASKSTATUS7_OFFSET   0x2F

#define INTCn_REG_ADDR(n,offset)  REG_ADDR(INTCn_BASE_ADDR(n), offset)
#define INTCn_REG(n,offset)       REG8(INTCn_REG_ADDR(n,offset))
#define INTC0_REG_ADDR(offset)    REG_ADDR(INTC0_BASE_ADDR, offset)
#define INTC0_REG(offset)         REG8(INTC0_REG_ADDR(offset))
#define INTC1_REG_ADDR(offset)    REG_ADDR(INTC1_BASE_ADDR, offset)
#define INTC1_REG(offset)         REG8(INTC1_REG_ADDR(offset))

#define ICTLn_INTEN0(n)           INTCn_REG(n,ICTL_INTEN0_OFFSET)
#define ICTLn_INTEN1(n)           INTCn_REG(n,ICTL_INTEN1_OFFSET)
#define ICTLn_INTEN2(n)           INTCn_REG(n,ICTL_INTEN2_OFFSET)
#define ICTLn_INTEN3(n)           INTCn_REG(n,ICTL_INTEN3_OFFSET)
#define ICTLn_INTEN4(n)           INTCn_REG(n,ICTL_INTEN4_OFFSET)
#define ICTLn_INTEN5(n)           INTCn_REG(n,ICTL_INTEN5_OFFSET)
#define ICTLn_INTEN6(n)           INTCn_REG(n,ICTL_INTEN6_OFFSET)
#define ICTLn_INTEN7(n)           INTCn_REG(n,ICTL_INTEN7_OFFSET)
#define ICTLn_INTMASK0(n)         INTCn_REG(n,ICTL_INTMASK0_OFFSET)
#define ICTLn_INTMASK1(n)         INTCn_REG(n,ICTL_INTMASK1_OFFSET)
#define ICTLn_INTMASK2(n)         INTCn_REG(n,ICTL_INTMASK2_OFFSET)
#define ICTLn_INTMASK3(n)         INTCn_REG(n,ICTL_INTMASK3_OFFSET)
#define ICTLn_INTMASK4(n)         INTCn_REG(n,ICTL_INTMASK4_OFFSET)
#define ICTLn_INTMASK5(n)         INTCn_REG(n,ICTL_INTMASK5_OFFSET)
#define ICTLn_INTMASK6(n)         INTCn_REG(n,ICTL_INTMASK6_OFFSET)
#define ICTLn_INTMASK7(n)         INTCn_REG(n,ICTL_INTMASK7_OFFSET)
#define ICTLn_INTFORCE0(n)        INTCn_REG(n,ICTL_INTFORCE0_OFFSET)
#define ICTLn_INTFORCE1(n)        INTCn_REG(n,ICTL_INTFORCE1_OFFSET)
#define ICTLn_INTFORCE2(n)        INTCn_REG(n,ICTL_INTFORCE2_OFFSET)
#define ICTLn_INTFORCE3(n)        INTCn_REG(n,ICTL_INTFORCE3_OFFSET)
#define ICTLn_INTFORCE4(n)        INTCn_REG(n,ICTL_INTFORCE4_OFFSET)
#define ICTLn_INTFORCE5(n)        INTCn_REG(n,ICTL_INTFORCE5_OFFSET)
#define ICTLn_INTFORCE6(n)        INTCn_REG(n,ICTL_INTFORCE6_OFFSET)
#define ICTLn_INTFORCE7(n)        INTCn_REG(n,ICTL_INTFORCE7_OFFSET)
#define ICTLn_RAWSTATUS0(n)       INTCn_REG(n,ICTL_RAWSTATUS0_OFFSET)
#define ICTLn_RAWSTATUS1(n)       INTCn_REG(n,ICTL_RAWSTATUS1_OFFSET)
#define ICTLn_RAWSTATUS2(n)       INTCn_REG(n,ICTL_RAWSTATUS2_OFFSET)
#define ICTLn_RAWSTATUS3(n)       INTCn_REG(n,ICTL_RAWSTATUS3_OFFSET)
#define ICTLn_RAWSTATUS4(n)       INTCn_REG(n,ICTL_RAWSTATUS4_OFFSET)
#define ICTLn_RAWSTATUS5(n)       INTCn_REG(n,ICTL_RAWSTATUS5_OFFSET)
#define ICTLn_RAWSTATUS6(n)       INTCn_REG(n,ICTL_RAWSTATUS6_OFFSET)
#define ICTLn_RAWSTATUS7(n)       INTCn_REG(n,ICTL_RAWSTATUS7_OFFSET)
#define ICTLn_STATUS0(n)          INTCn_REG(n,ICTL_STATUS0_OFFSET)
#define ICTLn_STATUS1(n)          INTCn_REG(n,ICTL_STATUS1_OFFSET)
#define ICTLn_STATUS2(n)          INTCn_REG(n,ICTL_STATUS2_OFFSET)
#define ICTLn_STATUS3(n)          INTCn_REG(n,ICTL_STATUS3_OFFSET)
#define ICTLn_STATUS4(n)          INTCn_REG(n,ICTL_STATUS4_OFFSET)
#define ICTLn_STATUS5(n)          INTCn_REG(n,ICTL_STATUS5_OFFSET)
#define ICTLn_STATUS6(n)          INTCn_REG(n,ICTL_STATUS6_OFFSET)
#define ICTLn_STATUS7(n)          INTCn_REG(n,ICTL_STATUS7_OFFSET)
#define ICTLn_MASKSTATUS0(n)      INTCn_REG(n,ICTL_MASKSTATUS0_OFFSET)
#define ICTLn_MASKSTATUS1(n)      INTCn_REG(n,ICTL_MASKSTATUS1_OFFSET)
#define ICTLn_MASKSTATUS2(n)      INTCn_REG(n,ICTL_MASKSTATUS2_OFFSET)
#define ICTLn_MASKSTATUS3(n)      INTCn_REG(n,ICTL_MASKSTATUS3_OFFSET)
#define ICTLn_MASKSTATUS4(n)      INTCn_REG(n,ICTL_MASKSTATUS4_OFFSET)
#define ICTLn_MASKSTATUS5(n)      INTCn_REG(n,ICTL_MASKSTATUS5_OFFSET)
#define ICTLn_MASKSTATUS6(n)      INTCn_REG(n,ICTL_MASKSTATUS6_OFFSET)
#define ICTLn_MASKSTATUS7(n)      INTCn_REG(n,ICTL_MASKSTATUS7_OFFSET)

#define ICTL0_INTEN0 INTC0_REG(ICTL_INTEN0_OFFSET)
#define ICTL0_INTEN1 INTC0_REG(ICTL_INTEN1_OFFSET)
#define ICTL0_INTEN2 INTC0_REG(ICTL_INTEN2_OFFSET)
#define ICTL0_INTEN3 INTC0_REG(ICTL_INTEN3_OFFSET)
#define ICTL0_INTEN4 INTC0_REG(ICTL_INTEN4_OFFSET)
#define ICTL0_INTEN5 INTC0_REG(ICTL_INTEN5_OFFSET)
#define ICTL0_INTEN6 INTC0_REG(ICTL_INTEN6_OFFSET)
#define ICTL0_INTEN7 INTC0_REG(ICTL_INTEN7_OFFSET)
#define ICTL0_INTMASK0 INTC0_REG(ICTL_INTMASK0_OFFSET)
#define ICTL0_INTMASK1 INTC0_REG(ICTL_INTMASK1_OFFSET)
#define ICTL0_INTMASK2 INTC0_REG(ICTL_INTMASK2_OFFSET)
#define ICTL0_INTMASK3 INTC0_REG(ICTL_INTMASK3_OFFSET)
#define ICTL0_INTMASK4 INTC0_REG(ICTL_INTMASK4_OFFSET)
#define ICTL0_INTMASK5 INTC0_REG(ICTL_INTMASK5_OFFSET)
#define ICTL0_INTMASK6 INTC0_REG(ICTL_INTMASK6_OFFSET)
#define ICTL0_INTMASK7 INTC0_REG(ICTL_INTMASK7_OFFSET)
#define ICTL0_INTFORCE0 INTC0_REG(ICTL_INTFORCE0_OFFSET)
#define ICTL0_INTFORCE1 INTC0_REG(ICTL_INTFORCE1_OFFSET)
#define ICTL0_INTFORCE2 INTC0_REG(ICTL_INTFORCE2_OFFSET)
#define ICTL0_INTFORCE3 INTC0_REG(ICTL_INTFORCE3_OFFSET)
#define ICTL0_INTFORCE4 INTC0_REG(ICTL_INTFORCE4_OFFSET)
#define ICTL0_INTFORCE5 INTC0_REG(ICTL_INTFORCE5_OFFSET)
#define ICTL0_INTFORCE6 INTC0_REG(ICTL_INTFORCE6_OFFSET)
#define ICTL0_INTFORCE7 INTC0_REG(ICTL_INTFORCE7_OFFSET)
#define ICTL0_RAWSTATUS0 INTC0_REG(ICTL_RAWSTATUS0_OFFSET)
#define ICTL0_RAWSTATUS1 INTC0_REG(ICTL_RAWSTATUS1_OFFSET)
#define ICTL0_RAWSTATUS2 INTC0_REG(ICTL_RAWSTATUS2_OFFSET)
#define ICTL0_RAWSTATUS3 INTC0_REG(ICTL_RAWSTATUS3_OFFSET)
#define ICTL0_RAWSTATUS4 INTC0_REG(ICTL_RAWSTATUS4_OFFSET)
#define ICTL0_RAWSTATUS5 INTC0_REG(ICTL_RAWSTATUS5_OFFSET)
#define ICTL0_RAWSTATUS6 INTC0_REG(ICTL_RAWSTATUS6_OFFSET)
#define ICTL0_RAWSTATUS7 INTC0_REG(ICTL_RAWSTATUS7_OFFSET)
#define ICTL0_STATUS0 INTC0_REG(ICTL_STATUS0_OFFSET)
#define ICTL0_STATUS1 INTC0_REG(ICTL_STATUS1_OFFSET)
#define ICTL0_STATUS2 INTC0_REG(ICTL_STATUS2_OFFSET)
#define ICTL0_STATUS3 INTC0_REG(ICTL_STATUS3_OFFSET)
#define ICTL0_STATUS4 INTC0_REG(ICTL_STATUS4_OFFSET)
#define ICTL0_STATUS5 INTC0_REG(ICTL_STATUS5_OFFSET)
#define ICTL0_STATUS6 INTC0_REG(ICTL_STATUS6_OFFSET)
#define ICTL0_STATUS7 INTC0_REG(ICTL_STATUS7_OFFSET)
#define ICTL0_MASKSTATUS0 INTC0_REG(ICTL_MASKSTATUS0_OFFSET)
#define ICTL0_MASKSTATUS1 INTC0_REG(ICTL_MASKSTATUS1_OFFSET)
#define ICTL0_MASKSTATUS2 INTC0_REG(ICTL_MASKSTATUS2_OFFSET)
#define ICTL0_MASKSTATUS3 INTC0_REG(ICTL_MASKSTATUS3_OFFSET)
#define ICTL0_MASKSTATUS4 INTC0_REG(ICTL_MASKSTATUS4_OFFSET)
#define ICTL0_MASKSTATUS5 INTC0_REG(ICTL_MASKSTATUS5_OFFSET)
#define ICTL0_MASKSTATUS6 INTC0_REG(ICTL_MASKSTATUS6_OFFSET)
#define ICTL0_MASKSTATUS7 INTC0_REG(ICTL_MASKSTATUS7_OFFSET)

#define ICTL1_INTEN0 INTC1_REG(ICTL_INTEN0_OFFSET)
#define ICTL1_INTEN1 INTC1_REG(ICTL_INTEN1_OFFSET)
#define ICTL1_INTEN2 INTC1_REG(ICTL_INTEN2_OFFSET)
#define ICTL1_INTEN3 INTC1_REG(ICTL_INTEN3_OFFSET)
#define ICTL1_INTEN4 INTC1_REG(ICTL_INTEN4_OFFSET)
#define ICTL1_INTEN5 INTC1_REG(ICTL_INTEN5_OFFSET)
#define ICTL1_INTEN6 INTC1_REG(ICTL_INTEN6_OFFSET)
#define ICTL1_INTEN7 INTC1_REG(ICTL_INTEN7_OFFSET)
#define ICTL1_INTMASK0 INTC1_REG(ICTL_INTMASK0_OFFSET)
#define ICTL1_INTMASK1 INTC1_REG(ICTL_INTMASK1_OFFSET)
#define ICTL1_INTMASK2 INTC1_REG(ICTL_INTMASK2_OFFSET)
#define ICTL1_INTMASK3 INTC1_REG(ICTL_INTMASK3_OFFSET)
#define ICTL1_INTMASK4 INTC1_REG(ICTL_INTMASK4_OFFSET)
#define ICTL1_INTMASK5 INTC1_REG(ICTL_INTMASK5_OFFSET)
#define ICTL1_INTMASK6 INTC1_REG(ICTL_INTMASK6_OFFSET)
#define ICTL1_INTMASK7 INTC1_REG(ICTL_INTMASK7_OFFSET)
#define ICTL1_INTFORCE0 INTC1_REG(ICTL_INTFORCE0_OFFSET)
#define ICTL1_INTFORCE1 INTC1_REG(ICTL_INTFORCE1_OFFSET)
#define ICTL1_INTFORCE2 INTC1_REG(ICTL_INTFORCE2_OFFSET)
#define ICTL1_INTFORCE3 INTC1_REG(ICTL_INTFORCE3_OFFSET)
#define ICTL1_INTFORCE4 INTC1_REG(ICTL_INTFORCE4_OFFSET)
#define ICTL1_INTFORCE5 INTC1_REG(ICTL_INTFORCE5_OFFSET)
#define ICTL1_INTFORCE6 INTC1_REG(ICTL_INTFORCE6_OFFSET)
#define ICTL1_INTFORCE7 INTC1_REG(ICTL_INTFORCE7_OFFSET)
#define ICTL1_RAWSTATUS0 INTC1_REG(ICTL_RAWSTATUS0_OFFSET)
#define ICTL1_RAWSTATUS1 INTC1_REG(ICTL_RAWSTATUS1_OFFSET)
#define ICTL1_RAWSTATUS2 INTC1_REG(ICTL_RAWSTATUS2_OFFSET)
#define ICTL1_RAWSTATUS3 INTC1_REG(ICTL_RAWSTATUS3_OFFSET)
#define ICTL1_RAWSTATUS4 INTC1_REG(ICTL_RAWSTATUS4_OFFSET)
#define ICTL1_RAWSTATUS5 INTC1_REG(ICTL_RAWSTATUS5_OFFSET)
#define ICTL1_RAWSTATUS6 INTC1_REG(ICTL_RAWSTATUS6_OFFSET)
#define ICTL1_RAWSTATUS7 INTC1_REG(ICTL_RAWSTATUS7_OFFSET)
#define ICTL1_STATUS0 INTC1_REG(ICTL_STATUS0_OFFSET)
#define ICTL1_STATUS1 INTC1_REG(ICTL_STATUS1_OFFSET)
#define ICTL1_STATUS2 INTC1_REG(ICTL_STATUS2_OFFSET)
#define ICTL1_STATUS3 INTC1_REG(ICTL_STATUS3_OFFSET)
#define ICTL1_STATUS4 INTC1_REG(ICTL_STATUS4_OFFSET)
#define ICTL1_STATUS5 INTC1_REG(ICTL_STATUS5_OFFSET)
#define ICTL1_STATUS6 INTC1_REG(ICTL_STATUS6_OFFSET)
#define ICTL1_STATUS7 INTC1_REG(ICTL_STATUS7_OFFSET)
#define ICTL1_MASKSTATUS0 INTC1_REG(ICTL_MASKSTATUS0_OFFSET)
#define ICTL1_MASKSTATUS1 INTC1_REG(ICTL_MASKSTATUS1_OFFSET)
#define ICTL1_MASKSTATUS2 INTC1_REG(ICTL_MASKSTATUS2_OFFSET)
#define ICTL1_MASKSTATUS3 INTC1_REG(ICTL_MASKSTATUS3_OFFSET)
#define ICTL1_MASKSTATUS4 INTC1_REG(ICTL_MASKSTATUS4_OFFSET)
#define ICTL1_MASKSTATUS5 INTC1_REG(ICTL_MASKSTATUS5_OFFSET)
#define ICTL1_MASKSTATUS6 INTC1_REG(ICTL_MASKSTATUS6_OFFSET)
#define ICTL1_MASKSTATUS7 INTC1_REG(ICTL_MASKSTATUS7_OFFSET)
#endif
/***********************************TIMER  Register Set**********************************/
#ifndef TIMERn_BASE_ADDR_DEFINE
#define TIMERn_BASE_ADDR_DEFINE

#define TIMER_BASE_ADDR 0x1800UL
#define TIMERn_BASE_ADDR(n) (TIMER_BASE_ADDR+((n&3)*0x14))
#define TIMER0_BASE_ADDR 0x1800UL
#define TIMER1_BASE_ADDR 0x1814UL
#define TIMER2_BASE_ADDR 0x1828UL
#define TIMER3_BASE_ADDR 0x183CUL
#define TIMER_CTRL_BASE_ADDR 0x18A0UL

#define TIMER_REG_SIZE DEC8

#define TIMER_TLC0_OFFSET 0x0
#define TIMER_TLC1_OFFSET 0x1
#define TIMER_TCV0_OFFSET 0x4
#define TIMER_TCV1_OFFSET 0x5
#define TIMER_TCR_OFFSET 0x8
#define TIMER_TEOI_OFFSET 0xC
#define TIMER_TIS_OFFSET 0x10

#define TIMER_CTRL_TIS_OFFSET 0x00
#define TIMER_CTRL_TEOI_OFFSET 0x04
#define TIMER_CTRL_TRIS_OFFSET 0x08

#define TIMERn_REG_ADDR(n,offset) REG_ADDR(TIMERn_BASE_ADDR(n), offset)
#define TIMERn_REG(n,offset) REG8(TIMERn_REG_ADDR(n,offset))
#define TIMER0_REG_ADDR(offset) REG_ADDR(TIMER0_BASE_ADDR, offset)
#define TIMER0_REG(offset) REG8(TIMER0_REG_ADDR(offset))
#define TIMER1_REG_ADDR(offset) REG_ADDR(TIMER1_BASE_ADDR, offset)
#define TIMER1_REG(offset) REG8(TIMER1_REG_ADDR(offset))
#define TIMER2_REG_ADDR(offset) REG_ADDR(TIMER2_BASE_ADDR, offset)
#define TIMER2_REG(offset) REG8(TIMER2_REG_ADDR(offset))
#define TIMER3_REG_ADDR(offset) REG_ADDR(TIMER3_BASE_ADDR, offset)
#define TIMER3_REG(offset) REG8(TIMER3_REG_ADDR(offset))
#define TIMER_CTRL_REG_ADDR(offset) REG_ADDR(TIMER_CTRL_BASE_ADDR, offset)
#define TIMER_CTRL_REG(offset) REG8(TIMER_CTRL_REG_ADDR(offset))
#define TIMER_REG_ADDR(offset) REG_ADDR(TIMER_BASE_ADDR, offset)
#define TIMER_REG(offset) REG8(TIMER_REG_ADDR(offset))

#define TIMERn_TLC0(n) TIMERn_REG_ADDR(n,TIMER_TLC0_OFFSET)
#define TIMERn_TLC1(n) TIMERn_REG_ADDR(n,TIMER_TLC1_OFFSET)
#define TIMERn_TCV0(n) TIMERn_REG_ADDR(n,TIMER_TCV0_OFFSET)
#define TIMERn_TCV1(n) TIMERn_REG_ADDR(n,TIMER_TCV1_OFFSET)
#define TIMERn_TCR(n)  TIMERn_REG_ADDR(n,TIMER_TCR_OFFSET)
#define TIMERn_TEOI(n) TIMERn_REG_ADDR(n,TIMER_TEOI_OFFSET)
#define TIMERn_TIS(n)  TIMERn_REG_ADDR(n,TIMER_TIS_OFFSET)

#define TIMER0_TLC0 TIMER0_REG(TIMER_TLC0_OFFSET)
#define TIMER0_TLC1 TIMER0_REG(TIMER_TLC1_OFFSET)
#define TIMER0_TCV0 TIMER0_REG(TIMER_TCV0_OFFSET)
#define TIMER0_TCV1 TIMER0_REG(TIMER_TCV1_OFFSET)
#define TIMER0_TCR  TIMER0_REG(TIMER_TCR_OFFSET)
#define TIMER0_TEOI TIMER0_REG(TIMER_TEOI_OFFSET)
#define TIMER0_TIS  TIMER0_REG(TIMER_TIS_OFFSET)

#define TIMER1_TLC0 TIMER1_REG(TIMER_TLC0_OFFSET)
#define TIMER1_TLC1 TIMER1_REG(TIMER_TLC1_OFFSET)
#define TIMER1_TCV0 TIMER1_REG(TIMER_TCV0_OFFSET)
#define TIMER1_TCV1 TIMER1_REG(TIMER_TCV1_OFFSET)
#define TIMER1_TCR  TIMER1_REG(TIMER_TCR_OFFSET)
#define TIMER1_TEOI TIMER1_REG(TIMER_TEOI_OFFSET)
#define TIMER1_TIS  TIMER1_REG(TIMER_TIS_OFFSET)

#define TIMER2_TLC0 TIMER2_REG(TIMER_TLC0_OFFSET)
#define TIMER2_TLC1 TIMER2_REG(TIMER_TLC1_OFFSET)
#define TIMER2_TCV0 TIMER2_REG(TIMER_TCV0_OFFSET)
#define TIMER2_TCV1 TIMER2_REG(TIMER_TCV1_OFFSET)
#define TIMER2_TCR TIMER2_REG(TIMER_TCR_OFFSET)
#define TIMER2_TEOI TIMER2_REG(TIMER_TEOI_OFFSET)
#define TIMER2_TIS TIMER2_REG(TIMER_TIS_OFFSET)

#define TIMER3_TLC0 TIMER3_REG(TIMER_TLC0_OFFSET)
#define TIMER3_TLC1 TIMER3_REG(TIMER_TLC1_OFFSET)
#define TIMER3_TCV0 TIMER3_REG(TIMER_TCV0_OFFSET)
#define TIMER3_TCV1 TIMER3_REG(TIMER_TCV1_OFFSET)
#define TIMER3_TCR TIMER3_REG(TIMER_TCR_OFFSET)
#define TIMER3_TEOI TIMER3_REG(TIMER_TEOI_OFFSET)
#define TIMER3_TIS TIMER3_REG(TIMER_TIS_OFFSET)

#define TIMER_TIS  TIMER_CTRL_REG(TIMER_CTRL_TIS_OFFSET)
#define TIMER_TEOI TIMER_CTRL_REG(TIMER_CTRL_TEOI_OFFSET)
#define TIMER_TRIS TIMER_CTRL_REG(TIMER_CTRL_TRIS_OFFSET)
#endif
/***********************************KBS  Register Set**********************************/
#ifndef KBS_BASE_ADDR_DEFINE
#define KBS_BASE_ADDR_DEFINE

#define KBS_BASE_ADDR 0x1C00UL

#define KBC_REG_SIZE DEC8

#define KBS_KSOL_OFFSET 0x00
#define KBS_KSOH1_OFFSET 0x01
#define KBS_KSOCTRL_OFFSET 0x02
#define KBS_KSOH2_OFFSET 0x03
#define KBS_KSI_OFFSET 0x04
#define KBS_KSO00LSD_OFFSET 0x10
#define KBS_KSO01LSD_OFFSET 0x11
#define KBS_KSO02LSD_OFFSET 0x12
#define KBS_KSO03LSD_OFFSET 0x13
#define KBS_KSO04LSD_OFFSET 0x14
#define KBS_KSO05LSD_OFFSET 0x15
#define KBS_KSO06LSD_OFFSET 0x16
#define KBS_KSO07LSD_OFFSET 0x17
#define KBS_KSO08LSD_OFFSET 0x18
#define KBS_KSO09LSD_OFFSET 0x19
#define KBS_KSO10LSD_OFFSET 0x1A
#define KBS_KSO11LSD_OFFSET 0x1B
#define KBS_KSO12LSD_OFFSET 0x1C
#define KBS_KSO13LSD_OFFSET 0x1D
#define KBS_KSO14LSD_OFFSET 0x1E
#define KBS_KSO15LSD_OFFSET 0x1F
#define KBS_KSO16LSD_OFFSET 0x20
#define KBS_KSO17LSD_OFFSET 0x21
#define KBS_KSDC1R_OFFSET 0x22
#define KBS_KSDC2R_OFFSET 0x23
#define KBS_KSDC3R_OFFSET 0x24
#define KBS_KSDSR_OFFSET 0x25

#define KBS_REG_ADDR(offset) REG_ADDR(KBS_BASE_ADDR, offset)
#define KBS_REG(offset) REG8(KBS_REG_ADDR(offset))

#define KBS_KSOL KBS_REG(KBS_KSOL_OFFSET)
#define KBS_KSOH1 KBS_REG(KBS_KSOH1_OFFSET)
#define KBS_KSOCTRL KBS_REG(KBS_KSOCTRL_OFFSET)
#define KBS_KSOH2 KBS_REG(KBS_KSOH2_OFFSET)
#define KBS_KSI KBS_REG(KBS_KSI_OFFSET)
#define KBS_KSO00LSD KBS_REG(KBS_KSO00LSD_OFFSET)
#define KBS_KSO01LSD KBS_REG(KBS_KSO01LSD_OFFSET)
#define KBS_KSO02LSD KBS_REG(KBS_KSO02LSD_OFFSET)
#define KBS_KSO03LSD KBS_REG(KBS_KSO03LSD_OFFSET)
#define KBS_KSO04LSD KBS_REG(KBS_KSO04LSD_OFFSET)
#define KBS_KSO05LSD KBS_REG(KBS_KSO05LSD_OFFSET)
#define KBS_KSO06LSD KBS_REG(KBS_KSO06LSD_OFFSET)
#define KBS_KSO07LSD KBS_REG(KBS_KSO07LSD_OFFSET)
#define KBS_KSO08LSD KBS_REG(KBS_KSO08LSD_OFFSET)
#define KBS_KSO09LSD KBS_REG(KBS_KSO09LSD_OFFSET)
#define KBS_KSO10LSD KBS_REG(KBS_KSO10LSD_OFFSET)
#define KBS_KSO11LSD KBS_REG(KBS_KSO11LSD_OFFSET)
#define KBS_KSO12LSD KBS_REG(KBS_KSO12LSD_OFFSET)
#define KBS_KSO13LSD KBS_REG(KBS_KSO13LSD_OFFSET)
#define KBS_KSO14LSD KBS_REG(KBS_KSO14LSD_OFFSET)
#define KBS_KSO15LSD KBS_REG(KBS_KSO15LSD_OFFSET)
#define KBS_KSO16LSD KBS_REG(KBS_KSO16LSD_OFFSET)
#define KBS_KSO17LSD KBS_REG(KBS_KSO17LSD_OFFSET)
#define KBS_KSDC1R KBS_REG(KBS_KSDC1R_OFFSET)
#define KBS_KSDC2R KBS_REG(KBS_KSDC2R_OFFSET)
#define KBS_KSDC3R KBS_REG(KBS_KSDC3R_OFFSET)
#define KBS_KSDSR KBS_REG(KBS_KSDSR_OFFSET)
#endif
/***********************************PS2 Control Register Set**********************************/
#ifndef PS2_BASE_ADDR_DEFINE
#define PS2_BASE_ADDR_DEFINE

#define PS2_BASE_ADDR            0x2000UL
#define PS2_PORTn_BASE_ADDR(n)        (PS2_BASE_ADDR + (((n) &1)<<8))
#define PS2_PORT0_BASE_ADDR 0x2000UL
#define PS2_PORT1_BASE_ADDR 0x2100UL

#define PS2_REG_SIZE DEC8

#define PS2_PORT_IBUF_OFFSET 0x00
#define PS2_PORT_OBUF_OFFSET 0x01
#define PS2_PORT_SR_OFFSET 0x02
#define PS2_PORT_CR_OFFSET 0x03
#define PS2_PORT_CPSR_OFFSET 0x04
#define PS2_PORT_DVR_OFFSET 0x05
#define PS2_PORT_DEB_OFFSET 0x06

#define PS2_PORTn_REG_ADDR(n,offset) REG_ADDR(PS2_PORTn_BASE_ADDR(n), offset)
#define PS2_PORTn_REG(n,offset) REG8(PS2_PORTn_REG_ADDR(n,offset))
#define PS2_PORT0_REG_ADDR(offset) REG_ADDR(PS2_PORT0_BASE_ADDR, offset)
#define PS2_PORT0_REG(offset) REG8(PS2_PORT0_REG_ADDR(offset))
#define PS2_PORT1_REG_ADDR(offset) REG_ADDR(PS2_PORT1_BASE_ADDR, offset)
#define PS2_PORT1_REG(offset) REG8(PS2_PORT1_REG_ADDR(offset))

#define PS2_PORTn_IBUF(n) PS2_PORTn_REG(n,PS2_PORT_IBUF_OFFSET) 
#define PS2_PORTn_OBUF(n) PS2_PORTn_REG(n,PS2_PORT_OBUF_OFFSET) 
#define PS2_PORTn_SR(n) PS2_PORTn_REG(n,PS2_PORT_SR_OFFSET)     
#define PS2_PORTn_CR(n) PS2_PORTn_REG(n,PS2_PORT_CR_OFFSET)     
#define PS2_PORTn_CPSR(n) PS2_PORTn_REG(n,PS2_PORT_CPSR_OFFSET) 
#define PS2_PORTn_DVR(n) PS2_PORTn_REG(n,PS2_PORT_DVR_OFFSET)   
#define PS2_PORTn_DEB(n) PS2_PORTn_REG(n,PS2_PORT_DEB_OFFSET)

#define PS2_PORT0_IBUF PS2_PORT0_REG(PS2_PORT_IBUF_OFFSET) /* PORT1输入缓冲寄存器*/
#define PS2_PORT0_OBUF PS2_PORT0_REG(PS2_PORT_OBUF_OFFSET) /* PORT1输出缓冲寄存器*/
#define PS2_PORT0_SR PS2_PORT0_REG(PS2_PORT_SR_OFFSET)     /* PORT1状态寄存器*/
#define PS2_PORT0_CR PS2_PORT0_REG(PS2_PORT_CR_OFFSET)     /* PORT1命令寄存器*/
#define PS2_PORT0_CPSR PS2_PORT0_REG(PS2_PORT_CPSR_OFFSET) /* PORT1预定标寄存器*/
#define PS2_PORT0_DVR PS2_PORT0_REG(PS2_PORT_DVR_OFFSET)   /* PORT1分频寄存器*/
#define PS2_PORT0_DEB PS2_PORT0_REG(PS2_PORT_DEB_OFFSET)

#define PS2_PORT1_IBUF PS2_PORT1_REG(PS2_PORT_IBUF_OFFSET) /* KBD输入缓冲寄存器*/
#define PS2_PORT1_OBUF PS2_PORT1_REG(PS2_PORT_OBUF_OFFSET) /* KBD输出缓冲寄存器*/
#define PS2_PORT1_SR PS2_PORT1_REG(PS2_PORT_SR_OFFSET)     /* KBD状态寄存器*/
#define PS2_PORT1_CR PS2_PORT1_REG(PS2_PORT_CR_OFFSET)     /* KBD命令寄存器*/
#define PS2_PORT1_CPSR PS2_PORT1_REG(PS2_PORT_CPSR_OFFSET) /* KBD预定标寄存器*/
#define PS2_PORT1_DVR PS2_PORT1_REG(PS2_PORT_DVR_OFFSET)   /* KBD分频寄存器*/
#define PS2_PORT1_DEB PS2_PORT1_REG(PS2_PORT_DEB_OFFSET)
#endif
/*********************************** PATCH  Register Set**********************************/
#ifndef PATCH_BASE_ADDR_DEFINE
#define PATCH_BASE_ADDR_DEFINE

#define PATCH_ADDR 0x2200UL

#define PATCH_SIZE DEC8


#define PATCH_CTRL_OFFSET 0x00
#define PATCH0_OFESET 0x01
#define PATCH1_OFESET 0x07
#define PATCH2_OFESET 0x0D
#define PATCH3_OFESET 0x13
#define PATCH4_OFESET 0x19
#define PATCH5_OFESET 0x1F
#define PATCH6_OFESET 0x25
#define PATCH7_OFESET 0x2B
#define PATCH_ADDRL_OFFSET 0x00
#define PATCH_ADDRH_OFFSET 0x01
#define PATCH_DATA0_OFFSET 0x02
#define PATCH_DATA1_OFFSET 0x03
#define PATCH_DATA2_OFFSET 0x04
#define PATCH_DATA3_OFFSET 0x05

#define PATCH_REG_ADDR(offset) REG_ADDR(PATCH_ADDR, offset)
#define PATCH_REG(offset) REG8(PATCH_REG_ADDR(offset))

#define PATCH_CTRL PATCH_REG(PATCH_CTRL_OFFSET)
#define PATCH_ADDRL(x) PATCH_REG((PATCH_ADDRL_OFFSET + PATCH##x##_OFESET))
#define PATCH_ADDRH(x) PATCH_REG((PATCH_ADDRH_OFFSET + PATCH##x##_OFESET))
#define PATCH_DATA0(x) PATCH_REG((PATCH_DATA0_OFFSET + PATCH##x##_OFESET))
#define PATCH_DATA1(x) PATCH_REG((PATCH_DATA1_OFFSET + PATCH##x##_OFESET))
#define PATCH_DATA2(x) PATCH_REG((PATCH_DATA2_OFFSET + PATCH##x##_OFESET))
#define PATCH_DATA3(x) PATCH_REG((PATCH_DATA3_OFFSET + PATCH##x##_OFESET))
#endif
/***********************************PMC  Register Set**********************************/
#ifndef PMC_BASE_ADDR_DEFINE
#define PMC_BASE_ADDR_DEFINE

#define PMC_BASE_ADDR 0x2400UL
#define PMC1_BASE_ADDR 0x2400UL
#define PMC2_BASE_ADDR 0x2410UL
#define PMC3_BASE_ADDR 0x2420UL
#define PMC4_BASE_ADDR 0x2430UL
#define PMC5_BASE_ADDR 0x2440UL
#define PMCm_BASE_ADDR(m) (PMC1_BASE_ADDR + ((((m)-1) & 1)<<4))
#define PMCn_BASE_ADDR(n) (PMC3_BASE_ADDR + ((((n)-3) % 3)<<4))

#define PMCmn_REG_SIZE DEC8

#define PMCm_STR_OFFSET 0x00
#define PMCm_DOR_OFFSET 0x01
#define PMCm_DOSCI_OFFSET 0x02
#define PMCm_DOSMI_OFFSET 0x03
#define PMCm_DIR_OFFSET 0x04
#define PMCm_DISCI_OFFSET 0x05
#define PMCm_CTL_OFFSET 0x06
#define PMCm_IC_OFFSET 0x07
#define PMCm_IE_OFFSET 0x08

#define PMCn_STR_OFFSET 0x00
#define PMCn_DOR_OFFSET 0x01
#define PMCn_DIR_OFFSET 0x02
#define PMCn_CTL_OFFSET 0x03
#define PMCn_IC_OFFSET 0x04
#define PMCn_IE_OFFSET 0x05

#define PMCm_REG_ADDR(m,offset) REG_ADDR(PMCm_BASE_ADDR(m), offset)
#define PMCm_REG(m,offset) REG8(PMCm_REG_ADDR(m,offset))
#define PMCn_REG_ADDR(n,offset) REG_ADDR(PMCn_BASE_ADDR(m), offset)
#define PMCn_REG(n,offset) REG8(PMCn_REG_ADDR(m,offset))

#define PMC1_REG_ADDR(offset) REG_ADDR(PMC1_BASE_ADDR, offset)
#define PMC1_REG(offset) REG8(PMC1_REG_ADDR(offset))
#define PMC2_REG_ADDR(offset) REG_ADDR(PMC2_BASE_ADDR, offset)
#define PMC2_REG(offset) REG8(PMC2_REG_ADDR(offset))
#define PMC3_REG_ADDR(offset) REG_ADDR(PMC3_BASE_ADDR, offset)
#define PMC3_REG(offset) REG8(PMC3_REG_ADDR(offset))
#define PMC4_REG_ADDR(offset) REG_ADDR(PMC4_BASE_ADDR, offset)
#define PMC4_REG(offset) REG8(PMC4_REG_ADDR(offset))
#define PMC5_REG_ADDR(offset) REG_ADDR(PMC5_BASE_ADDR, offset)
#define PMC5_REG(offset) REG8(PMC5_REG_ADDR(offset))

#define PMCm_STR(m) PMCm_REG(PMCm_STR_OFFSET)
#define PMCm_DOR(m) PMCm_REG(PMCm_DOR_OFFSET)
#define PMCm_DOSCI(m) PMCm_REG(PMCm_DOSCI_OFFSET)
#define PMCm_DOSMI(m) PMCm_REG(PMCm_DOSMI_OFFSET)
#define PMCm_DIR(m) PMCm_REG(PMCm_DIR_OFFSET)
#define PMCm_DISCI(m) PMCm_REG(PMCm_DISCI_OFFSET)
#define PMCm_CTL(m) PMCm_REG(PMCm_CTL_OFFSET)
#define PMCm_IC(m) PMCm_REG(PMCm_IC_OFFSET)
#define PMCm_IE(m) PMCm_REG(PMCm_IE_OFFSET)

#define PMCn_STR(n) PMCn_REG(PMCn_STR_OFFSET)
#define PMCn_DOR(n) PMCn_REG(PMCn_DOR_OFFSET)
#define PMCn_DIR(n) PMCn_REG(PMCn_DIR_OFFSET)
#define PMCn_CTL(n) PMCn_REG(PMCn_CTL_OFFSET)
#define PMCn_IC(n) PMCn_REG(PMCn_IC_OFFSET)
#define PMCn_IE(n) PMCn_REG(PMCn_IE_OFFSET)


#define PMC1_STR PMC1_REG(PMCm_STR_OFFSET)
#define PMC1_DOR PMC1_REG(PMCm_DOR_OFFSET)
#define PMC1_DOSCI PMC1_REG(PMCm_DOSCI_OFFSET)
#define PMC1_DOSMI PMC1_REG(PMCm_DOSMI_OFFSET)
#define PMC1_DIR PMC1_REG(PMCm_DIR_OFFSET)
#define PMC1_DISCI PMC1_REG(PMCm_DISCI_OFFSET)
#define PMC1_CTL PMC1_REG(PMCm_CTL_OFFSET)
#define PMC1_IC PMC1_REG(PMCm_IC_OFFSET)
#define PMC1_IE PMC1_REG(PMCm_IE_OFFSET)

#define PMC2_STR PMC2_REG(PMCm_STR_OFFSET)
#define PMC2_DOR PMC2_REG(PMCm_DOR_OFFSET)
#define PMC2_DOSCI PMC2_REG(PMCm_DOSCI_OFFSET)
#define PMC2_DOSMI PMC2_REG(PMCm_DOSMI_OFFSET)
#define PMC2_DIR PMC2_REG(PMCm_DIR_OFFSET)
#define PMC2_DISCI PMC2_REG(PMCm_DISCI_OFFSET)
#define PMC2_CTL PMC2_REG(PMCm_CTL_OFFSET)
#define PMC2_IC PMC2_REG(PMCm_IC_OFFSET)
#define PMC2_IE PMC2_REG(PMCm_IE_OFFSET)

#define PMC3_STR PMC3_REG(PMCn_STR_OFFSET)
#define PMC3_DOR PMC3_REG(PMCn_DOR_OFFSET)
#define PMC3_DIR PMC3_REG(PMCn_DIR_OFFSET)
#define PMC3_CTL PMC3_REG(PMCn_CTL_OFFSET)
#define PMC3_IC PMC3_REG(PMCn_IC_OFFSET)
#define PMC3_IE PMC3_REG(PMCn_IE_OFFSET)

#define PMC4_STR PMC4_REG(PMCn_STR_OFFSET)
#define PMC4_DOR PMC4_REG(PMCn_DOR_OFFSET)
#define PMC4_DIR PMC4_REG(PMCn_DIR_OFFSET)
#define PMC4_CTL PMC4_REG(PMCn_CTL_OFFSET)
#define PMC4_IC PMC4_REG(PMCn_IC_OFFSET)
#define PMC4_IE PMC4_REG(PMCn_IE_OFFSET)

#define PMC5_STR PMC5_REG(PMCn_STR_OFFSET)
#define PMC5_DOR PMC5_REG(PMCn_DOR_OFFSET)
#define PMC5_DIR PMC5_REG(PMCn_DIR_OFFSET)
#define PMC5_CTL PMC5_REG(PMCn_CTL_OFFSET)
#define PMC5_IC PMC5_REG(PMCn_IC_OFFSET)
#define PMC5_IE PMC5_REG(PMCn_IE_OFFSET)
#endif
/***********************************KBC  Register Set**********************************/
#ifndef KBC_BASE_ADDR_DEFINE
#define KBC_BASE_ADDR_DEFINE

#define KBC_BASE_ADDR 0x2450UL

#define KBC_REG_SIZE DEC8

#define KBC_CTL_OFFSET 0x00
#define KBC_SIRQCTL_OFFSET 0x02
#define KBC_STA_OFFSET 0x04
#define KBC_KOB_OFFSET 0x06
#define KBC_MOB_OFFSET 0x08
#define KBC_IB_OFFSET 0x0A

#define KBC_REG_ADDR(offset) REG_ADDR(KBC_BASE_ADDR, offset)
#define KBC_REG(offset) REG8(KBC_REG_ADDR(offset))

#define KBC_CTL KBC_REG(KBC_CTL_OFFSET)
#define KBC_SIRQCTL KBC_REG(KBC_SIRQCTL_OFFSET)
#define KBC_STA KBC_REG(KBC_STA_OFFSET)
#define KBC_KOB KBC_REG(KBC_KOB_OFFSET)
#define KBC_MOB KBC_REG(KBC_MOB_OFFSET)
#define KBC_IB KBC_REG(KBC_IB_OFFSET)
#endif
/******************************SHAREMEM Control Register Set******************************/
#ifndef SM_CONTROL_BASE_ADDR_DEFINE
#define SM_CONTROL_BASE_ADDR_DEFINE

#define SM_CONTROL_BASE_ADDR 0x2500UL

#define SM_CONTROL_REG_SIZE DEC8

#define SMF_CMD_OFFSET 0x0
#define SMF_FADDR0_OFFSET 0x1
#define SMF_FADDR1_OFFSET 0x2
#define SMF_FADDR2_OFFSET 0x3
#define SMF_NUM_OFFSET 0x4
#define SMF_SRA_OFFSET 0x5
#define SMF_DR0_OFFSET 0x6
#define SMF_DR1_OFFSET 0x7
#define SMF_DR2_OFFSET 0x8
#define SMF_DR3_OFFSET 0x9
#define SMF_SR_OFFSET 0xa
#define SMF_FLASHSIZE_OFFSET 0xb
#define SMS_CTL_OFFSET 0x20
#define SMS_SR_OFFSET 0x22
#define SMS_WUCTL_OFFSET 0x5a
#define SMS_W0BA_OFFSET 0x5b
#define SMS_W1BA_OFFSET 0x5c
#define SMS_W0AAS_OFFSET 0x5d
#define SMS_W1AAS_OFFSET 0x5e
#define SMS_W2BA_OFFSET 0x76
#define SMS_W3BA_OFFSET 0x77
#define SMS_W2AAS_OFFSET 0x78
#define SMS_W3AAS_OFFSET 0x79
#define SMS_ECSIE_OFFSET 0x7a
#define SMS_ECSA_OFFSET 0x7b
#define SMS_HSSTA_OFFSET 0x7c

#define SM_CONTROL_REG_ADDR(offset) REG_ADDR(SM_CONTROL_BASE_ADDR, offset)
#define SM_CONTROL_REG(offset) REG8(SM_CONTROL_REG_ADDR(offset))

#define SMF_CMD SM_CONTROL_REG(SMF_CMD_OFFSET)
#define SMF_FADDR0 SM_CONTROL_REG(SMF_FADDR0_OFFSET)
#define SMF_FADDR1 SM_CONTROL_REG(SMF_FADDR1_OFFSET)
#define SMF_FADDR2 SM_CONTROL_REG(SMF_FADDR2_OFFSET)
#define SMF_NUM SM_CONTROL_REG(SMF_NUM_OFFSET)
#define SMF_SRA SM_CONTROL_REG(SMF_SRA_OFFSET)
#define SMF_DR0 SM_CONTROL_REG(SMF_DR0_OFFSET)
#define SMF_DR1 SM_CONTROL_REG(SMF_DR1_OFFSET)
#define SMF_DR2 SM_CONTROL_REG(SMF_DR2_OFFSET)
#define SMF_DR3 SM_CONTROL_REG(SMF_DR3_OFFSET)
#define SMF_SR SM_CONTROL_REG(SMF_SR_OFFSET)
#define SMF_FLASHSIZE SM_CONTROL_REG(SMF_FLASHSIZE_OFFSET)
#define SMS_CTL SM_CONTROL_REG(SMS_CTL_OFFSET)
#define SMS_SR SM_CONTROL_REG(SMS_SR_OFFSET)
#define SMS_WUCTL SM_CONTROL_REG(SMS_WUCTL_OFFSET)
#define SMS_W0BA SM_CONTROL_REG(SMS_W0BA_OFFSET)
#define SMS_W1BA SM_CONTROL_REG(SMS_W1BA_OFFSET)
#define SMS_W0AAS SM_CONTROL_REG(SMS_W0AAS_OFFSET)
#define SMS_W1AAS SM_CONTROL_REG(SMS_W1AAS_OFFSET)
#define SMS_W2BA SM_CONTROL_REG(SMS_W2BA_OFFSET)
#define SMS_W3BA SM_CONTROL_REG(SMS_W3BA_OFFSET)
#define SMS_W2AAS SM_CONTROL_REG(SMS_W2AAS_OFFSET)
#define SMS_W3AAS SM_CONTROL_REG(SMS_W3AAS_OFFSET)
#define SMS_ECSIE SM_CONTROL_REG(SMS_ECSIE_OFFSET)
#define SMS_ECSA SM_CONTROL_REG(SMS_ECSA_OFFSET)
#define SMS_HSSTA SM_CONTROL_REG(SMS_HSSTA_OFFSET)
#endif
/***********************************SWUC  Register Set**********************************/
#ifndef SWUC_BASE_ADDR_DEFINE
#define SWUC_BASE_ADDR_DEFINE

#define SWUC_BASE_ADDR 0x2600UL

#define SWUC_REG_SIZE DEC8

#define SWUCTL1_OFFSET 0x00
#define SWUCTL2_OFFSET 0x02
#define SWUCTL3_OFFSET 0x04
#define SWUIE_OFFSET 0x0C
#define SWUSTA_OFFSET 0x0E
#define SWUHEIE_OFFSET 0x10

#define SWUC_REG_ADDR(offset) REG_ADDR(SWUC_BASE_ADDR, offset)
#define SWUC_REG(offset) REG8(SWUC_REG_ADDR(offset))

#define SWUCTL1 SWUC_REG(SWUCTL1_OFFSET)
#define SWUCTL2 SWUC_REG(SWUCTL2_OFFSET)
#define SWUCTL3 SWUC_REG(SWUCTL3_OFFSET)
#define SWUIE SWUC_REG(SWUIE_OFFSET)
#define SWUSTA SWUC_REG(SWUSTA_OFFSET)
#define SWUHEIE SWUC_REG(SWUHEIE_OFFSET)
#endif
/***********************************BRAM  Register Set**********************************/
#ifndef BRAM_BASE_ADDR_DEFINE
#define BRAM_BASE_ADDR_DEFINE

#define BRAM_BASE_ADDR 0x2700UL

#define BATTERY_BRAM_ADDR(offset) REG_ADDR(BRAM_BASE_ADDR,((offset)%0x30))

#define BATTERY_BRAM32(offset) REG32(BATTERY_BRAM_ADDR((offset)&(~0b11)))
#define BATTERY_BRAM16(offset) REG16(BATTERY_BRAM_ADDR((offset)&(~0b1)))
#define BATTERY_BRAM8(offset) REG8(BATTERY_BRAM_ADDR((offset)))
#endif
/***********************************GPIO  Register Set**********************************/
#ifndef GPIO_BASE_ADDR_DEFINE
#define GPIO_BASE_ADDR_DEFINE

#define GPIO_BASE_ADDR 0x2800UL
#define GPIOn_BASE_ADDR(n) (GPIO_BASE_ADDR + (((n) &3)<<10))
#define GPIO0_BASE_ADDR 0x2800UL
#define GPIO1_BASE_ADDR 0x2C00UL
#define GPIO2_BASE_ADDR 0x3000UL
#define GPIO3_BASE_ADDR 0x3400UL

#define GPIO_REG_SIZE DEC8

/*数据寄存器*/
#define GPIO_DR0_OFFSET  0x00
#define GPIO_DR1_OFFSET  0x01
#define GPIO_DR2_OFFSET  0x02
#define GPIO_DR3_OFFSET  0x03
#define GPIO2_DR2_OFFSET  0x0C
#define GPIO2_DR3_OFFSET  0x0D
/*数据方向寄存器*/
#define GPIO_DDR0_OFFSET  0x04
#define GPIO_DDR1_OFFSET  0x05
#define GPIO_DDR2_OFFSET  0x06
#define GPIO_DDR3_OFFSET  0x07
#define GPIO2_DDR2_OFFSET  0x10
#define GPIO2_DDR3_OFFSET  0x11
/*中断使能寄存器*/
#define GPIO_INTEN0_OFFSET  0x30
#define GPIO_INTEN1_OFFSET  0x31
#define GPIO_INTEN2_OFFSET  0x32
#define GPIO_INTEN3_OFFSET  0x33
/*中断屏蔽寄存器*/
#define GPIO_INTMASK0_OFFSET 0x34
#define GPIO_INTMASK1_OFFSET 0x35
#define GPIO_INTMASK2_OFFSET 0x36
#define GPIO_INTMASK3_OFFSET 0x37
/*中断电平寄存器*/
#define GPIO_INTTYPE_LEVEL0_OFFSET 0x38
#define GPIO_INTTYPE_LEVEL1_OFFSET 0x39
#define GPIO_INTTYPE_LEVEL2_OFFSET 0x3A
#define GPIO_INTTYPE_LEVEL3_OFFSET 0x3B
/*中断极性寄存器*/
#define GPIO_INT_POLARITY0_OFFSET 0x3C
#define GPIO_INT_POLARITY1_OFFSET 0x3D
#define GPIO_INT_POLARITY2_OFFSET 0x3E
#define GPIO_INT_POLARITY3_OFFSET 0x3F
/*中断状态寄存器*/
#define GPIO_INTSTATUS0_OFFSET 0x40
#define GPIO_INTSTATUS1_OFFSET 0x41
#define GPIO_INTSTATUS2_OFFSET 0x42
#define GPIO_INTSTATUS3_OFFSET 0x43
/*原始中断状态寄存器*/
#define GPIO_RAW_INTSTATUS0_OFFSET 0x44
#define GPIO_RAW_INTSTATUS1_OFFSET 0x45
#define GPIO_RAW_INTSTATUS2_OFFSET 0x46
#define GPIO_RAW_INTSTATUS3_OFFSET 0x47
/*防抖使能寄存器*/
#define GPIO_DEBOUNCE0_OFFSET 0x48
#define GPIO_DEBOUNCE1_OFFSET 0x49
#define GPIO_DEBOUNCE2_OFFSET 0x4A
#define GPIO_DEBOUNCE3_OFFSET 0x4B
/*中断清除寄存器*/
#define GPIO_EOI0_OFFSET 0x4C
#define GPIO_EOI1_OFFSET 0x4D
#define GPIO_EOI2_OFFSET 0x4E
#define GPIO_EOI3_OFFSET 0x4F
/*输入数据寄存器*/
#define GPIO_EXT0_OFFSET 0x50
#define GPIO_EXT1_OFFSET 0x51
#define GPIO_EXT2_OFFSET 0x52
#define GPIO_EXT3_OFFSET 0x53
#define GPIO2_EXT2_OFFSET 0x54
#define GPIO2_EXT3_OFFSET 0x55
/*电平触发中断同步使能寄存器*/
#define GPIO_LS_SYNC_OFFSET 0x60

#define GPIOn_REG_ADDR(n,offset) REG_ADDR(GPIOn_BASE_ADDR(n), offset)
#define GPIO0_REG_ADDR(offset) REG_ADDR(GPIO0_BASE_ADDR, offset)
#define GPIO1_REG_ADDR(offset) REG_ADDR(GPIO1_BASE_ADDR, offset)
#define GPIO2_REG_ADDR(offset) REG_ADDR(GPIO2_BASE_ADDR, offset)
#define GPIO3_REG_ADDR(offset) REG_ADDR(GPIO3_BASE_ADDR, offset)

#define GPIOn_REG(n,offset) REG8(GPIOn_REG_ADDR(n,offset))
#define GPIO0_REG(offset) REG8(GPIO0_REG_ADDR(offset))
#define GPIO1_REG(offset) REG8(GPIO1_REG_ADDR(offset))
#define GPIO2_REG(offset) REG8(GPIO2_REG_ADDR(offset))
#define GPIO3_REG(offset) REG8(GPIO3_REG_ADDR(offset))

#define GPIOn_DR0(n) GPIOn_REG(n,GPIO_DR0_OFFSET)
#define GPIOn_DR1(n) GPIOn_REG(n,GPIO_DR1_OFFSET)
#define GPIOn_DR2(n) GPIOn_REG(n,((n)==2?GPIO2_DR2_OFFSET:GPIO_DR2_OFFSET))
#define GPIOn_DR3(n) GPIOn_REG(n,((n)==2?GPIO2_DR3_OFFSET:GPIO_DR3_OFFSET))
#define GPIO0_DR0 GPIO0_REG(GPIO_DR0_OFFSET)
#define GPIO0_DR1 GPIO0_REG(GPIO_DR1_OFFSET)
#define GPIO0_DR2 GPIO0_REG(GPIO_DR2_OFFSET)
#define GPIO0_DR3 GPIO0_REG(GPIO_DR3_OFFSET)
#define GPIO1_DR0 GPIO1_REG(GPIO_DR0_OFFSET)
#define GPIO1_DR1 GPIO1_REG(GPIO_DR1_OFFSET)
#define GPIO1_DR2 GPIO1_REG(GPIO_DR2_OFFSET)
#define GPIO1_DR3 GPIO1_REG(GPIO_DR3_OFFSET)
#define GPIO2_DR0 GPIO2_REG(GPIO_DR0_OFFSET)
#define GPIO2_DR1 GPIO2_REG(GPIO_DR1_OFFSET)
#define GPIO2_DR2 GPIO2_REG(GPIO2_DR2_OFFSET)
#define GPIO2_DR3 GPIO2_REG(GPIO2_DR3_OFFSET)
#define GPIO3_DR0 GPIO3_REG(GPIO_DR0_OFFSET)
#define GPIO3_DR1 GPIO3_REG(GPIO_DR1_OFFSET)
#define GPIO3_DR2 GPIO3_REG(GPIO_DR2_OFFSET)

#define GPIOn_DDR0(n) GPIOn_REG(n,GPIO_DDR0_OFFSET)
#define GPIOn_DDR1(n) GPIOn_REG(n,GPIO_DDR1_OFFSET)
#define GPIOn_DDR2(n) GPIOn_REG(n,((n)==2?GPIO2_DDR2_OFFSET:GPIO_DDR2_OFFSET))
#define GPIOn_DDR3(n) GPIOn_REG(n,((n)==2?GPIO2_DDR3_OFFSET:GPIO_DDR3_OFFSET))
#define GPIO0_DDR0 GPIO0_REG(GPIO_DDR0_OFFSET)
#define GPIO0_DDR1 GPIO0_REG(GPIO_DDR1_OFFSET)
#define GPIO0_DDR2 GPIO0_REG(GPIO_DDR2_OFFSET)
#define GPIO0_DDR3 GPIO0_REG(GPIO_DDR3_OFFSET)
#define GPIO1_DDR0 GPIO1_REG(GPIO_DDR0_OFFSET)
#define GPIO1_DDR1 GPIO1_REG(GPIO_DDR1_OFFSET)
#define GPIO1_DDR2 GPIO1_REG(GPIO_DDR2_OFFSET)
#define GPIO1_DDR3 GPIO1_REG(GPIO_DDR3_OFFSET)
#define GPIO2_DDR0 GPIO2_REG(GPIO_DDR0_OFFSET)
#define GPIO2_DDR1 GPIO2_REG(GPIO_DDR1_OFFSET)
#define GPIO2_DDR2 GPIO2_REG(GPIO2_DDR2_OFFSET)
#define GPIO2_DDR3 GPIO2_REG(GPIO2_DDR3_OFFSET)
#define GPIO3_DDR0 GPIO3_REG(GPIO_DDR0_OFFSET)
#define GPIO3_DDR1 GPIO3_REG(GPIO_DDR1_OFFSET)
#define GPIO3_DDR2 GPIO3_REG(GPIO_DDR2_OFFSET)

#define GPIOn_INTEN0(n) GPIOn_REG(n,GPIO_INTEN0_OFFSET)
#define GPIOn_INTEN1(n) GPIOn_REG(n,GPIO_INTEN1_OFFSET)
#define GPIOn_INTEN2(n) GPIOn_REG(n,GPIO_INTEN2_OFFSET)
#define GPIOn_INTEN3(n) GPIOn_REG(n,GPIO_INTEN3_OFFSET)
#define GPIO0_INTEN0 GPIO0_REG(GPIO_INTEN0_OFFSET)
#define GPIO0_INTEN1 GPIO0_REG(GPIO_INTEN1_OFFSET)
#define GPIO0_INTEN2 GPIO0_REG(GPIO_INTEN2_OFFSET)
#define GPIO0_INTEN3 GPIO0_REG(GPIO_INTEN3_OFFSET)
#define GPIO1_INTEN0 GPIO1_REG(GPIO_INTEN0_OFFSET)
#define GPIO1_INTEN1 GPIO1_REG(GPIO_INTEN1_OFFSET)
#define GPIO1_INTEN2 GPIO1_REG(GPIO_INTEN2_OFFSET)
#define GPIO1_INTEN3 GPIO1_REG(GPIO_INTEN3_OFFSET)
#define GPIO2_INTEN0 GPIO2_REG(GPIO_INTEN0_OFFSET)
#define GPIO2_INTEN1 GPIO2_REG(GPIO_INTEN1_OFFSET)
#define GPIO3_INTEN0 GPIO3_REG(GPIO_INTEN0_OFFSET)
#define GPIO3_INTEN1 GPIO3_REG(GPIO_INTEN1_OFFSET)
#define GPIO3_INTEN2 GPIO3_REG(GPIO_INTEN2_OFFSET)

#define GPIOn_INTMASK0(n) GPIOn_REG(n,GPIO_INTMASK0_OFFSET)
#define GPIOn_INTMASK1(n) GPIOn_REG(n,GPIO_INTMASK1_OFFSET)
#define GPIOn_INTMASK2(n) GPIOn_REG(n,GPIO_INTMASK2_OFFSET)
#define GPIOn_INTMASK3(n) GPIOn_REG(n,GPIO_INTMASK3_OFFSET)
#define GPIO0_INTMASK0 GPIO0_REG(GPIO_INTMASK0_OFFSET)
#define GPIO0_INTMASK1 GPIO0_REG(GPIO_INTMASK1_OFFSET)
#define GPIO0_INTMASK2 GPIO0_REG(GPIO_INTMASK2_OFFSET)
#define GPIO0_INTMASK3 GPIO0_REG(GPIO_INTMASK3_OFFSET)
#define GPIO1_INTMASK0 GPIO1_REG(GPIO_INTMASK0_OFFSET)
#define GPIO1_INTMASK1 GPIO1_REG(GPIO_INTMASK1_OFFSET)
#define GPIO1_INTMASK2 GPIO1_REG(GPIO_INTMASK2_OFFSET)
#define GPIO1_INTMASK3 GPIO1_REG(GPIO_INTMASK3_OFFSET)
#define GPIO2_INTMASK0 GPIO2_REG(GPIO_INTMASK0_OFFSET)
#define GPIO2_INTMASK1 GPIO2_REG(GPIO_INTMASK1_OFFSET)
#define GPIO3_INTMASK0 GPIO3_REG(GPIO_INTMASK0_OFFSET)
#define GPIO3_INTMASK1 GPIO3_REG(GPIO_INTMASK1_OFFSET)
#define GPIO3_INTMASK2 GPIO3_REG(GPIO_INTMASK2_OFFSET)

#define GPIOn_INTTYPE_LEVEL0(n) GPIOn_REG(n,GPIO_INTTYPE_LEVEL0_OFFSET)
#define GPIOn_INTTYPE_LEVEL1(n) GPIOn_REG(n,GPIO_INTTYPE_LEVEL1_OFFSET)
#define GPIOn_INTTYPE_LEVEL2(n) GPIOn_REG(n,GPIO_INTTYPE_LEVEL2_OFFSET)
#define GPIOn_INTTYPE_LEVEL3(n) GPIOn_REG(n,GPIO_INTTYPE_LEVEL3_OFFSET)
#define GPIO0_INTTYPE_LEVEL0 GPIO0_REG(GPIO_INTTYPE_LEVEL0_OFFSET)
#define GPIO0_INTTYPE_LEVEL1 GPIO0_REG(GPIO_INTTYPE_LEVEL1_OFFSET)
#define GPIO0_INTTYPE_LEVEL2 GPIO0_REG(GPIO_INTTYPE_LEVEL2_OFFSET)
#define GPIO0_INTTYPE_LEVEL3 GPIO0_REG(GPIO_INTTYPE_LEVEL3_OFFSET)
#define GPIO1_INTTYPE_LEVEL0 GPIO1_REG(GPIO_INTTYPE_LEVEL0_OFFSET)
#define GPIO1_INTTYPE_LEVEL1 GPIO1_REG(GPIO_INTTYPE_LEVEL1_OFFSET)
#define GPIO1_INTTYPE_LEVEL2 GPIO1_REG(GPIO_INTTYPE_LEVEL2_OFFSET)
#define GPIO1_INTTYPE_LEVEL3 GPIO1_REG(GPIO_INTTYPE_LEVEL3_OFFSET)
#define GPIO2_INTTYPE_LEVEL0 GPIO2_REG(GPIO_INTTYPE_LEVEL0_OFFSET)
#define GPIO2_INTTYPE_LEVEL1 GPIO2_REG(GPIO_INTTYPE_LEVEL1_OFFSET)
#define GPIO3_INTTYPE_LEVEL0 GPIO3_REG(GPIO_INTTYPE_LEVEL0_OFFSET)
#define GPIO3_INTTYPE_LEVEL1 GPIO3_REG(GPIO_INTTYPE_LEVEL1_OFFSET)
#define GPIO3_INTTYPE_LEVEL2 GPIO3_REG(GPIO_INTTYPE_LEVEL2_OFFSET)

#define GPIOn_INT_POLARITY0(n) GPIOn_REG(n,GPIO_INT_POLARITY0_OFFSET)
#define GPIOn_INT_POLARITY1(n) GPIOn_REG(n,GPIO_INT_POLARITY1_OFFSET)
#define GPIOn_INT_POLARITY2(n) GPIOn_REG(n,GPIO_INT_POLARITY2_OFFSET)
#define GPIOn_INT_POLARITY3(n) GPIOn_REG(n,GPIO_INT_POLARITY3_OFFSET)
#define GPIO0_INT_POLARITY0 GPIO0_REG(GPIO_INT_POLARITY0_OFFSET)
#define GPIO0_INT_POLARITY1 GPIO0_REG(GPIO_INT_POLARITY1_OFFSET)
#define GPIO0_INT_POLARITY2 GPIO0_REG(GPIO_INT_POLARITY2_OFFSET)
#define GPIO0_INT_POLARITY3 GPIO0_REG(GPIO_INT_POLARITY3_OFFSET)
#define GPIO1_INT_POLARITY0 GPIO1_REG(GPIO_INT_POLARITY0_OFFSET)
#define GPIO1_INT_POLARITY1 GPIO1_REG(GPIO_INT_POLARITY1_OFFSET)
#define GPIO1_INT_POLARITY2 GPIO1_REG(GPIO_INT_POLARITY2_OFFSET)
#define GPIO1_INT_POLARITY3 GPIO1_REG(GPIO_INT_POLARITY3_OFFSET)
#define GPIO2_INT_POLARITY0 GPIO2_REG(GPIO_INT_POLARITY0_OFFSET)
#define GPIO2_INT_POLARITY1 GPIO2_REG(GPIO_INT_POLARITY1_OFFSET)
#define GPIO3_INT_POLARITY0 GPIO3_REG(GPIO_INT_POLARITY0_OFFSET)
#define GPIO3_INT_POLARITY1 GPIO3_REG(GPIO_INT_POLARITY1_OFFSET)
#define GPIO3_INT_POLARITY2 GPIO3_REG(GPIO_INT_POLARITY2_OFFSET)

#define GPIOn_INTSTATUS0(n) GPIOn_REG(n,GPIO_INTSTATUS0_OFFSET)
#define GPIOn_INTSTATUS1(n) GPIOn_REG(n,GPIO_INTSTATUS1_OFFSET)
#define GPIOn_INTSTATUS2(n) GPIOn_REG(n,GPIO_INTSTATUS2_OFFSET)
#define GPIOn_INTSTATUS3(n) GPIOn_REG(n,GPIO_INTSTATUS3_OFFSET)
#define GPIO0_INTSTATUS0 GPIO0_REG(GPIO_INTSTATUS0_OFFSET)
#define GPIO0_INTSTATUS1 GPIO0_REG(GPIO_INTSTATUS1_OFFSET)
#define GPIO0_INTSTATUS2 GPIO0_REG(GPIO_INTSTATUS2_OFFSET)
#define GPIO0_INTSTATUS3 GPIO0_REG(GPIO_INTSTATUS3_OFFSET)
#define GPIO1_INTSTATUS0 GPIO1_REG(GPIO_INTSTATUS0_OFFSET)
#define GPIO1_INTSTATUS1 GPIO1_REG(GPIO_INTSTATUS1_OFFSET)
#define GPIO1_INTSTATUS2 GPIO1_REG(GPIO_INTSTATUS2_OFFSET)
#define GPIO1_INTSTATUS3 GPIO1_REG(GPIO_INTSTATUS3_OFFSET)
#define GPIO2_INTSTATUS0 GPIO2_REG(GPIO_INTSTATUS0_OFFSET)
#define GPIO2_INTSTATUS1 GPIO2_REG(GPIO_INTSTATUS1_OFFSET)
#define GPIO3_INTSTATUS0 GPIO3_REG(GPIO_INTSTATUS0_OFFSET)
#define GPIO3_INTSTATUS1 GPIO3_REG(GPIO_INTSTATUS1_OFFSET)
#define GPIO3_INTSTATUS2 GPIO3_REG(GPIO_INTSTATUS2_OFFSET)

#define GPIOn_RAW_INTSTATUS0(n) GPIOn_REG(n,GPIO_RAW_INTSTATUS0_OFFSET)
#define GPIOn_RAW_INTSTATUS1(n) GPIOn_REG(n,GPIO_RAW_INTSTATUS1_OFFSET)
#define GPIOn_RAW_INTSTATUS2(n) GPIOn_REG(n,GPIO_RAW_INTSTATUS2_OFFSET)
#define GPIOn_RAW_INTSTATUS3(n) GPIOn_REG(n,GPIO_RAW_INTSTATUS3_OFFSET)
#define GPIO0_RAW_INTSTATUS0 GPIO0_REG(GPIO_RAW_INTSTATUS0_OFFSET)
#define GPIO0_RAW_INTSTATUS1 GPIO0_REG(GPIO_RAW_INTSTATUS1_OFFSET)
#define GPIO0_RAW_INTSTATUS2 GPIO0_REG(GPIO_RAW_INTSTATUS2_OFFSET)
#define GPIO0_RAW_INTSTATUS3 GPIO0_REG(GPIO_RAW_INTSTATUS3_OFFSET)
#define GPIO1_RAW_INTSTATUS0 GPIO1_REG(GPIO_RAW_INTSTATUS0_OFFSET)
#define GPIO1_RAW_INTSTATUS1 GPIO1_REG(GPIO_RAW_INTSTATUS1_OFFSET)
#define GPIO1_RAW_INTSTATUS2 GPIO1_REG(GPIO_RAW_INTSTATUS2_OFFSET)
#define GPIO1_RAW_INTSTATUS3 GPIO1_REG(GPIO_RAW_INTSTATUS3_OFFSET)
#define GPIO2_RAW_INTSTATUS0 GPIO2_REG(GPIO_RAW_INTSTATUS0_OFFSET)
#define GPIO2_RAW_INTSTATUS1 GPIO2_REG(GPIO_RAW_INTSTATUS1_OFFSET)
#define GPIO3_RAW_INTSTATUS0 GPIO3_REG(GPIO_RAW_INTSTATUS0_OFFSET)
#define GPIO3_RAW_INTSTATUS1 GPIO3_REG(GPIO_RAW_INTSTATUS1_OFFSET)
#define GPIO3_RAW_INTSTATUS2 GPIO3_REG(GPIO_RAW_INTSTATUS2_OFFSET)

#define GPIOn_DEBOUNCE0(n) GPIOn_REG(n,GPIO_DEBOUNCE0_OFFSET)
#define GPIOn_DEBOUNCE1(n) GPIOn_REG(n,GPIO_DEBOUNCE1_OFFSET)
#define GPIOn_DEBOUNCE2(n) GPIOn_REG(n,GPIO_DEBOUNCE2_OFFSET)
#define GPIOn_DEBOUNCE3(n) GPIOn_REG(n,GPIO_DEBOUNCE3_OFFSET)
#define GPIO0_DEBOUNCE0 GPIO0_REG(GPIO_DEBOUNCE0_OFFSET)
#define GPIO0_DEBOUNCE1 GPIO0_REG(GPIO_DEBOUNCE1_OFFSET)
#define GPIO0_DEBOUNCE2 GPIO0_REG(GPIO_DEBOUNCE2_OFFSET)
#define GPIO0_DEBOUNCE3 GPIO0_REG(GPIO_DEBOUNCE3_OFFSET)
#define GPIO1_DEBOUNCE0 GPIO1_REG(GPIO_DEBOUNCE0_OFFSET)
#define GPIO1_DEBOUNCE1 GPIO1_REG(GPIO_DEBOUNCE1_OFFSET)
#define GPIO1_DEBOUNCE2 GPIO1_REG(GPIO_DEBOUNCE2_OFFSET)
#define GPIO1_DEBOUNCE3 GPIO1_REG(GPIO_DEBOUNCE3_OFFSET)

#define GPIOn_EOI0(n) GPIOn_REG(n,GPIO_EOI0_OFFSET)
#define GPIOn_EOI1(n) GPIOn_REG(n,GPIO_EOI1_OFFSET)
#define GPIOn_EOI2(n) GPIOn_REG(n,GPIO_EOI2_OFFSET)
#define GPIOn_EOI3(n) GPIOn_REG(n,GPIO_EOI3_OFFSET)
#define GPIO0_EOI0 GPIO0_REG(GPIO_EOI0_OFFSET)
#define GPIO0_EOI1 GPIO0_REG(GPIO_EOI1_OFFSET)
#define GPIO0_EOI2 GPIO0_REG(GPIO_EOI2_OFFSET)
#define GPIO0_EOI3 GPIO0_REG(GPIO_EOI3_OFFSET)
#define GPIO1_EOI0 GPIO1_REG(GPIO_EOI0_OFFSET)
#define GPIO1_EOI1 GPIO1_REG(GPIO_EOI1_OFFSET)
#define GPIO1_EOI2 GPIO1_REG(GPIO_EOI2_OFFSET)
#define GPIO1_EOI3 GPIO1_REG(GPIO_EOI3_OFFSET)
#define GPIO2_EOI0 GPIO2_REG(GPIO_EOI0_OFFSET)
#define GPIO2_EOI1 GPIO2_REG(GPIO_EOI1_OFFSET)
#define GPIO3_EOI0 GPIO3_REG(GPIO_EOI0_OFFSET)
#define GPIO3_EOI1 GPIO3_REG(GPIO_EOI1_OFFSET)
#define GPIO3_EOI2 GPIO3_REG(GPIO_EOI2_OFFSET)

#define GPIOn_EXT0(n) GPIOn_REG(n,GPIO_EXT0_OFFSET)
#define GPIOn_EXT1(n) GPIOn_REG(n,GPIO_EXT1_OFFSET)
#define GPIOn_EXT2(n) GPIOn_REG(n,((n)==2?GPIO2_EXT2_OFFSET:GPIO_EXT2_OFFSET))
#define GPIOn_EXT3(n) GPIOn_REG(n,((n)==2?GPIO2_EXT3_OFFSET:GPIO_EXT3_OFFSET))
#define GPIO0_EXT0 GPIO0_REG(GPIO_EXT0_OFFSET)
#define GPIO0_EXT1 GPIO0_REG(GPIO_EXT1_OFFSET)
#define GPIO0_EXT2 GPIO0_REG(GPIO_EXT2_OFFSET)
#define GPIO0_EXT3 GPIO0_REG(GPIO_EXT3_OFFSET)
#define GPIO1_EXT0 GPIO1_REG(GPIO_EXT0_OFFSET)
#define GPIO1_EXT1 GPIO1_REG(GPIO_EXT1_OFFSET)
#define GPIO1_EXT2 GPIO1_REG(GPIO_EXT2_OFFSET)
#define GPIO1_EXT3 GPIO1_REG(GPIO_EXT3_OFFSET)
#define GPIO2_EXT0 GPIO2_REG(GPIO_EXT0_OFFSET)
#define GPIO2_EXT1 GPIO2_REG(GPIO_EXT1_OFFSET)
#define GPIO2_EXT2 GPIO2_REG(GPIO2_EXT2_OFFSET)
#define GPIO2_EXT3 GPIO2_REG(GPIO2_EXT3_OFFSET)
#define GPIO3_EXT0 GPIO3_REG(GPIO_EXT0_OFFSET)
#define GPIO3_EXT1 GPIO3_REG(GPIO_EXT1_OFFSET)
#define GPIO3_EXT2 GPIO3_REG(GPIO_EXT2_OFFSET)

#define GPIOn_LS_SYNC(n) GPIOn_REG(n,GPIO_LS_SYNC_OFFSET)
#define GPIO0_LS_SYNC GPIO0_REG(GPIO_LS_SYNC_OFFSET)
#define GPIO1_LS_SYNC GPIO1_REG(GPIO_LS_SYNC_OFFSET)
#define GPIO2_LS_SYNC GPIO2_REG(GPIO_LS_SYNC_OFFSET)
#define GPIO3_LS_SYNC GPIO3_REG(GPIO_LS_SYNC_OFFSET)
#endif
/***********************************WDT  Register Set**********************************/
#ifndef WDT_BASE_ADDR_DEFINE
#define WDT_BASE_ADDR_DEFINE

#define WDT_BASE_ADDR 0x3C00UL

#define WDT_REG_SIZE DEC8//DEC32

#define WDT_CR_OFFSET 0x0
#define WDT_TORR_OFFSET 0x4
#define WDT_CCVR_OFFSET 0x8
#define WDT_CRR_OFFSET 0xC
#define WDT_STAT_OFFSET 0x10
#define WDT_EOI_OFFSET 0x14

#define WDT_REG_ADDR(offset) REG_ADDR(WDT_BASE_ADDR, offset)
#define WDT_REG(offset) REG8(WDT_REG_ADDR(offset))//REG32(WDT_REG_ADDR(offset))

#define WDT_CR WDT_REG(WDT_CR_OFFSET)
#define WDT_TORR0 WDT_REG(WDT_TORR_OFFSET)// #define WDT_TORR WDT_REG(WDT_TORR_OFFSET)
#define WDT_TORR1 WDT_REG(WDT_TORR_OFFSET)
#define WDT_CCVR0 WDT_REG(WDT_CCVR_OFFSET)// #define WDT_CCVR WDT_REG(WDT_CCVR_OFFSET)
#define WDT_CCVR1 WDT_REG(WDT_CCVR_OFFSET)
#define WDT_CCVR2 WDT_REG(WDT_CCVR_OFFSET)
#define WDT_CCVR3 WDT_REG(WDT_CCVR_OFFSET)
#define WDT_CRR WDT_REG(WDT_CRR_OFFSET)
#define WDT_STAT WDT_REG(WDT_STAT_OFFSET)
#define WDT_EOI WDT_REG(WDT_EOI_OFFSET)
#endif
/***********************************RTC  Register Set**********************************/
#ifndef RTC_BASE_ADDR_DEFINE
#define RTC_BASE_ADDR_DEFINE

#define RTC_BASE_ADDR 0x3F00UL

#define RTC_REG_SIZE DEC8

#define RTC_CCVR0_OFFSET 0x00
#define RTC_CCVR1_OFFSET 0x01
#define RTC_CCVR2_OFFSET 0x02
#define RTC_CCVR3_OFFSET 0x03
#define RTC_CMR0_OFFSET 0x04
#define RTC_CMR1_OFFSET 0x05
#define RTC_CMR2_OFFSET 0x06
#define RTC_CMR3_OFFSET 0x07
#define RTC_CLR0_OFFSET 0x08
#define RTC_CLR1_OFFSET 0x09
#define RTC_CLR2_OFFSET 0x0A
#define RTC_CLR3_OFFSET 0x0B
#define RTC_CCR0_OFFSET 0x0C
#define RTC_CCR1_OFFSET 0x0D
#define RTC_CCR2_OFFSET 0x0E
#define RTC_CCR3_OFFSET 0x0F
#define RTC_STAT0_OFFSET 0x10
#define RTC_STAT1_OFFSET 0x11
#define RTC_STAT2_OFFSET 0x12
#define RTC_STAT3_OFFSET 0x13
#define RTC_RSTAT0_OFFSET 0x14
#define RTC_RSTAT1_OFFSET 0x15
#define RTC_RSTAT2_OFFSET 0x16
#define RTC_RSTAT3_OFFSET 0x17
#define RTC_EOI0_OFFSET 0x18
#define RTC_EOI1_OFFSET 0x19
#define RTC_EOI2_OFFSET 0x1A
#define RTC_EOI3_OFFSET 0x1B
#define RTC_COMP_VERSION0_OFFSET 0x1C
#define RTC_COMP_VERSION1_OFFSET 0x1D
#define RTC_COMP_VERSION2_OFFSET 0x1E
#define RTC_COMP_VERSION3_OFFSET 0x1F
#define RTC_CPSR0_OFFSET 0x20
#define RTC_CPSR1_OFFSET 0x21
#define RTC_CPSR2_OFFSET 0x22
#define RTC_CPSR3_OFFSET 0x23
#define RTC_CPCVR0_OFFSET 0x24
#define RTC_CPCVR1_OFFSET 0x25
#define RTC_CPCVR2_OFFSET 0x26
#define RTC_CPCVR3_OFFSET 0x27

#define RTC_REG_ADDR(offset) REG_ADDR(RTC_BASE_ADDR, offset)
#define RTC_REG(offset) REG8(RTC_REG_ADDR(offset))

#define RTC_CCVR0 RTC_REG(RTC_CCVR0_OFFSET) // 当前计数值
#define RTC_CCVR1 RTC_REG(RTC_CCVR1_OFFSET)
#define RTC_CCVR2 RTC_REG(RTC_CCVR2_OFFSET)
#define RTC_CCVR3 RTC_REG(RTC_CCVR3_OFFSET)
#define RTC_CMR0 RTC_REG(RTC_CMR0_OFFSET) // 计数比较值
#define RTC_CMR1 RTC_REG(RTC_CMR1_OFFSET)
#define RTC_CMR2 RTC_REG(RTC_CMR2_OFFSET)
#define RTC_CMR3 RTC_REG(RTC_CMR3_OFFSET)
#define RTC_CLR0 RTC_REG(RTC_CLR0_OFFSET) // 计数加载值
#define RTC_CLR1 RTC_REG(RTC_CLR1_OFFSET)
#define RTC_CLR2 RTC_REG(RTC_CLR2_OFFSET)
#define RTC_CLR3 RTC_REG(RTC_CLR3_OFFSET)
#define RTC_CCR0 RTC_REG(RTC_CCR0_OFFSET) // 控制寄存器
#define RTC_CCR1 RTC_REG(RTC_CCR1_OFFSET)
#define RTC_CCR2 RTC_REG(RTC_CCR2_OFFSET)
#define RTC_CCR3 RTC_REG(RTC_CCR3_OFFSET)
#define RTC_STAT0 RTC_REG(RTC_STAT0_OFFSET) // 状态寄存器
#define RTC_STAT1 RTC_REG(RTC_STAT1_OFFSET)
#define RTC_STAT2 RTC_REG(RTC_STAT2_OFFSET)
#define RTC_STAT3 RTC_REG(RTC_STAT3_OFFSET)
#define RTC_RSTAT0 RTC_REG(RTC_RSTAT0_OFFSET) // 原始状态寄存器
#define RTC_RSTAT1 RTC_REG(RTC_RSTAT1_OFFSET)
#define RTC_RSTAT2 RTC_REG(RTC_RSTAT2_OFFSET)
#define RTC_RSTAT3 RTC_REG(RTC_RSTAT3_OFFSET)
#define RTC_EOI0 RTC_REG(RTC_EOI0_OFFSET) // 清除中断
#define RTC_EOI1 RTC_REG(RTC_EOI1_OFFSET)
#define RTC_EOI2 RTC_REG(RTC_EOI2_OFFSET)
#define RTC_EOI3 RTC_REG(RTC_EOI3_OFFSET)
#define RTC_COMP_VERSION0 RTC_REG(RTC_COMP_VERSION0_OFFSET) // 版本号
#define RTC_COMP_VERSION1 RTC_REG(RTC_COMP_VERSION1_OFFSET)
#define RTC_COMP_VERSION2 RTC_REG(RTC_COMP_VERSION2_OFFSET)
#define RTC_COMP_VERSION3 RTC_REG(RTC_COMP_VERSION3_OFFSET)
#define RTC_CPSR0 RTC_REG(RTC_CPSR0_OFFSET) // 预分频寄存器
#define RTC_CPSR1 RTC_REG(RTC_CPSR1_OFFSET)
#define RTC_CPSR2 RTC_REG(RTC_CPSR2_OFFSET)
#define RTC_CPSR3 RTC_REG(RTC_CPSR3_OFFSET)
#define RTC_CPCVR0 RTC_REG(RTC_CPCVR0_OFFSET) // 当前预分频计数值寄存器器
#define RTC_CPCVR1 RTC_REG(RTC_CPCVR1_OFFSET)
#define RTC_CPCVR2 RTC_REG(RTC_CPCVR2_OFFSET)
#define RTC_CPCVR3 RTC_REG(RTC_CPCVR3_OFFSET)
#endif
/***********************************SMBUS  Register Set**********************************/
#ifndef SMBUS_BASE_ADDR_DEFINE
#define SMBUS_BASE_ADDR_DEFINE

#define SMBUSn_BASE_ADDR(channel) (SMBUS0_BASE_ADDR+(((channel)+((channel)>=7?6:((channel)>=4?1:0)))<<8))
#define SMBUS0_BASE_ADDR 0x4000UL
#define SMBUS1_BASE_ADDR 0x4100UL
#define SMBUS2_BASE_ADDR 0x4200UL
#define SMBUS3_BASE_ADDR 0x4300UL
#define SMBUS4_BASE_ADDR 0x4500UL
#define SMBUS5_BASE_ADDR 0x4600UL
#define SMBUS6_BASE_ADDR 0x4700UL
#define SMBUS7_BASE_ADDR 0x4D00UL
#define SMBUS8_BASE_ADDR 0x4E00UL

#define SMBUS_REG_SIZE DEC16

#define SMBUS_CON_OFFSET 0x0
#define SMBUS_TAR_OFFSET 0x4
#define SMBUS_SAR_OFFSET 0x8
#define SMBUS_HS_MADDR_OFFSET 0xC
#define SMBUS_DATA_CMD_OFFSET 0x10
#define SMBUS_SS_SCL_HCNT_OFFSET 0x14
#define SMBUS_SS_SCL_LCNT_OFFSET 0x18
#define SMBUS_FS_SCL_HCNT_OFFSET 0x1C
#define SMBUS_FS_SCL_LCNT_OFFSET 0x20
#define SMBUS_HS_SCL_HCNT_OFFSET 0x24
#define SMBUS_HS_SCL_LCNT_OFFSET 0x28
#define SMBUS_INTR_STAT_OFFSET 0x2C
#define SMBUS_INTR_MASK_OFFSET 0x30
#define SMBUS_RAW_INTR_STAT_OFFSET 0x34
#define SMBUS_RX_TL_OFFSET 0x38
#define SMBUS_TX_TL_OFFSET 0x3C
#define SMBUS_CLR_INTR_OFFSET 0x40
#define SMBUS_CLR_RX_UNDER_OFFSET 0x44
#define SMBUS_CLR_RX_OVER_OFFSET 0x48
#define SMBUS_CLR_TX_OVER_OFFSET 0x4C
#define SMBUS_CLR_RD_REQ_OFFSET 0x50
#define SMBUS_CLR_TX_ABRT_OFFSET 0x54
#define SMBUS_CLR_RX_DONE_OFFSET 0x58
#define SMBUS_CLR_ACTIVITY_OFFSET 0x5C
#define SMBUS_CLR_STOP_DET_OFFSET 0x60
#define SMBUS_CLR_START_DET_OFFSET 0x64
#define SMBUS_CLR_GEN_CALL_OFFSET 0x68
#define SMBUS_ENABLE_OFFSET 0x6C
#define SMBUS_STATUS_OFFSET 0x70
#define SMBUS_TXFLR_OFFSET 0x74
#define SMBUS_RXFLR_OFFSET 0x78
#define SMBUS_SDA_HOLD_OFFSET 0x7C
#define SMBUS_TX_ABRT_SOURCE_OFFSET 0x80
// #define SMBUS_SLV_DATA_NAMECK_ONLY_OFFSET 0x84
#define SMBUS_DMA_CR_OFFSET 0x88
// #define SMBUS_DMA_TDLR_OFFSET 0x8C
// #define SMBUS_DMA_RDLR_OFFSET 0x90
// #define SMBUS_SDA_SETUP_OFFSET 0x94
#define SMBUS_ACK_GENERAL_CALL_OFFSET 0x98
#define SMBUS_ENABLE_STATUS_OFFSET 0x9C
#define SMBUS_FS_SPKLEN_OFFSET 0xA0
#define SMBUS_HS_SPKLEN_OFFSET 0xA4
// #define SMBUS_CLR_RESTART_DET_OFFSET 0xA8
// #define SMBUS_SCL_STUCK_AT_LOW_TIMEOUT_OFFSET 0xAC
// #define SMBUS_SDA_STUCK_AT_LOW_TIMEOUT_OFFSET 0xB0
// #define SMBUS_CLR_SCL_STUCK_DET_OFFSET 0xB4
// #define SMBUS_DEVICE_ID_OFFSET 0xB8
// #define SMBUS_CLK_LOW_SEXT_OFFSET 0xBC
// #define SMBUS_CLK_LOW_MEXT_OFFSET 0xC0
// #define SMBUS_THIGH_MAX_IDLE_COUNT_OFFSET 0xC4
// #define SMBUS_INTR_STAT_OFFSET 0xC8
// #define SMBUS_INTR_MASK_OFFSET 0xCC
// #define SMBUS_RAW_INTR_STAT_OFFSET 0xD0
// #define SMBUS_CLR_SMBUS_INTR_OFFSET 0xD4
// #define SMBUS_OPTIONAL_SAR_OFFSET 0xD8
// #define SMBUS_UDID_WORD0_OFFSET 0xDC
// #define SMBUS_UDID_WORD1_OFFSET 0xE0
// #define SMBUS_UDID_WORD2_OFFSET 0xE4
// #define SMBUS_UDID_WORD3_OFFSET 0xE8
// #define SMBUS_REG_TIMEOUT_RST_OFFSET 0xF0
// #define SMBUS_COMP_PARAM_1_OFFSET 0xF4
// #define SMBUS_COMP_VERSION_OFFSET 0xF8
// #define SMBUS_COMP_TYPE_OFFSET 0xFC
#if SMBUS_REG_SIZE==DEC8

#define SMBUS_REG0_OFFSET 0
#define SMBUS_REG1_OFFSET 1
#define SMBUS_REG2_OFFSET 2
#define SMBUS_REG3_OFFSET 3

#define SMBUS_CON0_OFFSET (SMBUS_CON_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CON1_OFFSET (SMBUS_CON_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CON2_OFFSET (SMBUS_CON_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_CON3_OFFSET (SMBUS_CON_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_TAR0_OFFSET (SMBUS_TAR_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_TAR1_OFFSET (SMBUS_TAR_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_TAR2_OFFSET (SMBUS_TAR_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_TAR3_OFFSET (SMBUS_TAR_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_SAR0_OFFSET (SMBUS_SAR_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_SAR1_OFFSET (SMBUS_SAR_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_SAR2_OFFSET (SMBUS_SAR_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_SAR3_OFFSET (SMBUS_SAR_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_HS_MADDR0_OFFSET (SMBUS_HS_MADDR_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_HS_MADDR1_OFFSET (SMBUS_HS_MADDR_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_HS_MADDR2_OFFSET (SMBUS_HS_MADDR_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_HS_MADDR3_OFFSET (SMBUS_HS_MADDR_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_DATA_CMD0_OFFSET (SMBUS_DATA_CMD_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_DATA_CMD1_OFFSET (SMBUS_DATA_CMD_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_DATA_CMD2_OFFSET (SMBUS_DATA_CMD_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_DATA_CMD3_OFFSET (SMBUS_DATA_CMD_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_SS_SCL_HCNT0_OFFSET (SMBUS_SS_SCL_HCNT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_SS_SCL_HCNT1_OFFSET (SMBUS_SS_SCL_HCNT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_SS_SCL_HCNT2_OFFSET (SMBUS_SS_SCL_HCNT_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_SS_SCL_HCNT3_OFFSET (SMBUS_SS_SCL_HCNT_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_SS_SCL_LCNT0_OFFSET (SMBUS_SS_SCL_LCNT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_SS_SCL_LCNT1_OFFSET (SMBUS_SS_SCL_LCNT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_SS_SCL_LCNT2_OFFSET (SMBUS_SS_SCL_LCNT_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_SS_SCL_LCNT3_OFFSET (SMBUS_SS_SCL_LCNT_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_FS_SCL_HCNT0_OFFSET (SMBUS_FS_SCL_HCNT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_FS_SCL_HCNT1_OFFSET (SMBUS_FS_SCL_HCNT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_FS_SCL_HCNT2_OFFSET (SMBUS_FS_SCL_HCNT_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_FS_SCL_HCNT3_OFFSET (SMBUS_FS_SCL_HCNT_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_FS_SCL_LCNT0_OFFSET (SMBUS_FS_SCL_LCNT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_FS_SCL_LCNT1_OFFSET (SMBUS_FS_SCL_LCNT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_FS_SCL_LCNT2_OFFSET (SMBUS_FS_SCL_LCNT_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_FS_SCL_LCNT3_OFFSET (SMBUS_FS_SCL_LCNT_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_HS_SCL_HCNT0_OFFSET (SMBUS_HS_SCL_HCNT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_HS_SCL_HCNT1_OFFSET (SMBUS_HS_SCL_HCNT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_HS_SCL_HCNT2_OFFSET (SMBUS_HS_SCL_HCNT_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_HS_SCL_HCNT3_OFFSET (SMBUS_HS_SCL_HCNT_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_HS_SCL_LCNT0_OFFSET (SMBUS_HS_SCL_LCNT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_HS_SCL_LCNT1_OFFSET (SMBUS_HS_SCL_LCNT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_HS_SCL_LCNT2_OFFSET (SMBUS_HS_SCL_LCNT_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_HS_SCL_LCNT3_OFFSET (SMBUS_HS_SCL_LCNT_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_INTR_STAT0_OFFSET (SMBUS_INTR_STAT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_INTR_STAT1_OFFSET (SMBUS_INTR_STAT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_INTR_STAT2_OFFSET (SMBUS_INTR_STAT_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_INTR_STAT3_OFFSET (SMBUS_INTR_STAT_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_INTR_MASK0_OFFSET (SMBUS_INTR_MASK_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_INTR_MASK1_OFFSET (SMBUS_INTR_MASK_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_INTR_MASK2_OFFSET (SMBUS_INTR_MASK_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_INTR_MASK3_OFFSET (SMBUS_INTR_MASK_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_RAW_INTR_STAT0_OFFSET (SMBUS_RAW_INTR_STAT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_RAW_INTR_STAT1_OFFSET (SMBUS_RAW_INTR_STAT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_RAW_INTR_STAT2_OFFSET (SMBUS_RAW_INTR_STAT_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_RAW_INTR_STAT3_OFFSET (SMBUS_RAW_INTR_STAT_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_RX_TL0_OFFSET (SMBUS_RX_TL_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_RX_TL1_OFFSET (SMBUS_RX_TL_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_RX_TL2_OFFSET (SMBUS_RX_TL_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_RX_TL3_OFFSET (SMBUS_RX_TL_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_TX_TL0_OFFSET (SMBUS_TX_TL_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_TX_TL1_OFFSET (SMBUS_TX_TL_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_TX_TL2_OFFSET (SMBUS_TX_TL_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_TX_TL3_OFFSET (SMBUS_TX_TL_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_CLR_INTR0_OFFSET (SMBUS_CLR_INTR_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_INTR1_OFFSET (SMBUS_CLR_INTR_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_INTR2_OFFSET (SMBUS_CLR_INTR_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_CLR_INTR3_OFFSET (SMBUS_CLR_INTR_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_CLR_RX_UNDER0_OFFSET (SMBUS_CLR_RX_UNDER_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_RX_UNDER1_OFFSET (SMBUS_CLR_RX_UNDER_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_RX_UNDER2_OFFSET (SMBUS_CLR_RX_UNDER_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_CLR_RX_UNDER3_OFFSET (SMBUS_CLR_RX_UNDER_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_CLR_RX_OVER0_OFFSET (SMBUS_CLR_RX_OVER_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_RX_OVER1_OFFSET (SMBUS_CLR_RX_OVER_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_RX_OVER2_OFFSET (SMBUS_CLR_RX_OVER_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_CLR_RX_OVER3_OFFSET (SMBUS_CLR_RX_OVER_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_CLR_TX_OVER0_OFFSET (SMBUS_CLR_TX_OVER_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_TX_OVER1_OFFSET (SMBUS_CLR_TX_OVER_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_TX_OVER2_OFFSET (SMBUS_CLR_TX_OVER_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_CLR_TX_OVER3_OFFSET (SMBUS_CLR_TX_OVER_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_CLR_RD_REQ0_OFFSET (SMBUS_CLR_RD_REQ_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_RD_REQ1_OFFSET (SMBUS_CLR_RD_REQ_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_RD_REQ2_OFFSET (SMBUS_CLR_RD_REQ_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_CLR_RD_REQ3_OFFSET (SMBUS_CLR_RD_REQ_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_CLR_TX_ABRT0_OFFSET (SMBUS_CLR_TX_ABRT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_TX_ABRT1_OFFSET (SMBUS_CLR_TX_ABRT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_TX_ABRT2_OFFSET (SMBUS_CLR_TX_ABRT_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_CLR_TX_ABRT3_OFFSET (SMBUS_CLR_TX_ABRT_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_CLR_RX_DONE0_OFFSET (SMBUS_CLR_RX_DONE_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_RX_DONE1_OFFSET (SMBUS_CLR_RX_DONE_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_RX_DONE2_OFFSET (SMBUS_CLR_RX_DONE_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_CLR_RX_DONE3_OFFSET (SMBUS_CLR_RX_DONE_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_CLR_ACTIVITY0_OFFSET (SMBUS_CLR_ACTIVITY_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_ACTIVITY1_OFFSET (SMBUS_CLR_ACTIVITY_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_ACTIVITY2_OFFSET (SMBUS_CLR_ACTIVITY_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_CLR_ACTIVITY3_OFFSET (SMBUS_CLR_ACTIVITY_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_CLR_STOP_DET0_OFFSET (SMBUS_CLR_STOP_DET_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_STOP_DET1_OFFSET (SMBUS_CLR_STOP_DET_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_STOP_DET2_OFFSET (SMBUS_CLR_STOP_DET_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_CLR_STOP_DET3_OFFSET (SMBUS_CLR_STOP_DET_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_CLR_START_DET0_OFFSET (SMBUS_CLR_START_DET_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_START_DET1_OFFSET (SMBUS_CLR_START_DET_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_START_DET2_OFFSET (SMBUS_CLR_START_DET_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_CLR_START_DET3_OFFSET (SMBUS_CLR_START_DET_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_CLR_GEN_CALL0_OFFSET (SMBUS_CLR_GEN_CALL_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_GEN_CALL1_OFFSET (SMBUS_CLR_GEN_CALL_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_GEN_CALL2_OFFSET (SMBUS_CLR_GEN_CALL_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_CLR_GEN_CALL3_OFFSET (SMBUS_CLR_GEN_CALL_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_ENABLE0_OFFSET (SMBUS_ENABLE_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_ENABLE1_OFFSET (SMBUS_ENABLE_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_ENABLE2_OFFSET (SMBUS_ENABLE_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_ENABLE3_OFFSET (SMBUS_ENABLE_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_STATUS0_OFFSET (SMBUS_STATUS_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_STATUS1_OFFSET (SMBUS_STATUS_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_STATUS2_OFFSET (SMBUS_STATUS_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_STATUS3_OFFSET (SMBUS_STATUS_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_TXFLR0_OFFSET (SMBUS_TXFLR_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_TXFLR1_OFFSET (SMBUS_TXFLR_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_TXFLR2_OFFSET (SMBUS_TXFLR_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_TXFLR3_OFFSET (SMBUS_TXFLR_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_RXFLR0_OFFSET (SMBUS_RXFLR_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_RXFLR1_OFFSET (SMBUS_RXFLR_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_RXFLR2_OFFSET (SMBUS_RXFLR_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_RXFLR3_OFFSET (SMBUS_RXFLR_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_SDA_HOLD0_OFFSET (SMBUS_SDA_HOLD_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_SDA_HOLD1_OFFSET (SMBUS_SDA_HOLD_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_SDA_HOLD2_OFFSET (SMBUS_SDA_HOLD_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_SDA_HOLD3_OFFSET (SMBUS_SDA_HOLD_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_TX_ABRT_SOURCE0_OFFSET (SMBUS_TX_ABRT_SOURCE_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_TX_ABRT_SOURCE1_OFFSET (SMBUS_TX_ABRT_SOURCE_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_TX_ABRT_SOURCE2_OFFSET (SMBUS_TX_ABRT_SOURCE_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_TX_ABRT_SOURCE3_OFFSET (SMBUS_TX_ABRT_SOURCE_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET (SMBUS_SLV_DATA_NAMECK_ONLY_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET (SMBUS_SLV_DATA_NAMECK_ONLY_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_SLV_DATA_NAMECK_ONLY2_OFFSET (SMBUS_SLV_DATA_NAMECK_ONLY_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_SLV_DATA_NAMECK_ONLY3_OFFSET (SMBUS_SLV_DATA_NAMECK_ONLY_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_DMA_CR0_OFFSET (SMBUS_DMA_CR_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_DMA_CR1_OFFSET (SMBUS_DMA_CR_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_DMA_CR2_OFFSET (SMBUS_DMA_CR_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_DMA_CR3_OFFSET (SMBUS_DMA_CR_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_DMA_TDLR0_OFFSET (SMBUS_DMA_TDLR_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_DMA_TDLR1_OFFSET (SMBUS_DMA_TDLR_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_DMA_TDLR2_OFFSET (SMBUS_DMA_TDLR_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_DMA_TDLR3_OFFSET (SMBUS_DMA_TDLR_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_DMA_RDLR0_OFFSET (SMBUS_DMA_RDLR_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_DMA_RDLR1_OFFSET (SMBUS_DMA_RDLR_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_DMA_RDLR2_OFFSET (SMBUS_DMA_RDLR_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_DMA_RDLR3_OFFSET (SMBUS_DMA_RDLR_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_SDA_SETUP0_OFFSET (SMBUS_SDA_SETUP_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_SDA_SETUP1_OFFSET (SMBUS_SDA_SETUP_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_SDA_SETUP2_OFFSET (SMBUS_SDA_SETUP_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_SDA_SETUP3_OFFSET (SMBUS_SDA_SETUP_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_ACK_GENERAL_CALL0_OFFSET (SMBUS_ACK_GENERAL_CALL_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_ACK_GENERAL_CALL1_OFFSET (SMBUS_ACK_GENERAL_CALL_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_ACK_GENERAL_CALL2_OFFSET (SMBUS_ACK_GENERAL_CALL_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_ACK_GENERAL_CALL3_OFFSET (SMBUS_ACK_GENERAL_CALL_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_ENABLE_STATUS0_OFFSET (SMBUS_ENABLE_STATUS_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_ENABLE_STATUS1_OFFSET (SMBUS_ENABLE_STATUS_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_ENABLE_STATUS2_OFFSET (SMBUS_ENABLE_STATUS_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_ENABLE_STATUS3_OFFSET (SMBUS_ENABLE_STATUS_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_FS_SPKLEN0_OFFSET (SMBUS_FS_SPKLEN_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_FS_SPKLEN1_OFFSET (SMBUS_FS_SPKLEN_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_FS_SPKLEN2_OFFSET (SMBUS_FS_SPKLEN_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_FS_SPKLEN3_OFFSET (SMBUS_FS_SPKLEN_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS_HS_SPKLEN0_OFFSET (SMBUS_HS_SPKLEN_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_HS_SPKLEN1_OFFSET (SMBUS_HS_SPKLEN_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_HS_SPKLEN2_OFFSET (SMBUS_HS_SPKLEN_OFFSET+SMBUS_REG2_OFFSET)
#define SMBUS_HS_SPKLEN3_OFFSET (SMBUS_HS_SPKLEN_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_CLR_RESTART_DET0_OFFSET (SMBUS_CLR_RESTART_DET_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_CLR_RESTART_DET1_OFFSET (SMBUS_CLR_RESTART_DET_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_CLR_RESTART_DET2_OFFSET (SMBUS_CLR_RESTART_DET_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_CLR_RESTART_DET3_OFFSET (SMBUS_CLR_RESTART_DET_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET (SMBUS_SCL_STUCK_AT_LOW_TIMEOUT_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET (SMBUS_SCL_STUCK_AT_LOW_TIMEOUT_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_SCL_STUCK_AT_LOW_TIMEOUT2_OFFSET (SMBUS_SCL_STUCK_AT_LOW_TIMEOUT_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_SCL_STUCK_AT_LOW_TIMEOUT3_OFFSET (SMBUS_SCL_STUCK_AT_LOW_TIMEOUT_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET (SMBUS_SDA_STUCK_AT_LOW_TIMEOUT_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET (SMBUS_SDA_STUCK_AT_LOW_TIMEOUT_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_SDA_STUCK_AT_LOW_TIMEOUT2_OFFSET (SMBUS_SDA_STUCK_AT_LOW_TIMEOUT_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_SDA_STUCK_AT_LOW_TIMEOUT3_OFFSET (SMBUS_SDA_STUCK_AT_LOW_TIMEOUT_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_CLR_SCL_STUCK_DET0_OFFSET (SMBUS_CLR_SCL_STUCK_DET_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_CLR_SCL_STUCK_DET1_OFFSET (SMBUS_CLR_SCL_STUCK_DET_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_CLR_SCL_STUCK_DET2_OFFSET (SMBUS_CLR_SCL_STUCK_DET_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_CLR_SCL_STUCK_DET3_OFFSET (SMBUS_CLR_SCL_STUCK_DET_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_DEVICE_ID0_OFFSET (SMBUS_DEVICE_ID_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_DEVICE_ID1_OFFSET (SMBUS_DEVICE_ID_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_DEVICE_ID2_OFFSET (SMBUS_DEVICE_ID_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_DEVICE_ID3_OFFSET (SMBUS_DEVICE_ID_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_CLK_LOW_SEXT0_OFFSET (SMBUS_CLK_LOW_SEXT_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_CLK_LOW_SEXT1_OFFSET (SMBUS_CLK_LOW_SEXT_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_CLK_LOW_SEXT2_OFFSET (SMBUS_CLK_LOW_SEXT_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_CLK_LOW_SEXT3_OFFSET (SMBUS_CLK_LOW_SEXT_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_CLK_LOW_MEXT0_OFFSET (SMBUS_CLK_LOW_MEXT_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_CLK_LOW_MEXT1_OFFSET (SMBUS_CLK_LOW_MEXT_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_CLK_LOW_MEXT2_OFFSET (SMBUS_CLK_LOW_MEXT_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_CLK_LOW_MEXT3_OFFSET (SMBUS_CLK_LOW_MEXT_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET (SMBUS_THIGH_MAX_IDLE_COUNT_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET (SMBUS_THIGH_MAX_IDLE_COUNT_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_THIGH_MAX_IDLE_COUNT2_OFFSET (SMBUS_THIGH_MAX_IDLE_COUNT_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_THIGH_MAX_IDLE_COUNT3_OFFSET (SMBUS_THIGH_MAX_IDLE_COUNT_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_INTR_STAT0_OFFSET (SMBUS_INTR_STAT_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_INTR_STAT1_OFFSET (SMBUS_INTR_STAT_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_INTR_STAT2_OFFSET (SMBUS_INTR_STAT_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_INTR_STAT3_OFFSET (SMBUS_INTR_STAT_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_INTR_MASK0_OFFSET (SMBUS_INTR_MASK_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_INTR_MASK1_OFFSET (SMBUS_INTR_MASK_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_INTR_MASK2_OFFSET (SMBUS_INTR_MASK_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_INTR_MASK3_OFFSET (SMBUS_INTR_MASK_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_RAW_INTR_STAT0_OFFSET (SMBUS_RAW_INTR_STAT_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_RAW_INTR_STAT1_OFFSET (SMBUS_RAW_INTR_STAT_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_RAW_INTR_STAT2_OFFSET (SMBUS_RAW_INTR_STAT_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_RAW_INTR_STAT3_OFFSET (SMBUS_RAW_INTR_STAT_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_CLR_SMBUS_INTR0_OFFSET (SMBUS_CLR_SMBUS_INTR_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_CLR_SMBUS_INTR1_OFFSET (SMBUS_CLR_SMBUS_INTR_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_CLR_SMBUS_INTR2_OFFSET (SMBUS_CLR_SMBUS_INTR_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_CLR_SMBUS_INTR3_OFFSET (SMBUS_CLR_SMBUS_INTR_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_OPTIONAL_SAR0_OFFSET (SMBUS_OPTIONAL_SAR_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_OPTIONAL_SAR1_OFFSET (SMBUS_OPTIONAL_SAR_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_OPTIONAL_SAR2_OFFSET (SMBUS_OPTIONAL_SAR_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_OPTIONAL_SAR3_OFFSET (SMBUS_OPTIONAL_SAR_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_UDID_WORD0_0_OFFSET (SMBUS_UDID_WORD0_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_UDID_WORD0_1_OFFSET (SMBUS_UDID_WORD0_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_UDID_WORD0_2_OFFSET (SMBUS_UDID_WORD0_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_UDID_WORD0_3_OFFSET (SMBUS_UDID_WORD0_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_UDID_WORD1_0_OFFSET (SMBUS_UDID_WORD1_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_UDID_WORD1_1_OFFSET (SMBUS_UDID_WORD1_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_UDID_WORD1_2_OFFSET (SMBUS_UDID_WORD1_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_UDID_WORD1_3_OFFSET (SMBUS_UDID_WORD1_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_UDID_WORD2_0_OFFSET (SMBUS_UDID_WORD2_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_UDID_WORD2_1_OFFSET (SMBUS_UDID_WORD2_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_UDID_WORD2_2_OFFSET (SMBUS_UDID_WORD2_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_UDID_WORD2_3_OFFSET (SMBUS_UDID_WORD2_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_UDID_WORD3_0_OFFSET (SMBUS_UDID_WORD3_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_UDID_WORD3_1_OFFSET (SMBUS_UDID_WORD3_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_UDID_WORD3_2_OFFSET (SMBUS_UDID_WORD3_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_UDID_WORD3_3_OFFSET (SMBUS_UDID_WORD3_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_REG_TIMEOUT_RST0_OFFSET (SMBUS_REG_TIMEOUT_RST_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_REG_TIMEOUT_RST1_OFFSET (SMBUS_REG_TIMEOUT_RST_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_REG_TIMEOUT_RST2_OFFSET (SMBUS_REG_TIMEOUT_RST_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_REG_TIMEOUT_RST3_OFFSET (SMBUS_REG_TIMEOUT_RST_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_COMP_PARAM_1_0_OFFSET (SMBUS_COMP_PARAM_1_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_COMP_PARAM_1_1_OFFSET (SMBUS_COMP_PARAM_1_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_COMP_PARAM_1_2_OFFSET (SMBUS_COMP_PARAM_1_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_COMP_PARAM_1_3_OFFSET (SMBUS_COMP_PARAM_1_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_COMP_VERSION0_OFFSET (SMBUS_COMP_VERSION_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_COMP_VERSION1_OFFSET (SMBUS_COMP_VERSION_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_COMP_VERSION2_OFFSET (SMBUS_COMP_VERSION_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_COMP_VERSION3_OFFSET (SMBUS_COMP_VERSION_OFFSET+SMBUS_REG3_OFFSET)
// #define SMBUS_COMP_TYPE0_OFFSET (SMBUS_COMP_TYPE_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_COMP_TYPE1_OFFSET (SMBUS_COMP_TYPE_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_COMP_TYPE2_OFFSET (SMBUS_COMP_TYPE_OFFSET+SMBUS_REG2_OFFSET)
// #define SMBUS_COMP_TYPE3_OFFSET (SMBUS_COMP_TYPE_OFFSET+SMBUS_REG3_OFFSET)
#define SMBUS0_REG_ADDR(offset) REG_ADDR(SMBUS0_BASE_ADDR, offset)
#define SMBUS1_REG_ADDR(offset) REG_ADDR(SMBUS1_BASE_ADDR, offset)
#define SMBUS2_REG_ADDR(offset) REG_ADDR(SMBUS2_BASE_ADDR, offset)
#define SMBUS3_REG_ADDR(offset) REG_ADDR(SMBUS3_BASE_ADDR, offset)
#define SMBUS4_REG_ADDR(offset) REG_ADDR(SMBUS4_BASE_ADDR, offset)
#define SMBUS5_REG_ADDR(offset) REG_ADDR(SMBUS5_BASE_ADDR, offset)
#define SMBUS6_REG_ADDR(offset) REG_ADDR(SMBUS6_BASE_ADDR, offset)
#define SMBUS7_REG_ADDR(offset) REG_ADDR(SMBUS7_BASE_ADDR, offset)
#define SMBUS8_REG_ADDR(offset) REG_ADDR(SMBUS8_BASE_ADDR, offset)
#define SMBUSn_REG_ADDR(channel,offset) REG_ADDR((SMBUS0_BASE_ADDR+(((channel)+((channel)>=7?6:((channel)>=4?1:0)))<<8)), offset)
// #define SMBUSn_REGn_ADDR(channel,offset,regn) SMBUSn_REG_ADDR(channel,(offset+(regn&3)))
#define SMBUS0_REG(offset) REG8(SMBUS0_REG_ADDR(offset))
#define SMBUS1_REG(offset) REG8(SMBUS1_REG_ADDR(offset))
#define SMBUS2_REG(offset) REG8(SMBUS2_REG_ADDR(offset))
#define SMBUS3_REG(offset) REG8(SMBUS3_REG_ADDR(offset))
#define SMBUS4_REG(offset) REG8(SMBUS4_REG_ADDR(offset))
#define SMBUS5_REG(offset) REG8(SMBUS5_REG_ADDR(offset))
#define SMBUS6_REG(offset) REG8(SMBUS6_REG_ADDR(offset))
#define SMBUS7_REG(offset) REG8(SMBUS7_REG_ADDR(offset))
#define SMBUS8_REG(offset) REG8(SMBUS8_REG_ADDR(offset))
#define SMBUSn_REG(channel,offset) REG8(SMBUSn_REG_ADDR(channel,offset))
// #define SMBUSn_REGn(channel,offset,regn) REG8(SMBUSn_REGn_ADDR(channel,offset,regn))
#define SMBUS0_CON0 SMBUS0_REG(SMBUS_CON0_OFFSET)
#define SMBUS0_CON1 SMBUS0_REG(SMBUS_CON1_OFFSET)
#define SMBUS0_CON2 SMBUS0_REG(SMBUS_CON2_OFFSET)
#define SMBUS0_CON3 SMBUS0_REG(SMBUS_CON3_OFFSET)
#define SMBUS0_TAR0 SMBUS0_REG(SMBUS_TAR0_OFFSET)
#define SMBUS0_TAR1 SMBUS0_REG(SMBUS_TAR1_OFFSET)
#define SMBUS0_TAR2 SMBUS0_REG(SMBUS_TAR2_OFFSET)
#define SMBUS0_TAR3 SMBUS0_REG(SMBUS_TAR3_OFFSET)
#define SMBUS0_SAR0 SMBUS0_REG(SMBUS_SAR0_OFFSET)
#define SMBUS0_SAR1 SMBUS0_REG(SMBUS_SAR1_OFFSET)
#define SMBUS0_SAR2 SMBUS0_REG(SMBUS_SAR2_OFFSET)
#define SMBUS0_SAR3 SMBUS0_REG(SMBUS_SAR3_OFFSET)
#define SMBUS0_HS_MADDR0 SMBUS0_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS0_HS_MADDR1 SMBUS0_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS0_HS_MADDR2 SMBUS0_REG(SMBUS_HS_MADDR2_OFFSET)
#define SMBUS0_HS_MADDR3 SMBUS0_REG(SMBUS_HS_MADDR3_OFFSET)
#define SMBUS0_DATA_CMD0 SMBUS0_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS0_DATA_CMD1 SMBUS0_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS0_DATA_CMD2 SMBUS0_REG(SMBUS_DATA_CMD2_OFFSET)
#define SMBUS0_DATA_CMD3 SMBUS0_REG(SMBUS_DATA_CMD3_OFFSET)
#define SMBUS0_SS_SCL_HCNT0 SMBUS0_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS0_SS_SCL_HCNT1 SMBUS0_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS0_SS_SCL_HCNT2 SMBUS0_REG(SMBUS_SS_SCL_HCNT2_OFFSET)
#define SMBUS0_SS_SCL_HCNT3 SMBUS0_REG(SMBUS_SS_SCL_HCNT3_OFFSET)
#define SMBUS0_SS_SCL_LCNT0 SMBUS0_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS0_SS_SCL_LCNT1 SMBUS0_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS0_SS_SCL_LCNT2 SMBUS0_REG(SMBUS_SS_SCL_LCNT2_OFFSET)
#define SMBUS0_SS_SCL_LCNT3 SMBUS0_REG(SMBUS_SS_SCL_LCNT3_OFFSET)
#define SMBUS0_FS_SCL_HCNT0 SMBUS0_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS0_FS_SCL_HCNT1 SMBUS0_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS0_FS_SCL_HCNT2 SMBUS0_REG(SMBUS_FS_SCL_HCNT2_OFFSET)
#define SMBUS0_FS_SCL_HCNT3 SMBUS0_REG(SMBUS_FS_SCL_HCNT3_OFFSET)
#define SMBUS0_FS_SCL_LCNT0 SMBUS0_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS0_FS_SCL_LCNT1 SMBUS0_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS0_FS_SCL_LCNT2 SMBUS0_REG(SMBUS_FS_SCL_LCNT2_OFFSET)
#define SMBUS0_FS_SCL_LCNT3 SMBUS0_REG(SMBUS_FS_SCL_LCNT3_OFFSET)
#define SMBUS0_HS_SCL_HCNT0 SMBUS0_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS0_HS_SCL_HCNT1 SMBUS0_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS0_HS_SCL_HCNT2 SMBUS0_REG(SMBUS_HS_SCL_HCNT2_OFFSET)
#define SMBUS0_HS_SCL_HCNT3 SMBUS0_REG(SMBUS_HS_SCL_HCNT3_OFFSET)
#define SMBUS0_HS_SCL_LCNT0 SMBUS0_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS0_HS_SCL_LCNT1 SMBUS0_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS0_HS_SCL_LCNT2 SMBUS0_REG(SMBUS_HS_SCL_LCNT2_OFFSET)
#define SMBUS0_HS_SCL_LCNT3 SMBUS0_REG(SMBUS_HS_SCL_LCNT3_OFFSET)
#define SMBUS0_INTR_STAT0 SMBUS0_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS0_INTR_STAT1 SMBUS0_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS0_INTR_STAT2 SMBUS0_REG(SMBUS_INTR_STAT2_OFFSET)
#define SMBUS0_INTR_STAT3 SMBUS0_REG(SMBUS_INTR_STAT3_OFFSET)
#define SMBUS0_INTR_MASK0 SMBUS0_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS0_INTR_MASK1 SMBUS0_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS0_INTR_MASK2 SMBUS0_REG(SMBUS_INTR_MASK2_OFFSET)
#define SMBUS0_INTR_MASK3 SMBUS0_REG(SMBUS_INTR_MASK3_OFFSET)
#define SMBUS0_RAW_INTR_STAT0 SMBUS0_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS0_RAW_INTR_STAT1 SMBUS0_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS0_RAW_INTR_STAT2 SMBUS0_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
#define SMBUS0_RAW_INTR_STAT3 SMBUS0_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
#define SMBUS0_RX_TL0 SMBUS0_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS0_RX_TL1 SMBUS0_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS0_RX_TL2 SMBUS0_REG(SMBUS_RX_TL2_OFFSET)
#define SMBUS0_RX_TL3 SMBUS0_REG(SMBUS_RX_TL3_OFFSET)
#define SMBUS0_TX_TL0 SMBUS0_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS0_TX_TL1 SMBUS0_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS0_TX_TL2 SMBUS0_REG(SMBUS_TX_TL2_OFFSET)
#define SMBUS0_TX_TL3 SMBUS0_REG(SMBUS_TX_TL3_OFFSET)
#define SMBUS0_CLR_INTR0 SMBUS0_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS0_CLR_INTR1 SMBUS0_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS0_CLR_INTR2 SMBUS0_REG(SMBUS_CLR_INTR2_OFFSET)
#define SMBUS0_CLR_INTR3 SMBUS0_REG(SMBUS_CLR_INTR3_OFFSET)
#define SMBUS0_CLR_RX_UNDER0 SMBUS0_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS0_CLR_RX_UNDER1 SMBUS0_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS0_CLR_RX_UNDER2 SMBUS0_REG(SMBUS_CLR_RX_UNDER2_OFFSET)
#define SMBUS0_CLR_RX_UNDER3 SMBUS0_REG(SMBUS_CLR_RX_UNDER3_OFFSET)
#define SMBUS0_CLR_RX_OVER0 SMBUS0_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS0_CLR_RX_OVER1 SMBUS0_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS0_CLR_RX_OVER2 SMBUS0_REG(SMBUS_CLR_RX_OVER2_OFFSET)
#define SMBUS0_CLR_RX_OVER3 SMBUS0_REG(SMBUS_CLR_RX_OVER3_OFFSET)
#define SMBUS0_CLR_TX_OVER0 SMBUS0_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS0_CLR_TX_OVER1 SMBUS0_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS0_CLR_TX_OVER2 SMBUS0_REG(SMBUS_CLR_TX_OVER2_OFFSET)
#define SMBUS0_CLR_TX_OVER3 SMBUS0_REG(SMBUS_CLR_TX_OVER3_OFFSET)
#define SMBUS0_CLR_RD_REQ0 SMBUS0_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS0_CLR_RD_REQ1 SMBUS0_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS0_CLR_RD_REQ2 SMBUS0_REG(SMBUS_CLR_RD_REQ2_OFFSET)
#define SMBUS0_CLR_RD_REQ3 SMBUS0_REG(SMBUS_CLR_RD_REQ3_OFFSET)
#define SMBUS0_CLR_TX_ABRT0 SMBUS0_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS0_CLR_TX_ABRT1 SMBUS0_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS0_CLR_TX_ABRT2 SMBUS0_REG(SMBUS_CLR_TX_ABRT2_OFFSET)
#define SMBUS0_CLR_TX_ABRT3 SMBUS0_REG(SMBUS_CLR_TX_ABRT3_OFFSET)
#define SMBUS0_CLR_RX_DONE0 SMBUS0_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS0_CLR_RX_DONE1 SMBUS0_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS0_CLR_RX_DONE2 SMBUS0_REG(SMBUS_CLR_RX_DONE2_OFFSET)
#define SMBUS0_CLR_RX_DONE3 SMBUS0_REG(SMBUS_CLR_RX_DONE3_OFFSET)
#define SMBUS0_CLR_ACTIVITY0 SMBUS0_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS0_CLR_ACTIVITY1 SMBUS0_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS0_CLR_ACTIVITY2 SMBUS0_REG(SMBUS_CLR_ACTIVITY2_OFFSET)
#define SMBUS0_CLR_ACTIVITY3 SMBUS0_REG(SMBUS_CLR_ACTIVITY3_OFFSET)
#define SMBUS0_CLR_STOP_DET0 SMBUS0_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS0_CLR_STOP_DET1 SMBUS0_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS0_CLR_STOP_DET2 SMBUS0_REG(SMBUS_CLR_STOP_DET2_OFFSET)
#define SMBUS0_CLR_STOP_DET3 SMBUS0_REG(SMBUS_CLR_STOP_DET3_OFFSET)
#define SMBUS0_CLR_START_DET0 SMBUS0_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS0_CLR_START_DET1 SMBUS0_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS0_CLR_START_DET2 SMBUS0_REG(SMBUS_CLR_START_DET2_OFFSET)
#define SMBUS0_CLR_START_DET3 SMBUS0_REG(SMBUS_CLR_START_DET3_OFFSET)
#define SMBUS0_CLR_GEN_CALL0 SMBUS0_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS0_CLR_GEN_CALL1 SMBUS0_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS0_CLR_GEN_CALL2 SMBUS0_REG(SMBUS_CLR_GEN_CALL2_OFFSET)
#define SMBUS0_CLR_GEN_CALL3 SMBUS0_REG(SMBUS_CLR_GEN_CALL3_OFFSET)
#define SMBUS0_ENABLE0 SMBUS0_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS0_ENABLE1 SMBUS0_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS0_ENABLE2 SMBUS0_REG(SMBUS_ENABLE2_OFFSET)
#define SMBUS0_ENABLE3 SMBUS0_REG(SMBUS_ENABLE3_OFFSET)
#define SMBUS0_STATUS0 SMBUS0_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS0_STATUS1 SMBUS0_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS0_STATUS2 SMBUS0_REG(SMBUS_STATUS2_OFFSET)
#define SMBUS0_STATUS3 SMBUS0_REG(SMBUS_STATUS3_OFFSET)
#define SMBUS0_TXFLR0 SMBUS0_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS0_TXFLR1 SMBUS0_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS0_TXFLR2 SMBUS0_REG(SMBUS_TXFLR2_OFFSET)
#define SMBUS0_TXFLR3 SMBUS0_REG(SMBUS_TXFLR3_OFFSET)
#define SMBUS0_RXFLR0 SMBUS0_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS0_RXFLR1 SMBUS0_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS0_RXFLR2 SMBUS0_REG(SMBUS_RXFLR2_OFFSET)
#define SMBUS0_RXFLR3 SMBUS0_REG(SMBUS_RXFLR3_OFFSET)
#define SMBUS0_SDA_HOLD0 SMBUS0_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS0_SDA_HOLD1 SMBUS0_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS0_SDA_HOLD2 SMBUS0_REG(SMBUS_SDA_HOLD2_OFFSET)
#define SMBUS0_SDA_HOLD3 SMBUS0_REG(SMBUS_SDA_HOLD3_OFFSET)
#define SMBUS0_TX_ABRT_SOURCE0 SMBUS0_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS0_TX_ABRT_SOURCE1 SMBUS0_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
#define SMBUS0_TX_ABRT_SOURCE2 SMBUS0_REG(SMBUS_TX_ABRT_SOURCE2_OFFSET)
#define SMBUS0_TX_ABRT_SOURCE3 SMBUS0_REG(SMBUS_TX_ABRT_SOURCE3_OFFSET)
// #define SMBUS0_SLV_DATA_NAMECK_ONLY0 SMBUS0_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS0_SLV_DATA_NAMECK_ONLY1 SMBUS0_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS0_SLV_DATA_NAMECK_ONLY2 SMBUS0_REG(SMBUS_SLV_DATA_NAMECK_ONLY2_OFFSET)
// #define SMBUS0_SLV_DATA_NAMECK_ONLY3 SMBUS0_REG(SMBUS_SLV_DATA_NAMECK_ONLY3_OFFSET)
// #define SMBUS0_DMA_CR0 SMBUS0_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS0_DMA_CR1 SMBUS0_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS0_DMA_CR2 SMBUS0_REG(SMBUS_DMA_CR2_OFFSET)
// #define SMBUS0_DMA_CR3 SMBUS0_REG(SMBUS_DMA_CR3_OFFSET)
// #define SMBUS0_DMA_TDLR0 SMBUS0_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS0_DMA_TDLR1 SMBUS0_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS0_DMA_TDLR2 SMBUS0_REG(SMBUS_DMA_TDLR2_OFFSET)
// #define SMBUS0_DMA_TDLR3 SMBUS0_REG(SMBUS_DMA_TDLR3_OFFSET)
// #define SMBUS0_DMA_RDLR0 SMBUS0_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS0_DMA_RDLR1 SMBUS0_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS0_DMA_RDLR2 SMBUS0_REG(SMBUS_DMA_RDLR2_OFFSET)
// #define SMBUS0_DMA_RDLR3 SMBUS0_REG(SMBUS_DMA_RDLR3_OFFSET)
// #define SMBUS0_SDA_SETUP0 SMBUS0_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS0_SDA_SETUP1 SMBUS0_REG(SMBUS_SDA_SETUP1_OFFSET)
// #define SMBUS0_SDA_SETUP2 SMBUS0_REG(SMBUS_SDA_SETUP2_OFFSET)
// #define SMBUS0_SDA_SETUP3 SMBUS0_REG(SMBUS_SDA_SETUP3_OFFSET)
#define SMBUS0_ACK_GENERAL_CALL0 SMBUS0_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS0_ACK_GENERAL_CALL1 SMBUS0_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS0_ACK_GENERAL_CALL2 SMBUS0_REG(SMBUS_ACK_GENERAL_CALL2_OFFSET)
#define SMBUS0_ACK_GENERAL_CALL3 SMBUS0_REG(SMBUS_ACK_GENERAL_CALL3_OFFSET)
#define SMBUS0_ENABLE_STATUS0 SMBUS0_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS0_ENABLE_STATUS1 SMBUS0_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS0_ENABLE_STATUS2 SMBUS0_REG(SMBUS_ENABLE_STATUS2_OFFSET)
#define SMBUS0_ENABLE_STATUS3 SMBUS0_REG(SMBUS_ENABLE_STATUS3_OFFSET)
#define SMBUS0_FS_SPKLEN0 SMBUS0_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS0_FS_SPKLEN1 SMBUS0_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS0_FS_SPKLEN2 SMBUS0_REG(SMBUS_FS_SPKLEN2_OFFSET)
#define SMBUS0_FS_SPKLEN3 SMBUS0_REG(SMBUS_FS_SPKLEN3_OFFSET)
#define SMBUS0_HS_SPKLEN0 SMBUS0_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS0_HS_SPKLEN1 SMBUS0_REG(SMBUS_HS_SPKLEN1_OFFSET)
#define SMBUS0_HS_SPKLEN2 SMBUS0_REG(SMBUS_HS_SPKLEN2_OFFSET)
#define SMBUS0_HS_SPKLEN3 SMBUS0_REG(SMBUS_HS_SPKLEN3_OFFSET)
// #define SMBUS0_CLR_RESTART_DET0 SMBUS0_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS0_CLR_RESTART_DET1 SMBUS0_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS0_CLR_RESTART_DET2 SMBUS0_REG(SMBUS_CLR_RESTART_DET2_OFFSET)
// #define SMBUS0_CLR_RESTART_DET3 SMBUS0_REG(SMBUS_CLR_RESTART_DET3_OFFSET)
// #define SMBUS0_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS0_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS0_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS0_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS0_SCL_STUCK_AT_LOW_TIMEOUT2 SMBUS0_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS0_SCL_STUCK_AT_LOW_TIMEOUT3 SMBUS0_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS0_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS0_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS0_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS0_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS0_SDA_STUCK_AT_LOW_TIMEOUT2 SMBUS0_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS0_SDA_STUCK_AT_LOW_TIMEOUT3 SMBUS0_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS0_CLR_SCL_STUCK_DET0 SMBUS0_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS0_CLR_SCL_STUCK_DET1 SMBUS0_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS0_CLR_SCL_STUCK_DET2 SMBUS0_REG(SMBUS_CLR_SCL_STUCK_DET2_OFFSET)
// #define SMBUS0_CLR_SCL_STUCK_DET3 SMBUS0_REG(SMBUS_CLR_SCL_STUCK_DET3_OFFSET)
// #define SMBUS0_DEVICE_ID0 SMBUS0_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS0_DEVICE_ID1 SMBUS0_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS0_DEVICE_ID2 SMBUS0_REG(SMBUS_DEVICE_ID2_OFFSET)
// #define SMBUS0_DEVICE_ID3 SMBUS0_REG(SMBUS_DEVICE_ID3_OFFSET)
// #define SMBUS0_CLK_LOW_SEXT0 SMBUS0_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS0_CLK_LOW_SEXT1 SMBUS0_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS0_CLK_LOW_SEXT2 SMBUS0_REG(SMBUS_CLK_LOW_SEXT2_OFFSET)
// #define SMBUS0_CLK_LOW_SEXT3 SMBUS0_REG(SMBUS_CLK_LOW_SEXT3_OFFSET)
// #define SMBUS0_CLK_LOW_MEXT0 SMBUS0_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS0_CLK_LOW_MEXT1 SMBUS0_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS0_CLK_LOW_MEXT2 SMBUS0_REG(SMBUS_CLK_LOW_MEXT2_OFFSET)
// #define SMBUS0_CLK_LOW_MEXT3 SMBUS0_REG(SMBUS_CLK_LOW_MEXT3_OFFSET)
// #define SMBUS0_THIGH_MAX_IDLE_COUNT0 SMBUS0_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS0_THIGH_MAX_IDLE_COUNT1 SMBUS0_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS0_THIGH_MAX_IDLE_COUNT2 SMBUS0_REG(SMBUS_THIGH_MAX_IDLE_COUNT2_OFFSET)
// #define SMBUS0_THIGH_MAX_IDLE_COUNT3 SMBUS0_REG(SMBUS_THIGH_MAX_IDLE_COUNT3_OFFSET)
// #define SMBUS0_INTR_STAT0 SMBUS0_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS0_INTR_STAT1 SMBUS0_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS0_INTR_STAT2 SMBUS0_REG(SMBUS_INTR_STAT2_OFFSET)
// #define SMBUS0_INTR_STAT3 SMBUS0_REG(SMBUS_INTR_STAT3_OFFSET)
// #define SMBUS0_INTR_MASK0 SMBUS0_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS0_INTR_MASK1 SMBUS0_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS0_INTR_MASK2 SMBUS0_REG(SMBUS_INTR_MASK2_OFFSET)
// #define SMBUS0_INTR_MASK3 SMBUS0_REG(SMBUS_INTR_MASK3_OFFSET)
// #define SMBUS0_RAW_INTR_STAT0 SMBUS0_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS0_RAW_INTR_STAT1 SMBUS0_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS0_RAW_INTR_STAT2 SMBUS0_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
// #define SMBUS0_RAW_INTR_STAT3 SMBUS0_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
// #define SMBUS0_CLR_SMBUS_INTR0 SMBUS0_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS0_CLR_SMBUS_INTR1 SMBUS0_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS0_CLR_SMBUS_INTR2 SMBUS0_REG(SMBUS_CLR_SMBUS_INTR2_OFFSET)
// #define SMBUS0_CLR_SMBUS_INTR3 SMBUS0_REG(SMBUS_CLR_SMBUS_INTR3_OFFSET)
// #define SMBUS0_OPTIONAL_SAR0 SMBUS0_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS0_OPTIONAL_SAR1 SMBUS0_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS0_OPTIONAL_SAR2 SMBUS0_REG(SMBUS_OPTIONAL_SAR2_OFFSET)
// #define SMBUS0_OPTIONAL_SAR3 SMBUS0_REG(SMBUS_OPTIONAL_SAR3_OFFSET)
// #define SMBUS0_UDID_WORD0_0 SMBUS0_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS0_UDID_WORD0_1 SMBUS0_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS0_UDID_WORD0_2 SMBUS0_REG(SMBUS_UDID_WORD0_2_OFFSET)
// #define SMBUS0_UDID_WORD0_3 SMBUS0_REG(SMBUS_UDID_WORD0_3_OFFSET)
// #define SMBUS0_UDID_WORD1_0 SMBUS0_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS0_UDID_WORD1_1 SMBUS0_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS0_UDID_WORD1_2 SMBUS0_REG(SMBUS_UDID_WORD1_2_OFFSET)
// #define SMBUS0_UDID_WORD1_3 SMBUS0_REG(SMBUS_UDID_WORD1_3_OFFSET)
// #define SMBUS0_UDID_WORD2_0 SMBUS0_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS0_UDID_WORD2_1 SMBUS0_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS0_UDID_WORD2_2 SMBUS0_REG(SMBUS_UDID_WORD2_2_OFFSET)
// #define SMBUS0_UDID_WORD2_3 SMBUS0_REG(SMBUS_UDID_WORD2_3_OFFSET)
// #define SMBUS0_UDID_WORD3_0 SMBUS0_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS0_UDID_WORD3_1 SMBUS0_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS0_UDID_WORD3_2 SMBUS0_REG(SMBUS_UDID_WORD3_2_OFFSET)
// #define SMBUS0_UDID_WORD3_3 SMBUS0_REG(SMBUS_UDID_WORD3_3_OFFSET)
// #define SMBUS0_REG_TIMEOUT_RST0 SMBUS0_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS0_REG_TIMEOUT_RST1 SMBUS0_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS0_REG_TIMEOUT_RST2 SMBUS0_REG(SMBUS_REG_TIMEOUT_RST2_OFFSET)
// #define SMBUS0_REG_TIMEOUT_RST3 SMBUS0_REG(SMBUS_REG_TIMEOUT_RST3_OFFSET)
// #define SMBUS0_COMP_PARAM_1_0 SMBUS0_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS0_COMP_PARAM_1_1 SMBUS0_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS0_COMP_PARAM_1_2 SMBUS0_REG(SMBUS_COMP_PARAM_1_2_OFFSET)
// #define SMBUS0_COMP_PARAM_1_3 SMBUS0_REG(SMBUS_COMP_PARAM_1_3_OFFSET)
// #define SMBUS0_COMP_VERSION0 SMBUS0_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS0_COMP_VERSION1 SMBUS0_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS0_COMP_VERSION2 SMBUS0_REG(SMBUS_COMP_VERSION2_OFFSET)
// #define SMBUS0_COMP_VERSION3 SMBUS0_REG(SMBUS_COMP_VERSION3_OFFSET)
// #define SMBUS0_COMP_TYPE0 SMBUS0_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS0_COMP_TYPE1 SMBUS0_REG(SMBUS_COMP_TYPE1_OFFSET)
// #define SMBUS0_COMP_TYPE2 SMBUS0_REG(SMBUS_COMP_TYPE2_OFFSET)
// #define SMBUS0_COMP_TYPE3 SMBUS0_REG(SMBUS_COMP_TYPE3_OFFSET)
#define SMBUS1_CON0 SMBUS1_REG(SMBUS_CON0_OFFSET)
#define SMBUS1_CON1 SMBUS1_REG(SMBUS_CON1_OFFSET)
#define SMBUS1_CON2 SMBUS1_REG(SMBUS_CON2_OFFSET)
#define SMBUS1_CON3 SMBUS1_REG(SMBUS_CON3_OFFSET)
#define SMBUS1_TAR0 SMBUS1_REG(SMBUS_TAR0_OFFSET)
#define SMBUS1_TAR1 SMBUS1_REG(SMBUS_TAR1_OFFSET)
#define SMBUS1_TAR2 SMBUS1_REG(SMBUS_TAR2_OFFSET)
#define SMBUS1_TAR3 SMBUS1_REG(SMBUS_TAR3_OFFSET)
#define SMBUS1_SAR0 SMBUS1_REG(SMBUS_SAR0_OFFSET)
#define SMBUS1_SAR1 SMBUS1_REG(SMBUS_SAR1_OFFSET)
#define SMBUS1_SAR2 SMBUS1_REG(SMBUS_SAR2_OFFSET)
#define SMBUS1_SAR3 SMBUS1_REG(SMBUS_SAR3_OFFSET)
#define SMBUS1_HS_MADDR0 SMBUS1_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS1_HS_MADDR1 SMBUS1_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS1_HS_MADDR2 SMBUS1_REG(SMBUS_HS_MADDR2_OFFSET)
#define SMBUS1_HS_MADDR3 SMBUS1_REG(SMBUS_HS_MADDR3_OFFSET)
#define SMBUS1_DATA_CMD0 SMBUS1_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS1_DATA_CMD1 SMBUS1_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS1_DATA_CMD2 SMBUS1_REG(SMBUS_DATA_CMD2_OFFSET)
#define SMBUS1_DATA_CMD3 SMBUS1_REG(SMBUS_DATA_CMD3_OFFSET)
#define SMBUS1_SS_SCL_HCNT0 SMBUS1_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS1_SS_SCL_HCNT1 SMBUS1_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS1_SS_SCL_HCNT2 SMBUS1_REG(SMBUS_SS_SCL_HCNT2_OFFSET)
#define SMBUS1_SS_SCL_HCNT3 SMBUS1_REG(SMBUS_SS_SCL_HCNT3_OFFSET)
#define SMBUS1_SS_SCL_LCNT0 SMBUS1_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS1_SS_SCL_LCNT1 SMBUS1_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS1_SS_SCL_LCNT2 SMBUS1_REG(SMBUS_SS_SCL_LCNT2_OFFSET)
#define SMBUS1_SS_SCL_LCNT3 SMBUS1_REG(SMBUS_SS_SCL_LCNT3_OFFSET)
#define SMBUS1_FS_SCL_HCNT0 SMBUS1_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS1_FS_SCL_HCNT1 SMBUS1_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS1_FS_SCL_HCNT2 SMBUS1_REG(SMBUS_FS_SCL_HCNT2_OFFSET)
#define SMBUS1_FS_SCL_HCNT3 SMBUS1_REG(SMBUS_FS_SCL_HCNT3_OFFSET)
#define SMBUS1_FS_SCL_LCNT0 SMBUS1_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS1_FS_SCL_LCNT1 SMBUS1_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS1_FS_SCL_LCNT2 SMBUS1_REG(SMBUS_FS_SCL_LCNT2_OFFSET)
#define SMBUS1_FS_SCL_LCNT3 SMBUS1_REG(SMBUS_FS_SCL_LCNT3_OFFSET)
#define SMBUS1_HS_SCL_HCNT0 SMBUS1_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS1_HS_SCL_HCNT1 SMBUS1_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS1_HS_SCL_HCNT2 SMBUS1_REG(SMBUS_HS_SCL_HCNT2_OFFSET)
#define SMBUS1_HS_SCL_HCNT3 SMBUS1_REG(SMBUS_HS_SCL_HCNT3_OFFSET)
#define SMBUS1_HS_SCL_LCNT0 SMBUS1_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS1_HS_SCL_LCNT1 SMBUS1_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS1_HS_SCL_LCNT2 SMBUS1_REG(SMBUS_HS_SCL_LCNT2_OFFSET)
#define SMBUS1_HS_SCL_LCNT3 SMBUS1_REG(SMBUS_HS_SCL_LCNT3_OFFSET)
#define SMBUS1_INTR_STAT0 SMBUS1_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS1_INTR_STAT1 SMBUS1_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS1_INTR_STAT2 SMBUS1_REG(SMBUS_INTR_STAT2_OFFSET)
#define SMBUS1_INTR_STAT3 SMBUS1_REG(SMBUS_INTR_STAT3_OFFSET)
#define SMBUS1_INTR_MASK0 SMBUS1_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS1_INTR_MASK1 SMBUS1_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS1_INTR_MASK2 SMBUS1_REG(SMBUS_INTR_MASK2_OFFSET)
#define SMBUS1_INTR_MASK3 SMBUS1_REG(SMBUS_INTR_MASK3_OFFSET)
#define SMBUS1_RAW_INTR_STAT0 SMBUS1_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS1_RAW_INTR_STAT1 SMBUS1_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS1_RAW_INTR_STAT2 SMBUS1_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
#define SMBUS1_RAW_INTR_STAT3 SMBUS1_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
#define SMBUS1_RX_TL0 SMBUS1_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS1_RX_TL1 SMBUS1_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS1_RX_TL2 SMBUS1_REG(SMBUS_RX_TL2_OFFSET)
#define SMBUS1_RX_TL3 SMBUS1_REG(SMBUS_RX_TL3_OFFSET)
#define SMBUS1_TX_TL0 SMBUS1_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS1_TX_TL1 SMBUS1_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS1_TX_TL2 SMBUS1_REG(SMBUS_TX_TL2_OFFSET)
#define SMBUS1_TX_TL3 SMBUS1_REG(SMBUS_TX_TL3_OFFSET)
#define SMBUS1_CLR_INTR0 SMBUS1_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS1_CLR_INTR1 SMBUS1_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS1_CLR_INTR2 SMBUS1_REG(SMBUS_CLR_INTR2_OFFSET)
#define SMBUS1_CLR_INTR3 SMBUS1_REG(SMBUS_CLR_INTR3_OFFSET)
#define SMBUS1_CLR_RX_UNDER0 SMBUS1_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS1_CLR_RX_UNDER1 SMBUS1_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS1_CLR_RX_UNDER2 SMBUS1_REG(SMBUS_CLR_RX_UNDER2_OFFSET)
#define SMBUS1_CLR_RX_UNDER3 SMBUS1_REG(SMBUS_CLR_RX_UNDER3_OFFSET)
#define SMBUS1_CLR_RX_OVER0 SMBUS1_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS1_CLR_RX_OVER1 SMBUS1_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS1_CLR_RX_OVER2 SMBUS1_REG(SMBUS_CLR_RX_OVER2_OFFSET)
#define SMBUS1_CLR_RX_OVER3 SMBUS1_REG(SMBUS_CLR_RX_OVER3_OFFSET)
#define SMBUS1_CLR_TX_OVER0 SMBUS1_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS1_CLR_TX_OVER1 SMBUS1_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS1_CLR_TX_OVER2 SMBUS1_REG(SMBUS_CLR_TX_OVER2_OFFSET)
#define SMBUS1_CLR_TX_OVER3 SMBUS1_REG(SMBUS_CLR_TX_OVER3_OFFSET)
#define SMBUS1_CLR_RD_REQ0 SMBUS1_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS1_CLR_RD_REQ1 SMBUS1_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS1_CLR_RD_REQ2 SMBUS1_REG(SMBUS_CLR_RD_REQ2_OFFSET)
#define SMBUS1_CLR_RD_REQ3 SMBUS1_REG(SMBUS_CLR_RD_REQ3_OFFSET)
#define SMBUS1_CLR_TX_ABRT0 SMBUS1_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS1_CLR_TX_ABRT1 SMBUS1_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS1_CLR_TX_ABRT2 SMBUS1_REG(SMBUS_CLR_TX_ABRT2_OFFSET)
#define SMBUS1_CLR_TX_ABRT3 SMBUS1_REG(SMBUS_CLR_TX_ABRT3_OFFSET)
#define SMBUS1_CLR_RX_DONE0 SMBUS1_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS1_CLR_RX_DONE1 SMBUS1_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS1_CLR_RX_DONE2 SMBUS1_REG(SMBUS_CLR_RX_DONE2_OFFSET)
#define SMBUS1_CLR_RX_DONE3 SMBUS1_REG(SMBUS_CLR_RX_DONE3_OFFSET)
#define SMBUS1_CLR_ACTIVITY0 SMBUS1_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS1_CLR_ACTIVITY1 SMBUS1_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS1_CLR_ACTIVITY2 SMBUS1_REG(SMBUS_CLR_ACTIVITY2_OFFSET)
#define SMBUS1_CLR_ACTIVITY3 SMBUS1_REG(SMBUS_CLR_ACTIVITY3_OFFSET)
#define SMBUS1_CLR_STOP_DET0 SMBUS1_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS1_CLR_STOP_DET1 SMBUS1_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS1_CLR_STOP_DET2 SMBUS1_REG(SMBUS_CLR_STOP_DET2_OFFSET)
#define SMBUS1_CLR_STOP_DET3 SMBUS1_REG(SMBUS_CLR_STOP_DET3_OFFSET)
#define SMBUS1_CLR_START_DET0 SMBUS1_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS1_CLR_START_DET1 SMBUS1_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS1_CLR_START_DET2 SMBUS1_REG(SMBUS_CLR_START_DET2_OFFSET)
#define SMBUS1_CLR_START_DET3 SMBUS1_REG(SMBUS_CLR_START_DET3_OFFSET)
#define SMBUS1_CLR_GEN_CALL0 SMBUS1_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS1_CLR_GEN_CALL1 SMBUS1_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS1_CLR_GEN_CALL2 SMBUS1_REG(SMBUS_CLR_GEN_CALL2_OFFSET)
#define SMBUS1_CLR_GEN_CALL3 SMBUS1_REG(SMBUS_CLR_GEN_CALL3_OFFSET)
#define SMBUS1_ENABLE0 SMBUS1_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS1_ENABLE1 SMBUS1_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS1_ENABLE2 SMBUS1_REG(SMBUS_ENABLE2_OFFSET)
#define SMBUS1_ENABLE3 SMBUS1_REG(SMBUS_ENABLE3_OFFSET)
#define SMBUS1_STATUS0 SMBUS1_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS1_STATUS1 SMBUS1_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS1_STATUS2 SMBUS1_REG(SMBUS_STATUS2_OFFSET)
#define SMBUS1_STATUS3 SMBUS1_REG(SMBUS_STATUS3_OFFSET)
#define SMBUS1_TXFLR0 SMBUS1_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS1_TXFLR1 SMBUS1_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS1_TXFLR2 SMBUS1_REG(SMBUS_TXFLR2_OFFSET)
#define SMBUS1_TXFLR3 SMBUS1_REG(SMBUS_TXFLR3_OFFSET)
#define SMBUS1_RXFLR0 SMBUS1_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS1_RXFLR1 SMBUS1_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS1_RXFLR2 SMBUS1_REG(SMBUS_RXFLR2_OFFSET)
#define SMBUS1_RXFLR3 SMBUS1_REG(SMBUS_RXFLR3_OFFSET)
#define SMBUS1_SDA_HOLD0 SMBUS1_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS1_SDA_HOLD1 SMBUS1_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS1_SDA_HOLD2 SMBUS1_REG(SMBUS_SDA_HOLD2_OFFSET)
#define SMBUS1_SDA_HOLD3 SMBUS1_REG(SMBUS_SDA_HOLD3_OFFSET)
#define SMBUS1_TX_ABRT_SOURCE0 SMBUS1_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS1_TX_ABRT_SOURCE1 SMBUS1_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
#define SMBUS1_TX_ABRT_SOURCE2 SMBUS1_REG(SMBUS_TX_ABRT_SOURCE2_OFFSET)
#define SMBUS1_TX_ABRT_SOURCE3 SMBUS1_REG(SMBUS_TX_ABRT_SOURCE3_OFFSET)
// #define SMBUS1_SLV_DATA_NAMECK_ONLY0 SMBUS1_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS1_SLV_DATA_NAMECK_ONLY1 SMBUS1_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS1_SLV_DATA_NAMECK_ONLY2 SMBUS1_REG(SMBUS_SLV_DATA_NAMECK_ONLY2_OFFSET)
// #define SMBUS1_SLV_DATA_NAMECK_ONLY3 SMBUS1_REG(SMBUS_SLV_DATA_NAMECK_ONLY3_OFFSET)
// #define SMBUS1_DMA_CR0 SMBUS1_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS1_DMA_CR1 SMBUS1_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS1_DMA_CR2 SMBUS1_REG(SMBUS_DMA_CR2_OFFSET)
// #define SMBUS1_DMA_CR3 SMBUS1_REG(SMBUS_DMA_CR3_OFFSET)
// #define SMBUS1_DMA_TDLR0 SMBUS1_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS1_DMA_TDLR1 SMBUS1_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS1_DMA_TDLR2 SMBUS1_REG(SMBUS_DMA_TDLR2_OFFSET)
// #define SMBUS1_DMA_TDLR3 SMBUS1_REG(SMBUS_DMA_TDLR3_OFFSET)
// #define SMBUS1_DMA_RDLR0 SMBUS1_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS1_DMA_RDLR1 SMBUS1_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS1_DMA_RDLR2 SMBUS1_REG(SMBUS_DMA_RDLR2_OFFSET)
// #define SMBUS1_DMA_RDLR3 SMBUS1_REG(SMBUS_DMA_RDLR3_OFFSET)
// #define SMBUS1_SDA_SETUP0 SMBUS1_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS1_SDA_SETUP1 SMBUS1_REG(SMBUS_SDA_SETUP1_OFFSET)
// #define SMBUS1_SDA_SETUP2 SMBUS1_REG(SMBUS_SDA_SETUP2_OFFSET)
// #define SMBUS1_SDA_SETUP3 SMBUS1_REG(SMBUS_SDA_SETUP3_OFFSET)
#define SMBUS1_ACK_GENERAL_CALL0 SMBUS1_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS1_ACK_GENERAL_CALL1 SMBUS1_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS1_ACK_GENERAL_CALL2 SMBUS1_REG(SMBUS_ACK_GENERAL_CALL2_OFFSET)
#define SMBUS1_ACK_GENERAL_CALL3 SMBUS1_REG(SMBUS_ACK_GENERAL_CALL3_OFFSET)
#define SMBUS1_ENABLE_STATUS0 SMBUS1_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS1_ENABLE_STATUS1 SMBUS1_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS1_ENABLE_STATUS2 SMBUS1_REG(SMBUS_ENABLE_STATUS2_OFFSET)
#define SMBUS1_ENABLE_STATUS3 SMBUS1_REG(SMBUS_ENABLE_STATUS3_OFFSET)
#define SMBUS1_FS_SPKLEN0 SMBUS1_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS1_FS_SPKLEN1 SMBUS1_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS1_FS_SPKLEN2 SMBUS1_REG(SMBUS_FS_SPKLEN2_OFFSET)
#define SMBUS1_FS_SPKLEN3 SMBUS1_REG(SMBUS_FS_SPKLEN3_OFFSET)
#define SMBUS1_HS_SPKLEN0 SMBUS1_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS1_HS_SPKLEN1 SMBUS1_REG(SMBUS_HS_SPKLEN1_OFFSET)
#define SMBUS1_HS_SPKLEN2 SMBUS1_REG(SMBUS_HS_SPKLEN2_OFFSET)
#define SMBUS1_HS_SPKLEN3 SMBUS1_REG(SMBUS_HS_SPKLEN3_OFFSET)
// #define SMBUS1_CLR_RESTART_DET0 SMBUS1_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS1_CLR_RESTART_DET1 SMBUS1_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS1_CLR_RESTART_DET2 SMBUS1_REG(SMBUS_CLR_RESTART_DET2_OFFSET)
// #define SMBUS1_CLR_RESTART_DET3 SMBUS1_REG(SMBUS_CLR_RESTART_DET3_OFFSET)
// #define SMBUS1_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS1_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS1_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS1_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS1_SCL_STUCK_AT_LOW_TIMEOUT2 SMBUS1_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS1_SCL_STUCK_AT_LOW_TIMEOUT3 SMBUS1_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS1_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS1_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS1_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS1_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS1_SDA_STUCK_AT_LOW_TIMEOUT2 SMBUS1_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS1_SDA_STUCK_AT_LOW_TIMEOUT3 SMBUS1_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS1_CLR_SCL_STUCK_DET0 SMBUS1_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS1_CLR_SCL_STUCK_DET1 SMBUS1_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS1_CLR_SCL_STUCK_DET2 SMBUS1_REG(SMBUS_CLR_SCL_STUCK_DET2_OFFSET)
// #define SMBUS1_CLR_SCL_STUCK_DET3 SMBUS1_REG(SMBUS_CLR_SCL_STUCK_DET3_OFFSET)
// #define SMBUS1_DEVICE_ID0 SMBUS1_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS1_DEVICE_ID1 SMBUS1_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS1_DEVICE_ID2 SMBUS1_REG(SMBUS_DEVICE_ID2_OFFSET)
// #define SMBUS1_DEVICE_ID3 SMBUS1_REG(SMBUS_DEVICE_ID3_OFFSET)
// #define SMBUS1_CLK_LOW_SEXT0 SMBUS1_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS1_CLK_LOW_SEXT1 SMBUS1_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS1_CLK_LOW_SEXT2 SMBUS1_REG(SMBUS_CLK_LOW_SEXT2_OFFSET)
// #define SMBUS1_CLK_LOW_SEXT3 SMBUS1_REG(SMBUS_CLK_LOW_SEXT3_OFFSET)
// #define SMBUS1_CLK_LOW_MEXT0 SMBUS1_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS1_CLK_LOW_MEXT1 SMBUS1_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS1_CLK_LOW_MEXT2 SMBUS1_REG(SMBUS_CLK_LOW_MEXT2_OFFSET)
// #define SMBUS1_CLK_LOW_MEXT3 SMBUS1_REG(SMBUS_CLK_LOW_MEXT3_OFFSET)
// #define SMBUS1_THIGH_MAX_IDLE_COUNT0 SMBUS1_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS1_THIGH_MAX_IDLE_COUNT1 SMBUS1_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS1_THIGH_MAX_IDLE_COUNT2 SMBUS1_REG(SMBUS_THIGH_MAX_IDLE_COUNT2_OFFSET)
// #define SMBUS1_THIGH_MAX_IDLE_COUNT3 SMBUS1_REG(SMBUS_THIGH_MAX_IDLE_COUNT3_OFFSET)
// #define SMBUS1_INTR_STAT0 SMBUS1_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS1_INTR_STAT1 SMBUS1_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS1_INTR_STAT2 SMBUS1_REG(SMBUS_INTR_STAT2_OFFSET)
// #define SMBUS1_INTR_STAT3 SMBUS1_REG(SMBUS_INTR_STAT3_OFFSET)
// #define SMBUS1_INTR_MASK0 SMBUS1_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS1_INTR_MASK1 SMBUS1_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS1_INTR_MASK2 SMBUS1_REG(SMBUS_INTR_MASK2_OFFSET)
// #define SMBUS1_INTR_MASK3 SMBUS1_REG(SMBUS_INTR_MASK3_OFFSET)
// #define SMBUS1_RAW_INTR_STAT0 SMBUS1_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS1_RAW_INTR_STAT1 SMBUS1_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS1_RAW_INTR_STAT2 SMBUS1_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
// #define SMBUS1_RAW_INTR_STAT3 SMBUS1_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
// #define SMBUS1_CLR_SMBUS_INTR0 SMBUS1_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS1_CLR_SMBUS_INTR1 SMBUS1_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS1_CLR_SMBUS_INTR2 SMBUS1_REG(SMBUS_CLR_SMBUS_INTR2_OFFSET)
// #define SMBUS1_CLR_SMBUS_INTR3 SMBUS1_REG(SMBUS_CLR_SMBUS_INTR3_OFFSET)
// #define SMBUS1_OPTIONAL_SAR0 SMBUS1_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS1_OPTIONAL_SAR1 SMBUS1_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS1_OPTIONAL_SAR2 SMBUS1_REG(SMBUS_OPTIONAL_SAR2_OFFSET)
// #define SMBUS1_OPTIONAL_SAR3 SMBUS1_REG(SMBUS_OPTIONAL_SAR3_OFFSET)
// #define SMBUS1_UDID_WORD0_0 SMBUS1_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS1_UDID_WORD0_1 SMBUS1_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS1_UDID_WORD0_2 SMBUS1_REG(SMBUS_UDID_WORD0_2_OFFSET)
// #define SMBUS1_UDID_WORD0_3 SMBUS1_REG(SMBUS_UDID_WORD0_3_OFFSET)
// #define SMBUS1_UDID_WORD1_0 SMBUS1_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS1_UDID_WORD1_1 SMBUS1_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS1_UDID_WORD1_2 SMBUS1_REG(SMBUS_UDID_WORD1_2_OFFSET)
// #define SMBUS1_UDID_WORD1_3 SMBUS1_REG(SMBUS_UDID_WORD1_3_OFFSET)
// #define SMBUS1_UDID_WORD2_0 SMBUS1_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS1_UDID_WORD2_1 SMBUS1_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS1_UDID_WORD2_2 SMBUS1_REG(SMBUS_UDID_WORD2_2_OFFSET)
// #define SMBUS1_UDID_WORD2_3 SMBUS1_REG(SMBUS_UDID_WORD2_3_OFFSET)
// #define SMBUS1_UDID_WORD3_0 SMBUS1_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS1_UDID_WORD3_1 SMBUS1_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS1_UDID_WORD3_2 SMBUS1_REG(SMBUS_UDID_WORD3_2_OFFSET)
// #define SMBUS1_UDID_WORD3_3 SMBUS1_REG(SMBUS_UDID_WORD3_3_OFFSET)
// #define SMBUS1_REG_TIMEOUT_RST0 SMBUS1_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS1_REG_TIMEOUT_RST1 SMBUS1_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS1_REG_TIMEOUT_RST2 SMBUS1_REG(SMBUS_REG_TIMEOUT_RST2_OFFSET)
// #define SMBUS1_REG_TIMEOUT_RST3 SMBUS1_REG(SMBUS_REG_TIMEOUT_RST3_OFFSET)
// #define SMBUS1_COMP_PARAM_1_0 SMBUS1_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS1_COMP_PARAM_1_1 SMBUS1_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS1_COMP_PARAM_1_2 SMBUS1_REG(SMBUS_COMP_PARAM_1_2_OFFSET)
// #define SMBUS1_COMP_PARAM_1_3 SMBUS1_REG(SMBUS_COMP_PARAM_1_3_OFFSET)
// #define SMBUS1_COMP_VERSION0 SMBUS1_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS1_COMP_VERSION1 SMBUS1_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS1_COMP_VERSION2 SMBUS1_REG(SMBUS_COMP_VERSION2_OFFSET)
// #define SMBUS1_COMP_VERSION3 SMBUS1_REG(SMBUS_COMP_VERSION3_OFFSET)
// #define SMBUS1_COMP_TYPE0 SMBUS1_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS1_COMP_TYPE1 SMBUS1_REG(SMBUS_COMP_TYPE1_OFFSET)
// #define SMBUS1_COMP_TYPE2 SMBUS1_REG(SMBUS_COMP_TYPE2_OFFSET)
// #define SMBUS1_COMP_TYPE3 SMBUS1_REG(SMBUS_COMP_TYPE3_OFFSET)
#define SMBUS2_CON0 SMBUS2_REG(SMBUS_CON0_OFFSET)
#define SMBUS2_CON1 SMBUS2_REG(SMBUS_CON1_OFFSET)
#define SMBUS2_CON2 SMBUS2_REG(SMBUS_CON2_OFFSET)
#define SMBUS2_CON3 SMBUS2_REG(SMBUS_CON3_OFFSET)
#define SMBUS2_TAR0 SMBUS2_REG(SMBUS_TAR0_OFFSET)
#define SMBUS2_TAR1 SMBUS2_REG(SMBUS_TAR1_OFFSET)
#define SMBUS2_TAR2 SMBUS2_REG(SMBUS_TAR2_OFFSET)
#define SMBUS2_TAR3 SMBUS2_REG(SMBUS_TAR3_OFFSET)
#define SMBUS2_SAR0 SMBUS2_REG(SMBUS_SAR0_OFFSET)
#define SMBUS2_SAR1 SMBUS2_REG(SMBUS_SAR1_OFFSET)
#define SMBUS2_SAR2 SMBUS2_REG(SMBUS_SAR2_OFFSET)
#define SMBUS2_SAR3 SMBUS2_REG(SMBUS_SAR3_OFFSET)
#define SMBUS2_HS_MADDR0 SMBUS2_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS2_HS_MADDR1 SMBUS2_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS2_HS_MADDR2 SMBUS2_REG(SMBUS_HS_MADDR2_OFFSET)
#define SMBUS2_HS_MADDR3 SMBUS2_REG(SMBUS_HS_MADDR3_OFFSET)
#define SMBUS2_DATA_CMD0 SMBUS2_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS2_DATA_CMD1 SMBUS2_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS2_DATA_CMD2 SMBUS2_REG(SMBUS_DATA_CMD2_OFFSET)
#define SMBUS2_DATA_CMD3 SMBUS2_REG(SMBUS_DATA_CMD3_OFFSET)
#define SMBUS2_SS_SCL_HCNT0 SMBUS2_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS2_SS_SCL_HCNT1 SMBUS2_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS2_SS_SCL_HCNT2 SMBUS2_REG(SMBUS_SS_SCL_HCNT2_OFFSET)
#define SMBUS2_SS_SCL_HCNT3 SMBUS2_REG(SMBUS_SS_SCL_HCNT3_OFFSET)
#define SMBUS2_SS_SCL_LCNT0 SMBUS2_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS2_SS_SCL_LCNT1 SMBUS2_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS2_SS_SCL_LCNT2 SMBUS2_REG(SMBUS_SS_SCL_LCNT2_OFFSET)
#define SMBUS2_SS_SCL_LCNT3 SMBUS2_REG(SMBUS_SS_SCL_LCNT3_OFFSET)
#define SMBUS2_FS_SCL_HCNT0 SMBUS2_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS2_FS_SCL_HCNT1 SMBUS2_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS2_FS_SCL_HCNT2 SMBUS2_REG(SMBUS_FS_SCL_HCNT2_OFFSET)
#define SMBUS2_FS_SCL_HCNT3 SMBUS2_REG(SMBUS_FS_SCL_HCNT3_OFFSET)
#define SMBUS2_FS_SCL_LCNT0 SMBUS2_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS2_FS_SCL_LCNT1 SMBUS2_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS2_FS_SCL_LCNT2 SMBUS2_REG(SMBUS_FS_SCL_LCNT2_OFFSET)
#define SMBUS2_FS_SCL_LCNT3 SMBUS2_REG(SMBUS_FS_SCL_LCNT3_OFFSET)
#define SMBUS2_HS_SCL_HCNT0 SMBUS2_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS2_HS_SCL_HCNT1 SMBUS2_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS2_HS_SCL_HCNT2 SMBUS2_REG(SMBUS_HS_SCL_HCNT2_OFFSET)
#define SMBUS2_HS_SCL_HCNT3 SMBUS2_REG(SMBUS_HS_SCL_HCNT3_OFFSET)
#define SMBUS2_HS_SCL_LCNT0 SMBUS2_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS2_HS_SCL_LCNT1 SMBUS2_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS2_HS_SCL_LCNT2 SMBUS2_REG(SMBUS_HS_SCL_LCNT2_OFFSET)
#define SMBUS2_HS_SCL_LCNT3 SMBUS2_REG(SMBUS_HS_SCL_LCNT3_OFFSET)
#define SMBUS2_INTR_STAT0 SMBUS2_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS2_INTR_STAT1 SMBUS2_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS2_INTR_STAT2 SMBUS2_REG(SMBUS_INTR_STAT2_OFFSET)
#define SMBUS2_INTR_STAT3 SMBUS2_REG(SMBUS_INTR_STAT3_OFFSET)
#define SMBUS2_INTR_MASK0 SMBUS2_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS2_INTR_MASK1 SMBUS2_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS2_INTR_MASK2 SMBUS2_REG(SMBUS_INTR_MASK2_OFFSET)
#define SMBUS2_INTR_MASK3 SMBUS2_REG(SMBUS_INTR_MASK3_OFFSET)
#define SMBUS2_RAW_INTR_STAT0 SMBUS2_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS2_RAW_INTR_STAT1 SMBUS2_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS2_RAW_INTR_STAT2 SMBUS2_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
#define SMBUS2_RAW_INTR_STAT3 SMBUS2_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
#define SMBUS2_RX_TL0 SMBUS2_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS2_RX_TL1 SMBUS2_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS2_RX_TL2 SMBUS2_REG(SMBUS_RX_TL2_OFFSET)
#define SMBUS2_RX_TL3 SMBUS2_REG(SMBUS_RX_TL3_OFFSET)
#define SMBUS2_TX_TL0 SMBUS2_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS2_TX_TL1 SMBUS2_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS2_TX_TL2 SMBUS2_REG(SMBUS_TX_TL2_OFFSET)
#define SMBUS2_TX_TL3 SMBUS2_REG(SMBUS_TX_TL3_OFFSET)
#define SMBUS2_CLR_INTR0 SMBUS2_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS2_CLR_INTR1 SMBUS2_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS2_CLR_INTR2 SMBUS2_REG(SMBUS_CLR_INTR2_OFFSET)
#define SMBUS2_CLR_INTR3 SMBUS2_REG(SMBUS_CLR_INTR3_OFFSET)
#define SMBUS2_CLR_RX_UNDER0 SMBUS2_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS2_CLR_RX_UNDER1 SMBUS2_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS2_CLR_RX_UNDER2 SMBUS2_REG(SMBUS_CLR_RX_UNDER2_OFFSET)
#define SMBUS2_CLR_RX_UNDER3 SMBUS2_REG(SMBUS_CLR_RX_UNDER3_OFFSET)
#define SMBUS2_CLR_RX_OVER0 SMBUS2_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS2_CLR_RX_OVER1 SMBUS2_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS2_CLR_RX_OVER2 SMBUS2_REG(SMBUS_CLR_RX_OVER2_OFFSET)
#define SMBUS2_CLR_RX_OVER3 SMBUS2_REG(SMBUS_CLR_RX_OVER3_OFFSET)
#define SMBUS2_CLR_TX_OVER0 SMBUS2_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS2_CLR_TX_OVER1 SMBUS2_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS2_CLR_TX_OVER2 SMBUS2_REG(SMBUS_CLR_TX_OVER2_OFFSET)
#define SMBUS2_CLR_TX_OVER3 SMBUS2_REG(SMBUS_CLR_TX_OVER3_OFFSET)
#define SMBUS2_CLR_RD_REQ0 SMBUS2_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS2_CLR_RD_REQ1 SMBUS2_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS2_CLR_RD_REQ2 SMBUS2_REG(SMBUS_CLR_RD_REQ2_OFFSET)
#define SMBUS2_CLR_RD_REQ3 SMBUS2_REG(SMBUS_CLR_RD_REQ3_OFFSET)
#define SMBUS2_CLR_TX_ABRT0 SMBUS2_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS2_CLR_TX_ABRT1 SMBUS2_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS2_CLR_TX_ABRT2 SMBUS2_REG(SMBUS_CLR_TX_ABRT2_OFFSET)
#define SMBUS2_CLR_TX_ABRT3 SMBUS2_REG(SMBUS_CLR_TX_ABRT3_OFFSET)
#define SMBUS2_CLR_RX_DONE0 SMBUS2_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS2_CLR_RX_DONE1 SMBUS2_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS2_CLR_RX_DONE2 SMBUS2_REG(SMBUS_CLR_RX_DONE2_OFFSET)
#define SMBUS2_CLR_RX_DONE3 SMBUS2_REG(SMBUS_CLR_RX_DONE3_OFFSET)
#define SMBUS2_CLR_ACTIVITY0 SMBUS2_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS2_CLR_ACTIVITY1 SMBUS2_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS2_CLR_ACTIVITY2 SMBUS2_REG(SMBUS_CLR_ACTIVITY2_OFFSET)
#define SMBUS2_CLR_ACTIVITY3 SMBUS2_REG(SMBUS_CLR_ACTIVITY3_OFFSET)
#define SMBUS2_CLR_STOP_DET0 SMBUS2_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS2_CLR_STOP_DET1 SMBUS2_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS2_CLR_STOP_DET2 SMBUS2_REG(SMBUS_CLR_STOP_DET2_OFFSET)
#define SMBUS2_CLR_STOP_DET3 SMBUS2_REG(SMBUS_CLR_STOP_DET3_OFFSET)
#define SMBUS2_CLR_START_DET0 SMBUS2_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS2_CLR_START_DET1 SMBUS2_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS2_CLR_START_DET2 SMBUS2_REG(SMBUS_CLR_START_DET2_OFFSET)
#define SMBUS2_CLR_START_DET3 SMBUS2_REG(SMBUS_CLR_START_DET3_OFFSET)
#define SMBUS2_CLR_GEN_CALL0 SMBUS2_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS2_CLR_GEN_CALL1 SMBUS2_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS2_CLR_GEN_CALL2 SMBUS2_REG(SMBUS_CLR_GEN_CALL2_OFFSET)
#define SMBUS2_CLR_GEN_CALL3 SMBUS2_REG(SMBUS_CLR_GEN_CALL3_OFFSET)
#define SMBUS2_ENABLE0 SMBUS2_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS2_ENABLE1 SMBUS2_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS2_ENABLE2 SMBUS2_REG(SMBUS_ENABLE2_OFFSET)
#define SMBUS2_ENABLE3 SMBUS2_REG(SMBUS_ENABLE3_OFFSET)
#define SMBUS2_STATUS0 SMBUS2_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS2_STATUS1 SMBUS2_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS2_STATUS2 SMBUS2_REG(SMBUS_STATUS2_OFFSET)
#define SMBUS2_STATUS3 SMBUS2_REG(SMBUS_STATUS3_OFFSET)
#define SMBUS2_TXFLR0 SMBUS2_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS2_TXFLR1 SMBUS2_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS2_TXFLR2 SMBUS2_REG(SMBUS_TXFLR2_OFFSET)
#define SMBUS2_TXFLR3 SMBUS2_REG(SMBUS_TXFLR3_OFFSET)
#define SMBUS2_RXFLR0 SMBUS2_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS2_RXFLR1 SMBUS2_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS2_RXFLR2 SMBUS2_REG(SMBUS_RXFLR2_OFFSET)
#define SMBUS2_RXFLR3 SMBUS2_REG(SMBUS_RXFLR3_OFFSET)
#define SMBUS2_SDA_HOLD0 SMBUS2_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS2_SDA_HOLD1 SMBUS2_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS2_SDA_HOLD2 SMBUS2_REG(SMBUS_SDA_HOLD2_OFFSET)
#define SMBUS2_SDA_HOLD3 SMBUS2_REG(SMBUS_SDA_HOLD3_OFFSET)
#define SMBUS2_TX_ABRT_SOURCE0 SMBUS2_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS2_TX_ABRT_SOURCE1 SMBUS2_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
#define SMBUS2_TX_ABRT_SOURCE2 SMBUS2_REG(SMBUS_TX_ABRT_SOURCE2_OFFSET)
#define SMBUS2_TX_ABRT_SOURCE3 SMBUS2_REG(SMBUS_TX_ABRT_SOURCE3_OFFSET)
// #define SMBUS2_SLV_DATA_NAMECK_ONLY0 SMBUS2_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS2_SLV_DATA_NAMECK_ONLY1 SMBUS2_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS2_SLV_DATA_NAMECK_ONLY2 SMBUS2_REG(SMBUS_SLV_DATA_NAMECK_ONLY2_OFFSET)
// #define SMBUS2_SLV_DATA_NAMECK_ONLY3 SMBUS2_REG(SMBUS_SLV_DATA_NAMECK_ONLY3_OFFSET)
// #define SMBUS2_DMA_CR0 SMBUS2_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS2_DMA_CR1 SMBUS2_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS2_DMA_CR2 SMBUS2_REG(SMBUS_DMA_CR2_OFFSET)
// #define SMBUS2_DMA_CR3 SMBUS2_REG(SMBUS_DMA_CR3_OFFSET)
// #define SMBUS2_DMA_TDLR0 SMBUS2_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS2_DMA_TDLR1 SMBUS2_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS2_DMA_TDLR2 SMBUS2_REG(SMBUS_DMA_TDLR2_OFFSET)
// #define SMBUS2_DMA_TDLR3 SMBUS2_REG(SMBUS_DMA_TDLR3_OFFSET)
// #define SMBUS2_DMA_RDLR0 SMBUS2_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS2_DMA_RDLR1 SMBUS2_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS2_DMA_RDLR2 SMBUS2_REG(SMBUS_DMA_RDLR2_OFFSET)
// #define SMBUS2_DMA_RDLR3 SMBUS2_REG(SMBUS_DMA_RDLR3_OFFSET)
// #define SMBUS2_SDA_SETUP0 SMBUS2_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS2_SDA_SETUP1 SMBUS2_REG(SMBUS_SDA_SETUP1_OFFSET)
// #define SMBUS2_SDA_SETUP2 SMBUS2_REG(SMBUS_SDA_SETUP2_OFFSET)
// #define SMBUS2_SDA_SETUP3 SMBUS2_REG(SMBUS_SDA_SETUP3_OFFSET)
#define SMBUS2_ACK_GENERAL_CALL0 SMBUS2_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS2_ACK_GENERAL_CALL1 SMBUS2_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS2_ACK_GENERAL_CALL2 SMBUS2_REG(SMBUS_ACK_GENERAL_CALL2_OFFSET)
#define SMBUS2_ACK_GENERAL_CALL3 SMBUS2_REG(SMBUS_ACK_GENERAL_CALL3_OFFSET)
#define SMBUS2_ENABLE_STATUS0 SMBUS2_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS2_ENABLE_STATUS1 SMBUS2_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS2_ENABLE_STATUS2 SMBUS2_REG(SMBUS_ENABLE_STATUS2_OFFSET)
#define SMBUS2_ENABLE_STATUS3 SMBUS2_REG(SMBUS_ENABLE_STATUS3_OFFSET)
#define SMBUS2_FS_SPKLEN0 SMBUS2_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS2_FS_SPKLEN1 SMBUS2_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS2_FS_SPKLEN2 SMBUS2_REG(SMBUS_FS_SPKLEN2_OFFSET)
#define SMBUS2_FS_SPKLEN3 SMBUS2_REG(SMBUS_FS_SPKLEN3_OFFSET)
#define SMBUS2_HS_SPKLEN0 SMBUS2_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS2_HS_SPKLEN1 SMBUS2_REG(SMBUS_HS_SPKLEN1_OFFSET)
#define SMBUS2_HS_SPKLEN2 SMBUS2_REG(SMBUS_HS_SPKLEN2_OFFSET)
#define SMBUS2_HS_SPKLEN3 SMBUS2_REG(SMBUS_HS_SPKLEN3_OFFSET)
// #define SMBUS2_CLR_RESTART_DET0 SMBUS2_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS2_CLR_RESTART_DET1 SMBUS2_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS2_CLR_RESTART_DET2 SMBUS2_REG(SMBUS_CLR_RESTART_DET2_OFFSET)
// #define SMBUS2_CLR_RESTART_DET3 SMBUS2_REG(SMBUS_CLR_RESTART_DET3_OFFSET)
// #define SMBUS2_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS2_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS2_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS2_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS2_SCL_STUCK_AT_LOW_TIMEOUT2 SMBUS2_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS2_SCL_STUCK_AT_LOW_TIMEOUT3 SMBUS2_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS2_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS2_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS2_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS2_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS2_SDA_STUCK_AT_LOW_TIMEOUT2 SMBUS2_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS2_SDA_STUCK_AT_LOW_TIMEOUT3 SMBUS2_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS2_CLR_SCL_STUCK_DET0 SMBUS2_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS2_CLR_SCL_STUCK_DET1 SMBUS2_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS2_CLR_SCL_STUCK_DET2 SMBUS2_REG(SMBUS_CLR_SCL_STUCK_DET2_OFFSET)
// #define SMBUS2_CLR_SCL_STUCK_DET3 SMBUS2_REG(SMBUS_CLR_SCL_STUCK_DET3_OFFSET)
// #define SMBUS2_DEVICE_ID0 SMBUS2_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS2_DEVICE_ID1 SMBUS2_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS2_DEVICE_ID2 SMBUS2_REG(SMBUS_DEVICE_ID2_OFFSET)
// #define SMBUS2_DEVICE_ID3 SMBUS2_REG(SMBUS_DEVICE_ID3_OFFSET)
// #define SMBUS2_CLK_LOW_SEXT0 SMBUS2_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS2_CLK_LOW_SEXT1 SMBUS2_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS2_CLK_LOW_SEXT2 SMBUS2_REG(SMBUS_CLK_LOW_SEXT2_OFFSET)
// #define SMBUS2_CLK_LOW_SEXT3 SMBUS2_REG(SMBUS_CLK_LOW_SEXT3_OFFSET)
// #define SMBUS2_CLK_LOW_MEXT0 SMBUS2_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS2_CLK_LOW_MEXT1 SMBUS2_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS2_CLK_LOW_MEXT2 SMBUS2_REG(SMBUS_CLK_LOW_MEXT2_OFFSET)
// #define SMBUS2_CLK_LOW_MEXT3 SMBUS2_REG(SMBUS_CLK_LOW_MEXT3_OFFSET)
// #define SMBUS2_THIGH_MAX_IDLE_COUNT0 SMBUS2_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS2_THIGH_MAX_IDLE_COUNT1 SMBUS2_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS2_THIGH_MAX_IDLE_COUNT2 SMBUS2_REG(SMBUS_THIGH_MAX_IDLE_COUNT2_OFFSET)
// #define SMBUS2_THIGH_MAX_IDLE_COUNT3 SMBUS2_REG(SMBUS_THIGH_MAX_IDLE_COUNT3_OFFSET)
// #define SMBUS2_INTR_STAT0 SMBUS2_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS2_INTR_STAT1 SMBUS2_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS2_INTR_STAT2 SMBUS2_REG(SMBUS_INTR_STAT2_OFFSET)
// #define SMBUS2_INTR_STAT3 SMBUS2_REG(SMBUS_INTR_STAT3_OFFSET)
// #define SMBUS2_INTR_MASK0 SMBUS2_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS2_INTR_MASK1 SMBUS2_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS2_INTR_MASK2 SMBUS2_REG(SMBUS_INTR_MASK2_OFFSET)
// #define SMBUS2_INTR_MASK3 SMBUS2_REG(SMBUS_INTR_MASK3_OFFSET)
// #define SMBUS2_RAW_INTR_STAT0 SMBUS2_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS2_RAW_INTR_STAT1 SMBUS2_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS2_RAW_INTR_STAT2 SMBUS2_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
// #define SMBUS2_RAW_INTR_STAT3 SMBUS2_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
// #define SMBUS2_CLR_SMBUS_INTR0 SMBUS2_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS2_CLR_SMBUS_INTR1 SMBUS2_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS2_CLR_SMBUS_INTR2 SMBUS2_REG(SMBUS_CLR_SMBUS_INTR2_OFFSET)
// #define SMBUS2_CLR_SMBUS_INTR3 SMBUS2_REG(SMBUS_CLR_SMBUS_INTR3_OFFSET)
// #define SMBUS2_OPTIONAL_SAR0 SMBUS2_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS2_OPTIONAL_SAR1 SMBUS2_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS2_OPTIONAL_SAR2 SMBUS2_REG(SMBUS_OPTIONAL_SAR2_OFFSET)
// #define SMBUS2_OPTIONAL_SAR3 SMBUS2_REG(SMBUS_OPTIONAL_SAR3_OFFSET)
// #define SMBUS2_UDID_WORD0_0 SMBUS2_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS2_UDID_WORD0_1 SMBUS2_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS2_UDID_WORD0_2 SMBUS2_REG(SMBUS_UDID_WORD0_2_OFFSET)
// #define SMBUS2_UDID_WORD0_3 SMBUS2_REG(SMBUS_UDID_WORD0_3_OFFSET)
// #define SMBUS2_UDID_WORD1_0 SMBUS2_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS2_UDID_WORD1_1 SMBUS2_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS2_UDID_WORD1_2 SMBUS2_REG(SMBUS_UDID_WORD1_2_OFFSET)
// #define SMBUS2_UDID_WORD1_3 SMBUS2_REG(SMBUS_UDID_WORD1_3_OFFSET)
// #define SMBUS2_UDID_WORD2_0 SMBUS2_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS2_UDID_WORD2_1 SMBUS2_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS2_UDID_WORD2_2 SMBUS2_REG(SMBUS_UDID_WORD2_2_OFFSET)
// #define SMBUS2_UDID_WORD2_3 SMBUS2_REG(SMBUS_UDID_WORD2_3_OFFSET)
// #define SMBUS2_UDID_WORD3_0 SMBUS2_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS2_UDID_WORD3_1 SMBUS2_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS2_UDID_WORD3_2 SMBUS2_REG(SMBUS_UDID_WORD3_2_OFFSET)
// #define SMBUS2_UDID_WORD3_3 SMBUS2_REG(SMBUS_UDID_WORD3_3_OFFSET)
// #define SMBUS2_REG_TIMEOUT_RST0 SMBUS2_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS2_REG_TIMEOUT_RST1 SMBUS2_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS2_REG_TIMEOUT_RST2 SMBUS2_REG(SMBUS_REG_TIMEOUT_RST2_OFFSET)
// #define SMBUS2_REG_TIMEOUT_RST3 SMBUS2_REG(SMBUS_REG_TIMEOUT_RST3_OFFSET)
// #define SMBUS2_COMP_PARAM_1_0 SMBUS2_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS2_COMP_PARAM_1_1 SMBUS2_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS2_COMP_PARAM_1_2 SMBUS2_REG(SMBUS_COMP_PARAM_1_2_OFFSET)
// #define SMBUS2_COMP_PARAM_1_3 SMBUS2_REG(SMBUS_COMP_PARAM_1_3_OFFSET)
// #define SMBUS2_COMP_VERSION0 SMBUS2_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS2_COMP_VERSION1 SMBUS2_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS2_COMP_VERSION2 SMBUS2_REG(SMBUS_COMP_VERSION2_OFFSET)
// #define SMBUS2_COMP_VERSION3 SMBUS2_REG(SMBUS_COMP_VERSION3_OFFSET)
// #define SMBUS2_COMP_TYPE0 SMBUS2_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS2_COMP_TYPE1 SMBUS2_REG(SMBUS_COMP_TYPE1_OFFSET)
// #define SMBUS2_COMP_TYPE2 SMBUS2_REG(SMBUS_COMP_TYPE2_OFFSET)
// #define SMBUS2_COMP_TYPE3 SMBUS2_REG(SMBUS_COMP_TYPE3_OFFSET)
#define SMBUS3_CON0 SMBUS3_REG(SMBUS_CON0_OFFSET)
#define SMBUS3_CON1 SMBUS3_REG(SMBUS_CON1_OFFSET)
#define SMBUS3_CON2 SMBUS3_REG(SMBUS_CON2_OFFSET)
#define SMBUS3_CON3 SMBUS3_REG(SMBUS_CON3_OFFSET)
#define SMBUS3_TAR0 SMBUS3_REG(SMBUS_TAR0_OFFSET)
#define SMBUS3_TAR1 SMBUS3_REG(SMBUS_TAR1_OFFSET)
#define SMBUS3_TAR2 SMBUS3_REG(SMBUS_TAR2_OFFSET)
#define SMBUS3_TAR3 SMBUS3_REG(SMBUS_TAR3_OFFSET)
#define SMBUS3_SAR0 SMBUS3_REG(SMBUS_SAR0_OFFSET)
#define SMBUS3_SAR1 SMBUS3_REG(SMBUS_SAR1_OFFSET)
#define SMBUS3_SAR2 SMBUS3_REG(SMBUS_SAR2_OFFSET)
#define SMBUS3_SAR3 SMBUS3_REG(SMBUS_SAR3_OFFSET)
#define SMBUS3_HS_MADDR0 SMBUS3_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS3_HS_MADDR1 SMBUS3_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS3_HS_MADDR2 SMBUS3_REG(SMBUS_HS_MADDR2_OFFSET)
#define SMBUS3_HS_MADDR3 SMBUS3_REG(SMBUS_HS_MADDR3_OFFSET)
#define SMBUS3_DATA_CMD0 SMBUS3_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS3_DATA_CMD1 SMBUS3_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS3_DATA_CMD2 SMBUS3_REG(SMBUS_DATA_CMD2_OFFSET)
#define SMBUS3_DATA_CMD3 SMBUS3_REG(SMBUS_DATA_CMD3_OFFSET)
#define SMBUS3_SS_SCL_HCNT0 SMBUS3_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS3_SS_SCL_HCNT1 SMBUS3_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS3_SS_SCL_HCNT2 SMBUS3_REG(SMBUS_SS_SCL_HCNT2_OFFSET)
#define SMBUS3_SS_SCL_HCNT3 SMBUS3_REG(SMBUS_SS_SCL_HCNT3_OFFSET)
#define SMBUS3_SS_SCL_LCNT0 SMBUS3_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS3_SS_SCL_LCNT1 SMBUS3_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS3_SS_SCL_LCNT2 SMBUS3_REG(SMBUS_SS_SCL_LCNT2_OFFSET)
#define SMBUS3_SS_SCL_LCNT3 SMBUS3_REG(SMBUS_SS_SCL_LCNT3_OFFSET)
#define SMBUS3_FS_SCL_HCNT0 SMBUS3_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS3_FS_SCL_HCNT1 SMBUS3_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS3_FS_SCL_HCNT2 SMBUS3_REG(SMBUS_FS_SCL_HCNT2_OFFSET)
#define SMBUS3_FS_SCL_HCNT3 SMBUS3_REG(SMBUS_FS_SCL_HCNT3_OFFSET)
#define SMBUS3_FS_SCL_LCNT0 SMBUS3_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS3_FS_SCL_LCNT1 SMBUS3_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS3_FS_SCL_LCNT2 SMBUS3_REG(SMBUS_FS_SCL_LCNT2_OFFSET)
#define SMBUS3_FS_SCL_LCNT3 SMBUS3_REG(SMBUS_FS_SCL_LCNT3_OFFSET)
#define SMBUS3_HS_SCL_HCNT0 SMBUS3_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS3_HS_SCL_HCNT1 SMBUS3_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS3_HS_SCL_HCNT2 SMBUS3_REG(SMBUS_HS_SCL_HCNT2_OFFSET)
#define SMBUS3_HS_SCL_HCNT3 SMBUS3_REG(SMBUS_HS_SCL_HCNT3_OFFSET)
#define SMBUS3_HS_SCL_LCNT0 SMBUS3_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS3_HS_SCL_LCNT1 SMBUS3_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS3_HS_SCL_LCNT2 SMBUS3_REG(SMBUS_HS_SCL_LCNT2_OFFSET)
#define SMBUS3_HS_SCL_LCNT3 SMBUS3_REG(SMBUS_HS_SCL_LCNT3_OFFSET)
#define SMBUS3_INTR_STAT0 SMBUS3_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS3_INTR_STAT1 SMBUS3_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS3_INTR_STAT2 SMBUS3_REG(SMBUS_INTR_STAT2_OFFSET)
#define SMBUS3_INTR_STAT3 SMBUS3_REG(SMBUS_INTR_STAT3_OFFSET)
#define SMBUS3_INTR_MASK0 SMBUS3_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS3_INTR_MASK1 SMBUS3_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS3_INTR_MASK2 SMBUS3_REG(SMBUS_INTR_MASK2_OFFSET)
#define SMBUS3_INTR_MASK3 SMBUS3_REG(SMBUS_INTR_MASK3_OFFSET)
#define SMBUS3_RAW_INTR_STAT0 SMBUS3_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS3_RAW_INTR_STAT1 SMBUS3_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS3_RAW_INTR_STAT2 SMBUS3_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
#define SMBUS3_RAW_INTR_STAT3 SMBUS3_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
#define SMBUS3_RX_TL0 SMBUS3_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS3_RX_TL1 SMBUS3_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS3_RX_TL2 SMBUS3_REG(SMBUS_RX_TL2_OFFSET)
#define SMBUS3_RX_TL3 SMBUS3_REG(SMBUS_RX_TL3_OFFSET)
#define SMBUS3_TX_TL0 SMBUS3_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS3_TX_TL1 SMBUS3_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS3_TX_TL2 SMBUS3_REG(SMBUS_TX_TL2_OFFSET)
#define SMBUS3_TX_TL3 SMBUS3_REG(SMBUS_TX_TL3_OFFSET)
#define SMBUS3_CLR_INTR0 SMBUS3_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS3_CLR_INTR1 SMBUS3_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS3_CLR_INTR2 SMBUS3_REG(SMBUS_CLR_INTR2_OFFSET)
#define SMBUS3_CLR_INTR3 SMBUS3_REG(SMBUS_CLR_INTR3_OFFSET)
#define SMBUS3_CLR_RX_UNDER0 SMBUS3_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS3_CLR_RX_UNDER1 SMBUS3_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS3_CLR_RX_UNDER2 SMBUS3_REG(SMBUS_CLR_RX_UNDER2_OFFSET)
#define SMBUS3_CLR_RX_UNDER3 SMBUS3_REG(SMBUS_CLR_RX_UNDER3_OFFSET)
#define SMBUS3_CLR_RX_OVER0 SMBUS3_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS3_CLR_RX_OVER1 SMBUS3_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS3_CLR_RX_OVER2 SMBUS3_REG(SMBUS_CLR_RX_OVER2_OFFSET)
#define SMBUS3_CLR_RX_OVER3 SMBUS3_REG(SMBUS_CLR_RX_OVER3_OFFSET)
#define SMBUS3_CLR_TX_OVER0 SMBUS3_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS3_CLR_TX_OVER1 SMBUS3_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS3_CLR_TX_OVER2 SMBUS3_REG(SMBUS_CLR_TX_OVER2_OFFSET)
#define SMBUS3_CLR_TX_OVER3 SMBUS3_REG(SMBUS_CLR_TX_OVER3_OFFSET)
#define SMBUS3_CLR_RD_REQ0 SMBUS3_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS3_CLR_RD_REQ1 SMBUS3_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS3_CLR_RD_REQ2 SMBUS3_REG(SMBUS_CLR_RD_REQ2_OFFSET)
#define SMBUS3_CLR_RD_REQ3 SMBUS3_REG(SMBUS_CLR_RD_REQ3_OFFSET)
#define SMBUS3_CLR_TX_ABRT0 SMBUS3_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS3_CLR_TX_ABRT1 SMBUS3_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS3_CLR_TX_ABRT2 SMBUS3_REG(SMBUS_CLR_TX_ABRT2_OFFSET)
#define SMBUS3_CLR_TX_ABRT3 SMBUS3_REG(SMBUS_CLR_TX_ABRT3_OFFSET)
#define SMBUS3_CLR_RX_DONE0 SMBUS3_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS3_CLR_RX_DONE1 SMBUS3_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS3_CLR_RX_DONE2 SMBUS3_REG(SMBUS_CLR_RX_DONE2_OFFSET)
#define SMBUS3_CLR_RX_DONE3 SMBUS3_REG(SMBUS_CLR_RX_DONE3_OFFSET)
#define SMBUS3_CLR_ACTIVITY0 SMBUS3_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS3_CLR_ACTIVITY1 SMBUS3_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS3_CLR_ACTIVITY2 SMBUS3_REG(SMBUS_CLR_ACTIVITY2_OFFSET)
#define SMBUS3_CLR_ACTIVITY3 SMBUS3_REG(SMBUS_CLR_ACTIVITY3_OFFSET)
#define SMBUS3_CLR_STOP_DET0 SMBUS3_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS3_CLR_STOP_DET1 SMBUS3_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS3_CLR_STOP_DET2 SMBUS3_REG(SMBUS_CLR_STOP_DET2_OFFSET)
#define SMBUS3_CLR_STOP_DET3 SMBUS3_REG(SMBUS_CLR_STOP_DET3_OFFSET)
#define SMBUS3_CLR_START_DET0 SMBUS3_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS3_CLR_START_DET1 SMBUS3_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS3_CLR_START_DET2 SMBUS3_REG(SMBUS_CLR_START_DET2_OFFSET)
#define SMBUS3_CLR_START_DET3 SMBUS3_REG(SMBUS_CLR_START_DET3_OFFSET)
#define SMBUS3_CLR_GEN_CALL0 SMBUS3_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS3_CLR_GEN_CALL1 SMBUS3_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS3_CLR_GEN_CALL2 SMBUS3_REG(SMBUS_CLR_GEN_CALL2_OFFSET)
#define SMBUS3_CLR_GEN_CALL3 SMBUS3_REG(SMBUS_CLR_GEN_CALL3_OFFSET)
#define SMBUS3_ENABLE0 SMBUS3_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS3_ENABLE1 SMBUS3_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS3_ENABLE2 SMBUS3_REG(SMBUS_ENABLE2_OFFSET)
#define SMBUS3_ENABLE3 SMBUS3_REG(SMBUS_ENABLE3_OFFSET)
#define SMBUS3_STATUS0 SMBUS3_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS3_STATUS1 SMBUS3_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS3_STATUS2 SMBUS3_REG(SMBUS_STATUS2_OFFSET)
#define SMBUS3_STATUS3 SMBUS3_REG(SMBUS_STATUS3_OFFSET)
#define SMBUS3_TXFLR0 SMBUS3_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS3_TXFLR1 SMBUS3_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS3_TXFLR2 SMBUS3_REG(SMBUS_TXFLR2_OFFSET)
#define SMBUS3_TXFLR3 SMBUS3_REG(SMBUS_TXFLR3_OFFSET)
#define SMBUS3_RXFLR0 SMBUS3_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS3_RXFLR1 SMBUS3_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS3_RXFLR2 SMBUS3_REG(SMBUS_RXFLR2_OFFSET)
#define SMBUS3_RXFLR3 SMBUS3_REG(SMBUS_RXFLR3_OFFSET)
#define SMBUS3_SDA_HOLD0 SMBUS3_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS3_SDA_HOLD1 SMBUS3_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS3_SDA_HOLD2 SMBUS3_REG(SMBUS_SDA_HOLD2_OFFSET)
#define SMBUS3_SDA_HOLD3 SMBUS3_REG(SMBUS_SDA_HOLD3_OFFSET)
#define SMBUS3_TX_ABRT_SOURCE0 SMBUS3_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS3_TX_ABRT_SOURCE1 SMBUS3_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
#define SMBUS3_TX_ABRT_SOURCE2 SMBUS3_REG(SMBUS_TX_ABRT_SOURCE2_OFFSET)
#define SMBUS3_TX_ABRT_SOURCE3 SMBUS3_REG(SMBUS_TX_ABRT_SOURCE3_OFFSET)
// #define SMBUS3_SLV_DATA_NAMECK_ONLY0 SMBUS3_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS3_SLV_DATA_NAMECK_ONLY1 SMBUS3_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS3_SLV_DATA_NAMECK_ONLY2 SMBUS3_REG(SMBUS_SLV_DATA_NAMECK_ONLY2_OFFSET)
// #define SMBUS3_SLV_DATA_NAMECK_ONLY3 SMBUS3_REG(SMBUS_SLV_DATA_NAMECK_ONLY3_OFFSET)
// #define SMBUS3_DMA_CR0 SMBUS3_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS3_DMA_CR1 SMBUS3_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS3_DMA_CR2 SMBUS3_REG(SMBUS_DMA_CR2_OFFSET)
// #define SMBUS3_DMA_CR3 SMBUS3_REG(SMBUS_DMA_CR3_OFFSET)
// #define SMBUS3_DMA_TDLR0 SMBUS3_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS3_DMA_TDLR1 SMBUS3_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS3_DMA_TDLR2 SMBUS3_REG(SMBUS_DMA_TDLR2_OFFSET)
// #define SMBUS3_DMA_TDLR3 SMBUS3_REG(SMBUS_DMA_TDLR3_OFFSET)
// #define SMBUS3_DMA_RDLR0 SMBUS3_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS3_DMA_RDLR1 SMBUS3_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS3_DMA_RDLR2 SMBUS3_REG(SMBUS_DMA_RDLR2_OFFSET)
// #define SMBUS3_DMA_RDLR3 SMBUS3_REG(SMBUS_DMA_RDLR3_OFFSET)
// #define SMBUS3_SDA_SETUP0 SMBUS3_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS3_SDA_SETUP1 SMBUS3_REG(SMBUS_SDA_SETUP1_OFFSET)
// #define SMBUS3_SDA_SETUP2 SMBUS3_REG(SMBUS_SDA_SETUP2_OFFSET)
// #define SMBUS3_SDA_SETUP3 SMBUS3_REG(SMBUS_SDA_SETUP3_OFFSET)
#define SMBUS3_ACK_GENERAL_CALL0 SMBUS3_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS3_ACK_GENERAL_CALL1 SMBUS3_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS3_ACK_GENERAL_CALL2 SMBUS3_REG(SMBUS_ACK_GENERAL_CALL2_OFFSET)
#define SMBUS3_ACK_GENERAL_CALL3 SMBUS3_REG(SMBUS_ACK_GENERAL_CALL3_OFFSET)
#define SMBUS3_ENABLE_STATUS0 SMBUS3_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS3_ENABLE_STATUS1 SMBUS3_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS3_ENABLE_STATUS2 SMBUS3_REG(SMBUS_ENABLE_STATUS2_OFFSET)
#define SMBUS3_ENABLE_STATUS3 SMBUS3_REG(SMBUS_ENABLE_STATUS3_OFFSET)
#define SMBUS3_FS_SPKLEN0 SMBUS3_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS3_FS_SPKLEN1 SMBUS3_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS3_FS_SPKLEN2 SMBUS3_REG(SMBUS_FS_SPKLEN2_OFFSET)
#define SMBUS3_FS_SPKLEN3 SMBUS3_REG(SMBUS_FS_SPKLEN3_OFFSET)
#define SMBUS3_HS_SPKLEN0 SMBUS3_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS3_HS_SPKLEN1 SMBUS3_REG(SMBUS_HS_SPKLEN1_OFFSET)
#define SMBUS3_HS_SPKLEN2 SMBUS3_REG(SMBUS_HS_SPKLEN2_OFFSET)
#define SMBUS3_HS_SPKLEN3 SMBUS3_REG(SMBUS_HS_SPKLEN3_OFFSET)
// #define SMBUS3_CLR_RESTART_DET0 SMBUS3_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS3_CLR_RESTART_DET1 SMBUS3_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS3_CLR_RESTART_DET2 SMBUS3_REG(SMBUS_CLR_RESTART_DET2_OFFSET)
// #define SMBUS3_CLR_RESTART_DET3 SMBUS3_REG(SMBUS_CLR_RESTART_DET3_OFFSET)
// #define SMBUS3_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS3_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS3_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS3_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS3_SCL_STUCK_AT_LOW_TIMEOUT2 SMBUS3_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS3_SCL_STUCK_AT_LOW_TIMEOUT3 SMBUS3_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS3_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS3_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS3_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS3_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS3_SDA_STUCK_AT_LOW_TIMEOUT2 SMBUS3_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS3_SDA_STUCK_AT_LOW_TIMEOUT3 SMBUS3_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS3_CLR_SCL_STUCK_DET0 SMBUS3_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS3_CLR_SCL_STUCK_DET1 SMBUS3_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS3_CLR_SCL_STUCK_DET2 SMBUS3_REG(SMBUS_CLR_SCL_STUCK_DET2_OFFSET)
// #define SMBUS3_CLR_SCL_STUCK_DET3 SMBUS3_REG(SMBUS_CLR_SCL_STUCK_DET3_OFFSET)
// #define SMBUS3_DEVICE_ID0 SMBUS3_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS3_DEVICE_ID1 SMBUS3_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS3_DEVICE_ID2 SMBUS3_REG(SMBUS_DEVICE_ID2_OFFSET)
// #define SMBUS3_DEVICE_ID3 SMBUS3_REG(SMBUS_DEVICE_ID3_OFFSET)
// #define SMBUS3_CLK_LOW_SEXT0 SMBUS3_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS3_CLK_LOW_SEXT1 SMBUS3_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS3_CLK_LOW_SEXT2 SMBUS3_REG(SMBUS_CLK_LOW_SEXT2_OFFSET)
// #define SMBUS3_CLK_LOW_SEXT3 SMBUS3_REG(SMBUS_CLK_LOW_SEXT3_OFFSET)
// #define SMBUS3_CLK_LOW_MEXT0 SMBUS3_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS3_CLK_LOW_MEXT1 SMBUS3_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS3_CLK_LOW_MEXT2 SMBUS3_REG(SMBUS_CLK_LOW_MEXT2_OFFSET)
// #define SMBUS3_CLK_LOW_MEXT3 SMBUS3_REG(SMBUS_CLK_LOW_MEXT3_OFFSET)
// #define SMBUS3_THIGH_MAX_IDLE_COUNT0 SMBUS3_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS3_THIGH_MAX_IDLE_COUNT1 SMBUS3_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS3_THIGH_MAX_IDLE_COUNT2 SMBUS3_REG(SMBUS_THIGH_MAX_IDLE_COUNT2_OFFSET)
// #define SMBUS3_THIGH_MAX_IDLE_COUNT3 SMBUS3_REG(SMBUS_THIGH_MAX_IDLE_COUNT3_OFFSET)
// #define SMBUS3_INTR_STAT0 SMBUS3_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS3_INTR_STAT1 SMBUS3_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS3_INTR_STAT2 SMBUS3_REG(SMBUS_INTR_STAT2_OFFSET)
// #define SMBUS3_INTR_STAT3 SMBUS3_REG(SMBUS_INTR_STAT3_OFFSET)
// #define SMBUS3_INTR_MASK0 SMBUS3_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS3_INTR_MASK1 SMBUS3_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS3_INTR_MASK2 SMBUS3_REG(SMBUS_INTR_MASK2_OFFSET)
// #define SMBUS3_INTR_MASK3 SMBUS3_REG(SMBUS_INTR_MASK3_OFFSET)
// #define SMBUS3_RAW_INTR_STAT0 SMBUS3_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS3_RAW_INTR_STAT1 SMBUS3_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS3_RAW_INTR_STAT2 SMBUS3_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
// #define SMBUS3_RAW_INTR_STAT3 SMBUS3_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
// #define SMBUS3_CLR_SMBUS_INTR0 SMBUS3_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS3_CLR_SMBUS_INTR1 SMBUS3_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS3_CLR_SMBUS_INTR2 SMBUS3_REG(SMBUS_CLR_SMBUS_INTR2_OFFSET)
// #define SMBUS3_CLR_SMBUS_INTR3 SMBUS3_REG(SMBUS_CLR_SMBUS_INTR3_OFFSET)
// #define SMBUS3_OPTIONAL_SAR0 SMBUS3_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS3_OPTIONAL_SAR1 SMBUS3_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS3_OPTIONAL_SAR2 SMBUS3_REG(SMBUS_OPTIONAL_SAR2_OFFSET)
// #define SMBUS3_OPTIONAL_SAR3 SMBUS3_REG(SMBUS_OPTIONAL_SAR3_OFFSET)
// #define SMBUS3_UDID_WORD0_0 SMBUS3_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS3_UDID_WORD0_1 SMBUS3_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS3_UDID_WORD0_2 SMBUS3_REG(SMBUS_UDID_WORD0_2_OFFSET)
// #define SMBUS3_UDID_WORD0_3 SMBUS3_REG(SMBUS_UDID_WORD0_3_OFFSET)
// #define SMBUS3_UDID_WORD1_0 SMBUS3_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS3_UDID_WORD1_1 SMBUS3_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS3_UDID_WORD1_2 SMBUS3_REG(SMBUS_UDID_WORD1_2_OFFSET)
// #define SMBUS3_UDID_WORD1_3 SMBUS3_REG(SMBUS_UDID_WORD1_3_OFFSET)
// #define SMBUS3_UDID_WORD2_0 SMBUS3_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS3_UDID_WORD2_1 SMBUS3_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS3_UDID_WORD2_2 SMBUS3_REG(SMBUS_UDID_WORD2_2_OFFSET)
// #define SMBUS3_UDID_WORD2_3 SMBUS3_REG(SMBUS_UDID_WORD2_3_OFFSET)
// #define SMBUS3_UDID_WORD3_0 SMBUS3_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS3_UDID_WORD3_1 SMBUS3_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS3_UDID_WORD3_2 SMBUS3_REG(SMBUS_UDID_WORD3_2_OFFSET)
// #define SMBUS3_UDID_WORD3_3 SMBUS3_REG(SMBUS_UDID_WORD3_3_OFFSET)
// #define SMBUS3_REG_TIMEOUT_RST0 SMBUS3_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS3_REG_TIMEOUT_RST1 SMBUS3_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS3_REG_TIMEOUT_RST2 SMBUS3_REG(SMBUS_REG_TIMEOUT_RST2_OFFSET)
// #define SMBUS3_REG_TIMEOUT_RST3 SMBUS3_REG(SMBUS_REG_TIMEOUT_RST3_OFFSET)
// #define SMBUS3_COMP_PARAM_1_0 SMBUS3_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS3_COMP_PARAM_1_1 SMBUS3_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS3_COMP_PARAM_1_2 SMBUS3_REG(SMBUS_COMP_PARAM_1_2_OFFSET)
// #define SMBUS3_COMP_PARAM_1_3 SMBUS3_REG(SMBUS_COMP_PARAM_1_3_OFFSET)
// #define SMBUS3_COMP_VERSION0 SMBUS3_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS3_COMP_VERSION1 SMBUS3_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS3_COMP_VERSION2 SMBUS3_REG(SMBUS_COMP_VERSION2_OFFSET)
// #define SMBUS3_COMP_VERSION3 SMBUS3_REG(SMBUS_COMP_VERSION3_OFFSET)
// #define SMBUS3_COMP_TYPE0 SMBUS3_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS3_COMP_TYPE1 SMBUS3_REG(SMBUS_COMP_TYPE1_OFFSET)
// #define SMBUS3_COMP_TYPE2 SMBUS3_REG(SMBUS_COMP_TYPE2_OFFSET)
// #define SMBUS3_COMP_TYPE3 SMBUS3_REG(SMBUS_COMP_TYPE3_OFFSET)
#define SMBUS4_CON0 SMBUS4_REG(SMBUS_CON0_OFFSET)
#define SMBUS4_CON1 SMBUS4_REG(SMBUS_CON1_OFFSET)
#define SMBUS4_CON2 SMBUS4_REG(SMBUS_CON2_OFFSET)
#define SMBUS4_CON3 SMBUS4_REG(SMBUS_CON3_OFFSET)
#define SMBUS4_TAR0 SMBUS4_REG(SMBUS_TAR0_OFFSET)
#define SMBUS4_TAR1 SMBUS4_REG(SMBUS_TAR1_OFFSET)
#define SMBUS4_TAR2 SMBUS4_REG(SMBUS_TAR2_OFFSET)
#define SMBUS4_TAR3 SMBUS4_REG(SMBUS_TAR3_OFFSET)
#define SMBUS4_SAR0 SMBUS4_REG(SMBUS_SAR0_OFFSET)
#define SMBUS4_SAR1 SMBUS4_REG(SMBUS_SAR1_OFFSET)
#define SMBUS4_SAR2 SMBUS4_REG(SMBUS_SAR2_OFFSET)
#define SMBUS4_SAR3 SMBUS4_REG(SMBUS_SAR3_OFFSET)
#define SMBUS4_HS_MADDR0 SMBUS4_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS4_HS_MADDR1 SMBUS4_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS4_HS_MADDR2 SMBUS4_REG(SMBUS_HS_MADDR2_OFFSET)
#define SMBUS4_HS_MADDR3 SMBUS4_REG(SMBUS_HS_MADDR3_OFFSET)
#define SMBUS4_DATA_CMD0 SMBUS4_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS4_DATA_CMD1 SMBUS4_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS4_DATA_CMD2 SMBUS4_REG(SMBUS_DATA_CMD2_OFFSET)
#define SMBUS4_DATA_CMD3 SMBUS4_REG(SMBUS_DATA_CMD3_OFFSET)
#define SMBUS4_SS_SCL_HCNT0 SMBUS4_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS4_SS_SCL_HCNT1 SMBUS4_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS4_SS_SCL_HCNT2 SMBUS4_REG(SMBUS_SS_SCL_HCNT2_OFFSET)
#define SMBUS4_SS_SCL_HCNT3 SMBUS4_REG(SMBUS_SS_SCL_HCNT3_OFFSET)
#define SMBUS4_SS_SCL_LCNT0 SMBUS4_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS4_SS_SCL_LCNT1 SMBUS4_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS4_SS_SCL_LCNT2 SMBUS4_REG(SMBUS_SS_SCL_LCNT2_OFFSET)
#define SMBUS4_SS_SCL_LCNT3 SMBUS4_REG(SMBUS_SS_SCL_LCNT3_OFFSET)
#define SMBUS4_FS_SCL_HCNT0 SMBUS4_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS4_FS_SCL_HCNT1 SMBUS4_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS4_FS_SCL_HCNT2 SMBUS4_REG(SMBUS_FS_SCL_HCNT2_OFFSET)
#define SMBUS4_FS_SCL_HCNT3 SMBUS4_REG(SMBUS_FS_SCL_HCNT3_OFFSET)
#define SMBUS4_FS_SCL_LCNT0 SMBUS4_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS4_FS_SCL_LCNT1 SMBUS4_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS4_FS_SCL_LCNT2 SMBUS4_REG(SMBUS_FS_SCL_LCNT2_OFFSET)
#define SMBUS4_FS_SCL_LCNT3 SMBUS4_REG(SMBUS_FS_SCL_LCNT3_OFFSET)
#define SMBUS4_HS_SCL_HCNT0 SMBUS4_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS4_HS_SCL_HCNT1 SMBUS4_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS4_HS_SCL_HCNT2 SMBUS4_REG(SMBUS_HS_SCL_HCNT2_OFFSET)
#define SMBUS4_HS_SCL_HCNT3 SMBUS4_REG(SMBUS_HS_SCL_HCNT3_OFFSET)
#define SMBUS4_HS_SCL_LCNT0 SMBUS4_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS4_HS_SCL_LCNT1 SMBUS4_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS4_HS_SCL_LCNT2 SMBUS4_REG(SMBUS_HS_SCL_LCNT2_OFFSET)
#define SMBUS4_HS_SCL_LCNT3 SMBUS4_REG(SMBUS_HS_SCL_LCNT3_OFFSET)
#define SMBUS4_INTR_STAT0 SMBUS4_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS4_INTR_STAT1 SMBUS4_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS4_INTR_STAT2 SMBUS4_REG(SMBUS_INTR_STAT2_OFFSET)
#define SMBUS4_INTR_STAT3 SMBUS4_REG(SMBUS_INTR_STAT3_OFFSET)
#define SMBUS4_INTR_MASK0 SMBUS4_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS4_INTR_MASK1 SMBUS4_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS4_INTR_MASK2 SMBUS4_REG(SMBUS_INTR_MASK2_OFFSET)
#define SMBUS4_INTR_MASK3 SMBUS4_REG(SMBUS_INTR_MASK3_OFFSET)
#define SMBUS4_RAW_INTR_STAT0 SMBUS4_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS4_RAW_INTR_STAT1 SMBUS4_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS4_RAW_INTR_STAT2 SMBUS4_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
#define SMBUS4_RAW_INTR_STAT3 SMBUS4_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
#define SMBUS4_RX_TL0 SMBUS4_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS4_RX_TL1 SMBUS4_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS4_RX_TL2 SMBUS4_REG(SMBUS_RX_TL2_OFFSET)
#define SMBUS4_RX_TL3 SMBUS4_REG(SMBUS_RX_TL3_OFFSET)
#define SMBUS4_TX_TL0 SMBUS4_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS4_TX_TL1 SMBUS4_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS4_TX_TL2 SMBUS4_REG(SMBUS_TX_TL2_OFFSET)
#define SMBUS4_TX_TL3 SMBUS4_REG(SMBUS_TX_TL3_OFFSET)
#define SMBUS4_CLR_INTR0 SMBUS4_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS4_CLR_INTR1 SMBUS4_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS4_CLR_INTR2 SMBUS4_REG(SMBUS_CLR_INTR2_OFFSET)
#define SMBUS4_CLR_INTR3 SMBUS4_REG(SMBUS_CLR_INTR3_OFFSET)
#define SMBUS4_CLR_RX_UNDER0 SMBUS4_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS4_CLR_RX_UNDER1 SMBUS4_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS4_CLR_RX_UNDER2 SMBUS4_REG(SMBUS_CLR_RX_UNDER2_OFFSET)
#define SMBUS4_CLR_RX_UNDER3 SMBUS4_REG(SMBUS_CLR_RX_UNDER3_OFFSET)
#define SMBUS4_CLR_RX_OVER0 SMBUS4_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS4_CLR_RX_OVER1 SMBUS4_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS4_CLR_RX_OVER2 SMBUS4_REG(SMBUS_CLR_RX_OVER2_OFFSET)
#define SMBUS4_CLR_RX_OVER3 SMBUS4_REG(SMBUS_CLR_RX_OVER3_OFFSET)
#define SMBUS4_CLR_TX_OVER0 SMBUS4_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS4_CLR_TX_OVER1 SMBUS4_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS4_CLR_TX_OVER2 SMBUS4_REG(SMBUS_CLR_TX_OVER2_OFFSET)
#define SMBUS4_CLR_TX_OVER3 SMBUS4_REG(SMBUS_CLR_TX_OVER3_OFFSET)
#define SMBUS4_CLR_RD_REQ0 SMBUS4_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS4_CLR_RD_REQ1 SMBUS4_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS4_CLR_RD_REQ2 SMBUS4_REG(SMBUS_CLR_RD_REQ2_OFFSET)
#define SMBUS4_CLR_RD_REQ3 SMBUS4_REG(SMBUS_CLR_RD_REQ3_OFFSET)
#define SMBUS4_CLR_TX_ABRT0 SMBUS4_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS4_CLR_TX_ABRT1 SMBUS4_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS4_CLR_TX_ABRT2 SMBUS4_REG(SMBUS_CLR_TX_ABRT2_OFFSET)
#define SMBUS4_CLR_TX_ABRT3 SMBUS4_REG(SMBUS_CLR_TX_ABRT3_OFFSET)
#define SMBUS4_CLR_RX_DONE0 SMBUS4_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS4_CLR_RX_DONE1 SMBUS4_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS4_CLR_RX_DONE2 SMBUS4_REG(SMBUS_CLR_RX_DONE2_OFFSET)
#define SMBUS4_CLR_RX_DONE3 SMBUS4_REG(SMBUS_CLR_RX_DONE3_OFFSET)
#define SMBUS4_CLR_ACTIVITY0 SMBUS4_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS4_CLR_ACTIVITY1 SMBUS4_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS4_CLR_ACTIVITY2 SMBUS4_REG(SMBUS_CLR_ACTIVITY2_OFFSET)
#define SMBUS4_CLR_ACTIVITY3 SMBUS4_REG(SMBUS_CLR_ACTIVITY3_OFFSET)
#define SMBUS4_CLR_STOP_DET0 SMBUS4_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS4_CLR_STOP_DET1 SMBUS4_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS4_CLR_STOP_DET2 SMBUS4_REG(SMBUS_CLR_STOP_DET2_OFFSET)
#define SMBUS4_CLR_STOP_DET3 SMBUS4_REG(SMBUS_CLR_STOP_DET3_OFFSET)
#define SMBUS4_CLR_START_DET0 SMBUS4_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS4_CLR_START_DET1 SMBUS4_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS4_CLR_START_DET2 SMBUS4_REG(SMBUS_CLR_START_DET2_OFFSET)
#define SMBUS4_CLR_START_DET3 SMBUS4_REG(SMBUS_CLR_START_DET3_OFFSET)
#define SMBUS4_CLR_GEN_CALL0 SMBUS4_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS4_CLR_GEN_CALL1 SMBUS4_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS4_CLR_GEN_CALL2 SMBUS4_REG(SMBUS_CLR_GEN_CALL2_OFFSET)
#define SMBUS4_CLR_GEN_CALL3 SMBUS4_REG(SMBUS_CLR_GEN_CALL3_OFFSET)
#define SMBUS4_ENABLE0 SMBUS4_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS4_ENABLE1 SMBUS4_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS4_ENABLE2 SMBUS4_REG(SMBUS_ENABLE2_OFFSET)
#define SMBUS4_ENABLE3 SMBUS4_REG(SMBUS_ENABLE3_OFFSET)
#define SMBUS4_STATUS0 SMBUS4_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS4_STATUS1 SMBUS4_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS4_STATUS2 SMBUS4_REG(SMBUS_STATUS2_OFFSET)
#define SMBUS4_STATUS3 SMBUS4_REG(SMBUS_STATUS3_OFFSET)
#define SMBUS4_TXFLR0 SMBUS4_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS4_TXFLR1 SMBUS4_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS4_TXFLR2 SMBUS4_REG(SMBUS_TXFLR2_OFFSET)
#define SMBUS4_TXFLR3 SMBUS4_REG(SMBUS_TXFLR3_OFFSET)
#define SMBUS4_RXFLR0 SMBUS4_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS4_RXFLR1 SMBUS4_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS4_RXFLR2 SMBUS4_REG(SMBUS_RXFLR2_OFFSET)
#define SMBUS4_RXFLR3 SMBUS4_REG(SMBUS_RXFLR3_OFFSET)
#define SMBUS4_SDA_HOLD0 SMBUS4_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS4_SDA_HOLD1 SMBUS4_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS4_SDA_HOLD2 SMBUS4_REG(SMBUS_SDA_HOLD2_OFFSET)
#define SMBUS4_SDA_HOLD3 SMBUS4_REG(SMBUS_SDA_HOLD3_OFFSET)
#define SMBUS4_TX_ABRT_SOURCE0 SMBUS4_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS4_TX_ABRT_SOURCE1 SMBUS4_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
#define SMBUS4_TX_ABRT_SOURCE2 SMBUS4_REG(SMBUS_TX_ABRT_SOURCE2_OFFSET)
#define SMBUS4_TX_ABRT_SOURCE3 SMBUS4_REG(SMBUS_TX_ABRT_SOURCE3_OFFSET)
// #define SMBUS4_SLV_DATA_NAMECK_ONLY0 SMBUS4_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS4_SLV_DATA_NAMECK_ONLY1 SMBUS4_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS4_SLV_DATA_NAMECK_ONLY2 SMBUS4_REG(SMBUS_SLV_DATA_NAMECK_ONLY2_OFFSET)
// #define SMBUS4_SLV_DATA_NAMECK_ONLY3 SMBUS4_REG(SMBUS_SLV_DATA_NAMECK_ONLY3_OFFSET)
// #define SMBUS4_DMA_CR0 SMBUS4_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS4_DMA_CR1 SMBUS4_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS4_DMA_CR2 SMBUS4_REG(SMBUS_DMA_CR2_OFFSET)
// #define SMBUS4_DMA_CR3 SMBUS4_REG(SMBUS_DMA_CR3_OFFSET)
// #define SMBUS4_DMA_TDLR0 SMBUS4_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS4_DMA_TDLR1 SMBUS4_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS4_DMA_TDLR2 SMBUS4_REG(SMBUS_DMA_TDLR2_OFFSET)
// #define SMBUS4_DMA_TDLR3 SMBUS4_REG(SMBUS_DMA_TDLR3_OFFSET)
// #define SMBUS4_DMA_RDLR0 SMBUS4_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS4_DMA_RDLR1 SMBUS4_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS4_DMA_RDLR2 SMBUS4_REG(SMBUS_DMA_RDLR2_OFFSET)
// #define SMBUS4_DMA_RDLR3 SMBUS4_REG(SMBUS_DMA_RDLR3_OFFSET)
// #define SMBUS4_SDA_SETUP0 SMBUS4_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS4_SDA_SETUP1 SMBUS4_REG(SMBUS_SDA_SETUP1_OFFSET)
// #define SMBUS4_SDA_SETUP2 SMBUS4_REG(SMBUS_SDA_SETUP2_OFFSET)
// #define SMBUS4_SDA_SETUP3 SMBUS4_REG(SMBUS_SDA_SETUP3_OFFSET)
#define SMBUS4_ACK_GENERAL_CALL0 SMBUS4_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS4_ACK_GENERAL_CALL1 SMBUS4_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS4_ACK_GENERAL_CALL2 SMBUS4_REG(SMBUS_ACK_GENERAL_CALL2_OFFSET)
#define SMBUS4_ACK_GENERAL_CALL3 SMBUS4_REG(SMBUS_ACK_GENERAL_CALL3_OFFSET)
#define SMBUS4_ENABLE_STATUS0 SMBUS4_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS4_ENABLE_STATUS1 SMBUS4_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS4_ENABLE_STATUS2 SMBUS4_REG(SMBUS_ENABLE_STATUS2_OFFSET)
#define SMBUS4_ENABLE_STATUS3 SMBUS4_REG(SMBUS_ENABLE_STATUS3_OFFSET)
#define SMBUS4_FS_SPKLEN0 SMBUS4_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS4_FS_SPKLEN1 SMBUS4_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS4_FS_SPKLEN2 SMBUS4_REG(SMBUS_FS_SPKLEN2_OFFSET)
#define SMBUS4_FS_SPKLEN3 SMBUS4_REG(SMBUS_FS_SPKLEN3_OFFSET)
#define SMBUS4_HS_SPKLEN0 SMBUS4_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS4_HS_SPKLEN1 SMBUS4_REG(SMBUS_HS_SPKLEN1_OFFSET)
#define SMBUS4_HS_SPKLEN2 SMBUS4_REG(SMBUS_HS_SPKLEN2_OFFSET)
#define SMBUS4_HS_SPKLEN3 SMBUS4_REG(SMBUS_HS_SPKLEN3_OFFSET)
// #define SMBUS4_CLR_RESTART_DET0 SMBUS4_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS4_CLR_RESTART_DET1 SMBUS4_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS4_CLR_RESTART_DET2 SMBUS4_REG(SMBUS_CLR_RESTART_DET2_OFFSET)
// #define SMBUS4_CLR_RESTART_DET3 SMBUS4_REG(SMBUS_CLR_RESTART_DET3_OFFSET)
// #define SMBUS4_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS4_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS4_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS4_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS4_SCL_STUCK_AT_LOW_TIMEOUT2 SMBUS4_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS4_SCL_STUCK_AT_LOW_TIMEOUT3 SMBUS4_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS4_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS4_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS4_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS4_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS4_SDA_STUCK_AT_LOW_TIMEOUT2 SMBUS4_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS4_SDA_STUCK_AT_LOW_TIMEOUT3 SMBUS4_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS4_CLR_SCL_STUCK_DET0 SMBUS4_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS4_CLR_SCL_STUCK_DET1 SMBUS4_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS4_CLR_SCL_STUCK_DET2 SMBUS4_REG(SMBUS_CLR_SCL_STUCK_DET2_OFFSET)
// #define SMBUS4_CLR_SCL_STUCK_DET3 SMBUS4_REG(SMBUS_CLR_SCL_STUCK_DET3_OFFSET)
// #define SMBUS4_DEVICE_ID0 SMBUS4_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS4_DEVICE_ID1 SMBUS4_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS4_DEVICE_ID2 SMBUS4_REG(SMBUS_DEVICE_ID2_OFFSET)
// #define SMBUS4_DEVICE_ID3 SMBUS4_REG(SMBUS_DEVICE_ID3_OFFSET)
// #define SMBUS4_CLK_LOW_SEXT0 SMBUS4_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS4_CLK_LOW_SEXT1 SMBUS4_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS4_CLK_LOW_SEXT2 SMBUS4_REG(SMBUS_CLK_LOW_SEXT2_OFFSET)
// #define SMBUS4_CLK_LOW_SEXT3 SMBUS4_REG(SMBUS_CLK_LOW_SEXT3_OFFSET)
// #define SMBUS4_CLK_LOW_MEXT0 SMBUS4_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS4_CLK_LOW_MEXT1 SMBUS4_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS4_CLK_LOW_MEXT2 SMBUS4_REG(SMBUS_CLK_LOW_MEXT2_OFFSET)
// #define SMBUS4_CLK_LOW_MEXT3 SMBUS4_REG(SMBUS_CLK_LOW_MEXT3_OFFSET)
// #define SMBUS4_THIGH_MAX_IDLE_COUNT0 SMBUS4_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS4_THIGH_MAX_IDLE_COUNT1 SMBUS4_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS4_THIGH_MAX_IDLE_COUNT2 SMBUS4_REG(SMBUS_THIGH_MAX_IDLE_COUNT2_OFFSET)
// #define SMBUS4_THIGH_MAX_IDLE_COUNT3 SMBUS4_REG(SMBUS_THIGH_MAX_IDLE_COUNT3_OFFSET)
// #define SMBUS4_INTR_STAT0 SMBUS4_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS4_INTR_STAT1 SMBUS4_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS4_INTR_STAT2 SMBUS4_REG(SMBUS_INTR_STAT2_OFFSET)
// #define SMBUS4_INTR_STAT3 SMBUS4_REG(SMBUS_INTR_STAT3_OFFSET)
// #define SMBUS4_INTR_MASK0 SMBUS4_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS4_INTR_MASK1 SMBUS4_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS4_INTR_MASK2 SMBUS4_REG(SMBUS_INTR_MASK2_OFFSET)
// #define SMBUS4_INTR_MASK3 SMBUS4_REG(SMBUS_INTR_MASK3_OFFSET)
// #define SMBUS4_RAW_INTR_STAT0 SMBUS4_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS4_RAW_INTR_STAT1 SMBUS4_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS4_RAW_INTR_STAT2 SMBUS4_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
// #define SMBUS4_RAW_INTR_STAT3 SMBUS4_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
// #define SMBUS4_CLR_SMBUS_INTR0 SMBUS4_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS4_CLR_SMBUS_INTR1 SMBUS4_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS4_CLR_SMBUS_INTR2 SMBUS4_REG(SMBUS_CLR_SMBUS_INTR2_OFFSET)
// #define SMBUS4_CLR_SMBUS_INTR3 SMBUS4_REG(SMBUS_CLR_SMBUS_INTR3_OFFSET)
// #define SMBUS4_OPTIONAL_SAR0 SMBUS4_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS4_OPTIONAL_SAR1 SMBUS4_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS4_OPTIONAL_SAR2 SMBUS4_REG(SMBUS_OPTIONAL_SAR2_OFFSET)
// #define SMBUS4_OPTIONAL_SAR3 SMBUS4_REG(SMBUS_OPTIONAL_SAR3_OFFSET)
// #define SMBUS4_UDID_WORD0_0 SMBUS4_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS4_UDID_WORD0_1 SMBUS4_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS4_UDID_WORD0_2 SMBUS4_REG(SMBUS_UDID_WORD0_2_OFFSET)
// #define SMBUS4_UDID_WORD0_3 SMBUS4_REG(SMBUS_UDID_WORD0_3_OFFSET)
// #define SMBUS4_UDID_WORD1_0 SMBUS4_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS4_UDID_WORD1_1 SMBUS4_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS4_UDID_WORD1_2 SMBUS4_REG(SMBUS_UDID_WORD1_2_OFFSET)
// #define SMBUS4_UDID_WORD1_3 SMBUS4_REG(SMBUS_UDID_WORD1_3_OFFSET)
// #define SMBUS4_UDID_WORD2_0 SMBUS4_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS4_UDID_WORD2_1 SMBUS4_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS4_UDID_WORD2_2 SMBUS4_REG(SMBUS_UDID_WORD2_2_OFFSET)
// #define SMBUS4_UDID_WORD2_3 SMBUS4_REG(SMBUS_UDID_WORD2_3_OFFSET)
// #define SMBUS4_UDID_WORD3_0 SMBUS4_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS4_UDID_WORD3_1 SMBUS4_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS4_UDID_WORD3_2 SMBUS4_REG(SMBUS_UDID_WORD3_2_OFFSET)
// #define SMBUS4_UDID_WORD3_3 SMBUS4_REG(SMBUS_UDID_WORD3_3_OFFSET)
// #define SMBUS4_REG_TIMEOUT_RST0 SMBUS4_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS4_REG_TIMEOUT_RST1 SMBUS4_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS4_REG_TIMEOUT_RST2 SMBUS4_REG(SMBUS_REG_TIMEOUT_RST2_OFFSET)
// #define SMBUS4_REG_TIMEOUT_RST3 SMBUS4_REG(SMBUS_REG_TIMEOUT_RST3_OFFSET)
// #define SMBUS4_COMP_PARAM_1_0 SMBUS4_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS4_COMP_PARAM_1_1 SMBUS4_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS4_COMP_PARAM_1_2 SMBUS4_REG(SMBUS_COMP_PARAM_1_2_OFFSET)
// #define SMBUS4_COMP_PARAM_1_3 SMBUS4_REG(SMBUS_COMP_PARAM_1_3_OFFSET)
// #define SMBUS4_COMP_VERSION0 SMBUS4_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS4_COMP_VERSION1 SMBUS4_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS4_COMP_VERSION2 SMBUS4_REG(SMBUS_COMP_VERSION2_OFFSET)
// #define SMBUS4_COMP_VERSION3 SMBUS4_REG(SMBUS_COMP_VERSION3_OFFSET)
// #define SMBUS4_COMP_TYPE0 SMBUS4_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS4_COMP_TYPE1 SMBUS4_REG(SMBUS_COMP_TYPE1_OFFSET)
// #define SMBUS4_COMP_TYPE2 SMBUS4_REG(SMBUS_COMP_TYPE2_OFFSET)
// #define SMBUS4_COMP_TYPE3 SMBUS4_REG(SMBUS_COMP_TYPE3_OFFSET)
#define SMBUS5_CON0 SMBUS5_REG(SMBUS_CON0_OFFSET)
#define SMBUS5_CON1 SMBUS5_REG(SMBUS_CON1_OFFSET)
#define SMBUS5_CON2 SMBUS5_REG(SMBUS_CON2_OFFSET)
#define SMBUS5_CON3 SMBUS5_REG(SMBUS_CON3_OFFSET)
#define SMBUS5_TAR0 SMBUS5_REG(SMBUS_TAR0_OFFSET)
#define SMBUS5_TAR1 SMBUS5_REG(SMBUS_TAR1_OFFSET)
#define SMBUS5_TAR2 SMBUS5_REG(SMBUS_TAR2_OFFSET)
#define SMBUS5_TAR3 SMBUS5_REG(SMBUS_TAR3_OFFSET)
#define SMBUS5_SAR0 SMBUS5_REG(SMBUS_SAR0_OFFSET)
#define SMBUS5_SAR1 SMBUS5_REG(SMBUS_SAR1_OFFSET)
#define SMBUS5_SAR2 SMBUS5_REG(SMBUS_SAR2_OFFSET)
#define SMBUS5_SAR3 SMBUS5_REG(SMBUS_SAR3_OFFSET)
#define SMBUS5_HS_MADDR0 SMBUS5_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS5_HS_MADDR1 SMBUS5_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS5_HS_MADDR2 SMBUS5_REG(SMBUS_HS_MADDR2_OFFSET)
#define SMBUS5_HS_MADDR3 SMBUS5_REG(SMBUS_HS_MADDR3_OFFSET)
#define SMBUS5_DATA_CMD0 SMBUS5_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS5_DATA_CMD1 SMBUS5_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS5_DATA_CMD2 SMBUS5_REG(SMBUS_DATA_CMD2_OFFSET)
#define SMBUS5_DATA_CMD3 SMBUS5_REG(SMBUS_DATA_CMD3_OFFSET)
#define SMBUS5_SS_SCL_HCNT0 SMBUS5_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS5_SS_SCL_HCNT1 SMBUS5_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS5_SS_SCL_HCNT2 SMBUS5_REG(SMBUS_SS_SCL_HCNT2_OFFSET)
#define SMBUS5_SS_SCL_HCNT3 SMBUS5_REG(SMBUS_SS_SCL_HCNT3_OFFSET)
#define SMBUS5_SS_SCL_LCNT0 SMBUS5_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS5_SS_SCL_LCNT1 SMBUS5_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS5_SS_SCL_LCNT2 SMBUS5_REG(SMBUS_SS_SCL_LCNT2_OFFSET)
#define SMBUS5_SS_SCL_LCNT3 SMBUS5_REG(SMBUS_SS_SCL_LCNT3_OFFSET)
#define SMBUS5_FS_SCL_HCNT0 SMBUS5_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS5_FS_SCL_HCNT1 SMBUS5_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS5_FS_SCL_HCNT2 SMBUS5_REG(SMBUS_FS_SCL_HCNT2_OFFSET)
#define SMBUS5_FS_SCL_HCNT3 SMBUS5_REG(SMBUS_FS_SCL_HCNT3_OFFSET)
#define SMBUS5_FS_SCL_LCNT0 SMBUS5_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS5_FS_SCL_LCNT1 SMBUS5_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS5_FS_SCL_LCNT2 SMBUS5_REG(SMBUS_FS_SCL_LCNT2_OFFSET)
#define SMBUS5_FS_SCL_LCNT3 SMBUS5_REG(SMBUS_FS_SCL_LCNT3_OFFSET)
#define SMBUS5_HS_SCL_HCNT0 SMBUS5_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS5_HS_SCL_HCNT1 SMBUS5_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS5_HS_SCL_HCNT2 SMBUS5_REG(SMBUS_HS_SCL_HCNT2_OFFSET)
#define SMBUS5_HS_SCL_HCNT3 SMBUS5_REG(SMBUS_HS_SCL_HCNT3_OFFSET)
#define SMBUS5_HS_SCL_LCNT0 SMBUS5_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS5_HS_SCL_LCNT1 SMBUS5_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS5_HS_SCL_LCNT2 SMBUS5_REG(SMBUS_HS_SCL_LCNT2_OFFSET)
#define SMBUS5_HS_SCL_LCNT3 SMBUS5_REG(SMBUS_HS_SCL_LCNT3_OFFSET)
#define SMBUS5_INTR_STAT0 SMBUS5_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS5_INTR_STAT1 SMBUS5_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS5_INTR_STAT2 SMBUS5_REG(SMBUS_INTR_STAT2_OFFSET)
#define SMBUS5_INTR_STAT3 SMBUS5_REG(SMBUS_INTR_STAT3_OFFSET)
#define SMBUS5_INTR_MASK0 SMBUS5_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS5_INTR_MASK1 SMBUS5_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS5_INTR_MASK2 SMBUS5_REG(SMBUS_INTR_MASK2_OFFSET)
#define SMBUS5_INTR_MASK3 SMBUS5_REG(SMBUS_INTR_MASK3_OFFSET)
#define SMBUS5_RAW_INTR_STAT0 SMBUS5_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS5_RAW_INTR_STAT1 SMBUS5_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS5_RAW_INTR_STAT2 SMBUS5_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
#define SMBUS5_RAW_INTR_STAT3 SMBUS5_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
#define SMBUS5_RX_TL0 SMBUS5_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS5_RX_TL1 SMBUS5_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS5_RX_TL2 SMBUS5_REG(SMBUS_RX_TL2_OFFSET)
#define SMBUS5_RX_TL3 SMBUS5_REG(SMBUS_RX_TL3_OFFSET)
#define SMBUS5_TX_TL0 SMBUS5_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS5_TX_TL1 SMBUS5_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS5_TX_TL2 SMBUS5_REG(SMBUS_TX_TL2_OFFSET)
#define SMBUS5_TX_TL3 SMBUS5_REG(SMBUS_TX_TL3_OFFSET)
#define SMBUS5_CLR_INTR0 SMBUS5_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS5_CLR_INTR1 SMBUS5_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS5_CLR_INTR2 SMBUS5_REG(SMBUS_CLR_INTR2_OFFSET)
#define SMBUS5_CLR_INTR3 SMBUS5_REG(SMBUS_CLR_INTR3_OFFSET)
#define SMBUS5_CLR_RX_UNDER0 SMBUS5_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS5_CLR_RX_UNDER1 SMBUS5_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS5_CLR_RX_UNDER2 SMBUS5_REG(SMBUS_CLR_RX_UNDER2_OFFSET)
#define SMBUS5_CLR_RX_UNDER3 SMBUS5_REG(SMBUS_CLR_RX_UNDER3_OFFSET)
#define SMBUS5_CLR_RX_OVER0 SMBUS5_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS5_CLR_RX_OVER1 SMBUS5_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS5_CLR_RX_OVER2 SMBUS5_REG(SMBUS_CLR_RX_OVER2_OFFSET)
#define SMBUS5_CLR_RX_OVER3 SMBUS5_REG(SMBUS_CLR_RX_OVER3_OFFSET)
#define SMBUS5_CLR_TX_OVER0 SMBUS5_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS5_CLR_TX_OVER1 SMBUS5_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS5_CLR_TX_OVER2 SMBUS5_REG(SMBUS_CLR_TX_OVER2_OFFSET)
#define SMBUS5_CLR_TX_OVER3 SMBUS5_REG(SMBUS_CLR_TX_OVER3_OFFSET)
#define SMBUS5_CLR_RD_REQ0 SMBUS5_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS5_CLR_RD_REQ1 SMBUS5_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS5_CLR_RD_REQ2 SMBUS5_REG(SMBUS_CLR_RD_REQ2_OFFSET)
#define SMBUS5_CLR_RD_REQ3 SMBUS5_REG(SMBUS_CLR_RD_REQ3_OFFSET)
#define SMBUS5_CLR_TX_ABRT0 SMBUS5_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS5_CLR_TX_ABRT1 SMBUS5_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS5_CLR_TX_ABRT2 SMBUS5_REG(SMBUS_CLR_TX_ABRT2_OFFSET)
#define SMBUS5_CLR_TX_ABRT3 SMBUS5_REG(SMBUS_CLR_TX_ABRT3_OFFSET)
#define SMBUS5_CLR_RX_DONE0 SMBUS5_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS5_CLR_RX_DONE1 SMBUS5_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS5_CLR_RX_DONE2 SMBUS5_REG(SMBUS_CLR_RX_DONE2_OFFSET)
#define SMBUS5_CLR_RX_DONE3 SMBUS5_REG(SMBUS_CLR_RX_DONE3_OFFSET)
#define SMBUS5_CLR_ACTIVITY0 SMBUS5_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS5_CLR_ACTIVITY1 SMBUS5_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS5_CLR_ACTIVITY2 SMBUS5_REG(SMBUS_CLR_ACTIVITY2_OFFSET)
#define SMBUS5_CLR_ACTIVITY3 SMBUS5_REG(SMBUS_CLR_ACTIVITY3_OFFSET)
#define SMBUS5_CLR_STOP_DET0 SMBUS5_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS5_CLR_STOP_DET1 SMBUS5_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS5_CLR_STOP_DET2 SMBUS5_REG(SMBUS_CLR_STOP_DET2_OFFSET)
#define SMBUS5_CLR_STOP_DET3 SMBUS5_REG(SMBUS_CLR_STOP_DET3_OFFSET)
#define SMBUS5_CLR_START_DET0 SMBUS5_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS5_CLR_START_DET1 SMBUS5_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS5_CLR_START_DET2 SMBUS5_REG(SMBUS_CLR_START_DET2_OFFSET)
#define SMBUS5_CLR_START_DET3 SMBUS5_REG(SMBUS_CLR_START_DET3_OFFSET)
#define SMBUS5_CLR_GEN_CALL0 SMBUS5_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS5_CLR_GEN_CALL1 SMBUS5_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS5_CLR_GEN_CALL2 SMBUS5_REG(SMBUS_CLR_GEN_CALL2_OFFSET)
#define SMBUS5_CLR_GEN_CALL3 SMBUS5_REG(SMBUS_CLR_GEN_CALL3_OFFSET)
#define SMBUS5_ENABLE0 SMBUS5_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS5_ENABLE1 SMBUS5_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS5_ENABLE2 SMBUS5_REG(SMBUS_ENABLE2_OFFSET)
#define SMBUS5_ENABLE3 SMBUS5_REG(SMBUS_ENABLE3_OFFSET)
#define SMBUS5_STATUS0 SMBUS5_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS5_STATUS1 SMBUS5_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS5_STATUS2 SMBUS5_REG(SMBUS_STATUS2_OFFSET)
#define SMBUS5_STATUS3 SMBUS5_REG(SMBUS_STATUS3_OFFSET)
#define SMBUS5_TXFLR0 SMBUS5_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS5_TXFLR1 SMBUS5_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS5_TXFLR2 SMBUS5_REG(SMBUS_TXFLR2_OFFSET)
#define SMBUS5_TXFLR3 SMBUS5_REG(SMBUS_TXFLR3_OFFSET)
#define SMBUS5_RXFLR0 SMBUS5_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS5_RXFLR1 SMBUS5_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS5_RXFLR2 SMBUS5_REG(SMBUS_RXFLR2_OFFSET)
#define SMBUS5_RXFLR3 SMBUS5_REG(SMBUS_RXFLR3_OFFSET)
#define SMBUS5_SDA_HOLD0 SMBUS5_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS5_SDA_HOLD1 SMBUS5_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS5_SDA_HOLD2 SMBUS5_REG(SMBUS_SDA_HOLD2_OFFSET)
#define SMBUS5_SDA_HOLD3 SMBUS5_REG(SMBUS_SDA_HOLD3_OFFSET)
#define SMBUS5_TX_ABRT_SOURCE0 SMBUS5_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS5_TX_ABRT_SOURCE1 SMBUS5_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
#define SMBUS5_TX_ABRT_SOURCE2 SMBUS5_REG(SMBUS_TX_ABRT_SOURCE2_OFFSET)
#define SMBUS5_TX_ABRT_SOURCE3 SMBUS5_REG(SMBUS_TX_ABRT_SOURCE3_OFFSET)
// #define SMBUS5_SLV_DATA_NAMECK_ONLY0 SMBUS5_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS5_SLV_DATA_NAMECK_ONLY1 SMBUS5_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS5_SLV_DATA_NAMECK_ONLY2 SMBUS5_REG(SMBUS_SLV_DATA_NAMECK_ONLY2_OFFSET)
// #define SMBUS5_SLV_DATA_NAMECK_ONLY3 SMBUS5_REG(SMBUS_SLV_DATA_NAMECK_ONLY3_OFFSET)
// #define SMBUS5_DMA_CR0 SMBUS5_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS5_DMA_CR1 SMBUS5_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS5_DMA_CR2 SMBUS5_REG(SMBUS_DMA_CR2_OFFSET)
// #define SMBUS5_DMA_CR3 SMBUS5_REG(SMBUS_DMA_CR3_OFFSET)
// #define SMBUS5_DMA_TDLR0 SMBUS5_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS5_DMA_TDLR1 SMBUS5_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS5_DMA_TDLR2 SMBUS5_REG(SMBUS_DMA_TDLR2_OFFSET)
// #define SMBUS5_DMA_TDLR3 SMBUS5_REG(SMBUS_DMA_TDLR3_OFFSET)
// #define SMBUS5_DMA_RDLR0 SMBUS5_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS5_DMA_RDLR1 SMBUS5_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS5_DMA_RDLR2 SMBUS5_REG(SMBUS_DMA_RDLR2_OFFSET)
// #define SMBUS5_DMA_RDLR3 SMBUS5_REG(SMBUS_DMA_RDLR3_OFFSET)
// #define SMBUS5_SDA_SETUP0 SMBUS5_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS5_SDA_SETUP1 SMBUS5_REG(SMBUS_SDA_SETUP1_OFFSET)
// #define SMBUS5_SDA_SETUP2 SMBUS5_REG(SMBUS_SDA_SETUP2_OFFSET)
// #define SMBUS5_SDA_SETUP3 SMBUS5_REG(SMBUS_SDA_SETUP3_OFFSET)
#define SMBUS5_ACK_GENERAL_CALL0 SMBUS5_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS5_ACK_GENERAL_CALL1 SMBUS5_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS5_ACK_GENERAL_CALL2 SMBUS5_REG(SMBUS_ACK_GENERAL_CALL2_OFFSET)
#define SMBUS5_ACK_GENERAL_CALL3 SMBUS5_REG(SMBUS_ACK_GENERAL_CALL3_OFFSET)
#define SMBUS5_ENABLE_STATUS0 SMBUS5_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS5_ENABLE_STATUS1 SMBUS5_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS5_ENABLE_STATUS2 SMBUS5_REG(SMBUS_ENABLE_STATUS2_OFFSET)
#define SMBUS5_ENABLE_STATUS3 SMBUS5_REG(SMBUS_ENABLE_STATUS3_OFFSET)
#define SMBUS5_FS_SPKLEN0 SMBUS5_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS5_FS_SPKLEN1 SMBUS5_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS5_FS_SPKLEN2 SMBUS5_REG(SMBUS_FS_SPKLEN2_OFFSET)
#define SMBUS5_FS_SPKLEN3 SMBUS5_REG(SMBUS_FS_SPKLEN3_OFFSET)
#define SMBUS5_HS_SPKLEN0 SMBUS5_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS5_HS_SPKLEN1 SMBUS5_REG(SMBUS_HS_SPKLEN1_OFFSET)
#define SMBUS5_HS_SPKLEN2 SMBUS5_REG(SMBUS_HS_SPKLEN2_OFFSET)
#define SMBUS5_HS_SPKLEN3 SMBUS5_REG(SMBUS_HS_SPKLEN3_OFFSET)
// #define SMBUS5_CLR_RESTART_DET0 SMBUS5_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS5_CLR_RESTART_DET1 SMBUS5_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS5_CLR_RESTART_DET2 SMBUS5_REG(SMBUS_CLR_RESTART_DET2_OFFSET)
// #define SMBUS5_CLR_RESTART_DET3 SMBUS5_REG(SMBUS_CLR_RESTART_DET3_OFFSET)
// #define SMBUS5_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS5_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS5_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS5_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS5_SCL_STUCK_AT_LOW_TIMEOUT2 SMBUS5_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS5_SCL_STUCK_AT_LOW_TIMEOUT3 SMBUS5_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS5_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS5_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS5_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS5_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS5_SDA_STUCK_AT_LOW_TIMEOUT2 SMBUS5_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS5_SDA_STUCK_AT_LOW_TIMEOUT3 SMBUS5_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS5_CLR_SCL_STUCK_DET0 SMBUS5_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS5_CLR_SCL_STUCK_DET1 SMBUS5_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS5_CLR_SCL_STUCK_DET2 SMBUS5_REG(SMBUS_CLR_SCL_STUCK_DET2_OFFSET)
// #define SMBUS5_CLR_SCL_STUCK_DET3 SMBUS5_REG(SMBUS_CLR_SCL_STUCK_DET3_OFFSET)
// #define SMBUS5_DEVICE_ID0 SMBUS5_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS5_DEVICE_ID1 SMBUS5_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS5_DEVICE_ID2 SMBUS5_REG(SMBUS_DEVICE_ID2_OFFSET)
// #define SMBUS5_DEVICE_ID3 SMBUS5_REG(SMBUS_DEVICE_ID3_OFFSET)
// #define SMBUS5_CLK_LOW_SEXT0 SMBUS5_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS5_CLK_LOW_SEXT1 SMBUS5_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS5_CLK_LOW_SEXT2 SMBUS5_REG(SMBUS_CLK_LOW_SEXT2_OFFSET)
// #define SMBUS5_CLK_LOW_SEXT3 SMBUS5_REG(SMBUS_CLK_LOW_SEXT3_OFFSET)
// #define SMBUS5_CLK_LOW_MEXT0 SMBUS5_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS5_CLK_LOW_MEXT1 SMBUS5_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS5_CLK_LOW_MEXT2 SMBUS5_REG(SMBUS_CLK_LOW_MEXT2_OFFSET)
// #define SMBUS5_CLK_LOW_MEXT3 SMBUS5_REG(SMBUS_CLK_LOW_MEXT3_OFFSET)
// #define SMBUS5_THIGH_MAX_IDLE_COUNT0 SMBUS5_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS5_THIGH_MAX_IDLE_COUNT1 SMBUS5_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS5_THIGH_MAX_IDLE_COUNT2 SMBUS5_REG(SMBUS_THIGH_MAX_IDLE_COUNT2_OFFSET)
// #define SMBUS5_THIGH_MAX_IDLE_COUNT3 SMBUS5_REG(SMBUS_THIGH_MAX_IDLE_COUNT3_OFFSET)
// #define SMBUS5_INTR_STAT0 SMBUS5_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS5_INTR_STAT1 SMBUS5_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS5_INTR_STAT2 SMBUS5_REG(SMBUS_INTR_STAT2_OFFSET)
// #define SMBUS5_INTR_STAT3 SMBUS5_REG(SMBUS_INTR_STAT3_OFFSET)
// #define SMBUS5_INTR_MASK0 SMBUS5_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS5_INTR_MASK1 SMBUS5_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS5_INTR_MASK2 SMBUS5_REG(SMBUS_INTR_MASK2_OFFSET)
// #define SMBUS5_INTR_MASK3 SMBUS5_REG(SMBUS_INTR_MASK3_OFFSET)
// #define SMBUS5_RAW_INTR_STAT0 SMBUS5_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS5_RAW_INTR_STAT1 SMBUS5_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS5_RAW_INTR_STAT2 SMBUS5_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
// #define SMBUS5_RAW_INTR_STAT3 SMBUS5_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
// #define SMBUS5_CLR_SMBUS_INTR0 SMBUS5_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS5_CLR_SMBUS_INTR1 SMBUS5_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS5_CLR_SMBUS_INTR2 SMBUS5_REG(SMBUS_CLR_SMBUS_INTR2_OFFSET)
// #define SMBUS5_CLR_SMBUS_INTR3 SMBUS5_REG(SMBUS_CLR_SMBUS_INTR3_OFFSET)
// #define SMBUS5_OPTIONAL_SAR0 SMBUS5_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS5_OPTIONAL_SAR1 SMBUS5_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS5_OPTIONAL_SAR2 SMBUS5_REG(SMBUS_OPTIONAL_SAR2_OFFSET)
// #define SMBUS5_OPTIONAL_SAR3 SMBUS5_REG(SMBUS_OPTIONAL_SAR3_OFFSET)
// #define SMBUS5_UDID_WORD0_0 SMBUS5_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS5_UDID_WORD0_1 SMBUS5_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS5_UDID_WORD0_2 SMBUS5_REG(SMBUS_UDID_WORD0_2_OFFSET)
// #define SMBUS5_UDID_WORD0_3 SMBUS5_REG(SMBUS_UDID_WORD0_3_OFFSET)
// #define SMBUS5_UDID_WORD1_0 SMBUS5_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS5_UDID_WORD1_1 SMBUS5_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS5_UDID_WORD1_2 SMBUS5_REG(SMBUS_UDID_WORD1_2_OFFSET)
// #define SMBUS5_UDID_WORD1_3 SMBUS5_REG(SMBUS_UDID_WORD1_3_OFFSET)
// #define SMBUS5_UDID_WORD2_0 SMBUS5_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS5_UDID_WORD2_1 SMBUS5_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS5_UDID_WORD2_2 SMBUS5_REG(SMBUS_UDID_WORD2_2_OFFSET)
// #define SMBUS5_UDID_WORD2_3 SMBUS5_REG(SMBUS_UDID_WORD2_3_OFFSET)
// #define SMBUS5_UDID_WORD3_0 SMBUS5_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS5_UDID_WORD3_1 SMBUS5_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS5_UDID_WORD3_2 SMBUS5_REG(SMBUS_UDID_WORD3_2_OFFSET)
// #define SMBUS5_UDID_WORD3_3 SMBUS5_REG(SMBUS_UDID_WORD3_3_OFFSET)
// #define SMBUS5_REG_TIMEOUT_RST0 SMBUS5_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS5_REG_TIMEOUT_RST1 SMBUS5_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS5_REG_TIMEOUT_RST2 SMBUS5_REG(SMBUS_REG_TIMEOUT_RST2_OFFSET)
// #define SMBUS5_REG_TIMEOUT_RST3 SMBUS5_REG(SMBUS_REG_TIMEOUT_RST3_OFFSET)
// #define SMBUS5_COMP_PARAM_1_0 SMBUS5_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS5_COMP_PARAM_1_1 SMBUS5_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS5_COMP_PARAM_1_2 SMBUS5_REG(SMBUS_COMP_PARAM_1_2_OFFSET)
// #define SMBUS5_COMP_PARAM_1_3 SMBUS5_REG(SMBUS_COMP_PARAM_1_3_OFFSET)
// #define SMBUS5_COMP_VERSION0 SMBUS5_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS5_COMP_VERSION1 SMBUS5_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS5_COMP_VERSION2 SMBUS5_REG(SMBUS_COMP_VERSION2_OFFSET)
// #define SMBUS5_COMP_VERSION3 SMBUS5_REG(SMBUS_COMP_VERSION3_OFFSET)
// #define SMBUS5_COMP_TYPE0 SMBUS5_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS5_COMP_TYPE1 SMBUS5_REG(SMBUS_COMP_TYPE1_OFFSET)
// #define SMBUS5_COMP_TYPE2 SMBUS5_REG(SMBUS_COMP_TYPE2_OFFSET)
// #define SMBUS5_COMP_TYPE3 SMBUS5_REG(SMBUS_COMP_TYPE3_OFFSET)
#define SMBUS6_CON0 SMBUS6_REG(SMBUS_CON0_OFFSET)
#define SMBUS6_CON1 SMBUS6_REG(SMBUS_CON1_OFFSET)
#define SMBUS6_CON2 SMBUS6_REG(SMBUS_CON2_OFFSET)
#define SMBUS6_CON3 SMBUS6_REG(SMBUS_CON3_OFFSET)
#define SMBUS6_TAR0 SMBUS6_REG(SMBUS_TAR0_OFFSET)
#define SMBUS6_TAR1 SMBUS6_REG(SMBUS_TAR1_OFFSET)
#define SMBUS6_TAR2 SMBUS6_REG(SMBUS_TAR2_OFFSET)
#define SMBUS6_TAR3 SMBUS6_REG(SMBUS_TAR3_OFFSET)
#define SMBUS6_SAR0 SMBUS6_REG(SMBUS_SAR0_OFFSET)
#define SMBUS6_SAR1 SMBUS6_REG(SMBUS_SAR1_OFFSET)
#define SMBUS6_SAR2 SMBUS6_REG(SMBUS_SAR2_OFFSET)
#define SMBUS6_SAR3 SMBUS6_REG(SMBUS_SAR3_OFFSET)
#define SMBUS6_HS_MADDR0 SMBUS6_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS6_HS_MADDR1 SMBUS6_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS6_HS_MADDR2 SMBUS6_REG(SMBUS_HS_MADDR2_OFFSET)
#define SMBUS6_HS_MADDR3 SMBUS6_REG(SMBUS_HS_MADDR3_OFFSET)
#define SMBUS6_DATA_CMD0 SMBUS6_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS6_DATA_CMD1 SMBUS6_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS6_DATA_CMD2 SMBUS6_REG(SMBUS_DATA_CMD2_OFFSET)
#define SMBUS6_DATA_CMD3 SMBUS6_REG(SMBUS_DATA_CMD3_OFFSET)
#define SMBUS6_SS_SCL_HCNT0 SMBUS6_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS6_SS_SCL_HCNT1 SMBUS6_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS6_SS_SCL_HCNT2 SMBUS6_REG(SMBUS_SS_SCL_HCNT2_OFFSET)
#define SMBUS6_SS_SCL_HCNT3 SMBUS6_REG(SMBUS_SS_SCL_HCNT3_OFFSET)
#define SMBUS6_SS_SCL_LCNT0 SMBUS6_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS6_SS_SCL_LCNT1 SMBUS6_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS6_SS_SCL_LCNT2 SMBUS6_REG(SMBUS_SS_SCL_LCNT2_OFFSET)
#define SMBUS6_SS_SCL_LCNT3 SMBUS6_REG(SMBUS_SS_SCL_LCNT3_OFFSET)
#define SMBUS6_FS_SCL_HCNT0 SMBUS6_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS6_FS_SCL_HCNT1 SMBUS6_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS6_FS_SCL_HCNT2 SMBUS6_REG(SMBUS_FS_SCL_HCNT2_OFFSET)
#define SMBUS6_FS_SCL_HCNT3 SMBUS6_REG(SMBUS_FS_SCL_HCNT3_OFFSET)
#define SMBUS6_FS_SCL_LCNT0 SMBUS6_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS6_FS_SCL_LCNT1 SMBUS6_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS6_FS_SCL_LCNT2 SMBUS6_REG(SMBUS_FS_SCL_LCNT2_OFFSET)
#define SMBUS6_FS_SCL_LCNT3 SMBUS6_REG(SMBUS_FS_SCL_LCNT3_OFFSET)
#define SMBUS6_HS_SCL_HCNT0 SMBUS6_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS6_HS_SCL_HCNT1 SMBUS6_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS6_HS_SCL_HCNT2 SMBUS6_REG(SMBUS_HS_SCL_HCNT2_OFFSET)
#define SMBUS6_HS_SCL_HCNT3 SMBUS6_REG(SMBUS_HS_SCL_HCNT3_OFFSET)
#define SMBUS6_HS_SCL_LCNT0 SMBUS6_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS6_HS_SCL_LCNT1 SMBUS6_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS6_HS_SCL_LCNT2 SMBUS6_REG(SMBUS_HS_SCL_LCNT2_OFFSET)
#define SMBUS6_HS_SCL_LCNT3 SMBUS6_REG(SMBUS_HS_SCL_LCNT3_OFFSET)
#define SMBUS6_INTR_STAT0 SMBUS6_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS6_INTR_STAT1 SMBUS6_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS6_INTR_STAT2 SMBUS6_REG(SMBUS_INTR_STAT2_OFFSET)
#define SMBUS6_INTR_STAT3 SMBUS6_REG(SMBUS_INTR_STAT3_OFFSET)
#define SMBUS6_INTR_MASK0 SMBUS6_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS6_INTR_MASK1 SMBUS6_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS6_INTR_MASK2 SMBUS6_REG(SMBUS_INTR_MASK2_OFFSET)
#define SMBUS6_INTR_MASK3 SMBUS6_REG(SMBUS_INTR_MASK3_OFFSET)
#define SMBUS6_RAW_INTR_STAT0 SMBUS6_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS6_RAW_INTR_STAT1 SMBUS6_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS6_RAW_INTR_STAT2 SMBUS6_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
#define SMBUS6_RAW_INTR_STAT3 SMBUS6_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
#define SMBUS6_RX_TL0 SMBUS6_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS6_RX_TL1 SMBUS6_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS6_RX_TL2 SMBUS6_REG(SMBUS_RX_TL2_OFFSET)
#define SMBUS6_RX_TL3 SMBUS6_REG(SMBUS_RX_TL3_OFFSET)
#define SMBUS6_TX_TL0 SMBUS6_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS6_TX_TL1 SMBUS6_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS6_TX_TL2 SMBUS6_REG(SMBUS_TX_TL2_OFFSET)
#define SMBUS6_TX_TL3 SMBUS6_REG(SMBUS_TX_TL3_OFFSET)
#define SMBUS6_CLR_INTR0 SMBUS6_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS6_CLR_INTR1 SMBUS6_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS6_CLR_INTR2 SMBUS6_REG(SMBUS_CLR_INTR2_OFFSET)
#define SMBUS6_CLR_INTR3 SMBUS6_REG(SMBUS_CLR_INTR3_OFFSET)
#define SMBUS6_CLR_RX_UNDER0 SMBUS6_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS6_CLR_RX_UNDER1 SMBUS6_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS6_CLR_RX_UNDER2 SMBUS6_REG(SMBUS_CLR_RX_UNDER2_OFFSET)
#define SMBUS6_CLR_RX_UNDER3 SMBUS6_REG(SMBUS_CLR_RX_UNDER3_OFFSET)
#define SMBUS6_CLR_RX_OVER0 SMBUS6_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS6_CLR_RX_OVER1 SMBUS6_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS6_CLR_RX_OVER2 SMBUS6_REG(SMBUS_CLR_RX_OVER2_OFFSET)
#define SMBUS6_CLR_RX_OVER3 SMBUS6_REG(SMBUS_CLR_RX_OVER3_OFFSET)
#define SMBUS6_CLR_TX_OVER0 SMBUS6_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS6_CLR_TX_OVER1 SMBUS6_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS6_CLR_TX_OVER2 SMBUS6_REG(SMBUS_CLR_TX_OVER2_OFFSET)
#define SMBUS6_CLR_TX_OVER3 SMBUS6_REG(SMBUS_CLR_TX_OVER3_OFFSET)
#define SMBUS6_CLR_RD_REQ0 SMBUS6_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS6_CLR_RD_REQ1 SMBUS6_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS6_CLR_RD_REQ2 SMBUS6_REG(SMBUS_CLR_RD_REQ2_OFFSET)
#define SMBUS6_CLR_RD_REQ3 SMBUS6_REG(SMBUS_CLR_RD_REQ3_OFFSET)
#define SMBUS6_CLR_TX_ABRT0 SMBUS6_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS6_CLR_TX_ABRT1 SMBUS6_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS6_CLR_TX_ABRT2 SMBUS6_REG(SMBUS_CLR_TX_ABRT2_OFFSET)
#define SMBUS6_CLR_TX_ABRT3 SMBUS6_REG(SMBUS_CLR_TX_ABRT3_OFFSET)
#define SMBUS6_CLR_RX_DONE0 SMBUS6_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS6_CLR_RX_DONE1 SMBUS6_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS6_CLR_RX_DONE2 SMBUS6_REG(SMBUS_CLR_RX_DONE2_OFFSET)
#define SMBUS6_CLR_RX_DONE3 SMBUS6_REG(SMBUS_CLR_RX_DONE3_OFFSET)
#define SMBUS6_CLR_ACTIVITY0 SMBUS6_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS6_CLR_ACTIVITY1 SMBUS6_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS6_CLR_ACTIVITY2 SMBUS6_REG(SMBUS_CLR_ACTIVITY2_OFFSET)
#define SMBUS6_CLR_ACTIVITY3 SMBUS6_REG(SMBUS_CLR_ACTIVITY3_OFFSET)
#define SMBUS6_CLR_STOP_DET0 SMBUS6_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS6_CLR_STOP_DET1 SMBUS6_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS6_CLR_STOP_DET2 SMBUS6_REG(SMBUS_CLR_STOP_DET2_OFFSET)
#define SMBUS6_CLR_STOP_DET3 SMBUS6_REG(SMBUS_CLR_STOP_DET3_OFFSET)
#define SMBUS6_CLR_START_DET0 SMBUS6_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS6_CLR_START_DET1 SMBUS6_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS6_CLR_START_DET2 SMBUS6_REG(SMBUS_CLR_START_DET2_OFFSET)
#define SMBUS6_CLR_START_DET3 SMBUS6_REG(SMBUS_CLR_START_DET3_OFFSET)
#define SMBUS6_CLR_GEN_CALL0 SMBUS6_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS6_CLR_GEN_CALL1 SMBUS6_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS6_CLR_GEN_CALL2 SMBUS6_REG(SMBUS_CLR_GEN_CALL2_OFFSET)
#define SMBUS6_CLR_GEN_CALL3 SMBUS6_REG(SMBUS_CLR_GEN_CALL3_OFFSET)
#define SMBUS6_ENABLE0 SMBUS6_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS6_ENABLE1 SMBUS6_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS6_ENABLE2 SMBUS6_REG(SMBUS_ENABLE2_OFFSET)
#define SMBUS6_ENABLE3 SMBUS6_REG(SMBUS_ENABLE3_OFFSET)
#define SMBUS6_STATUS0 SMBUS6_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS6_STATUS1 SMBUS6_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS6_STATUS2 SMBUS6_REG(SMBUS_STATUS2_OFFSET)
#define SMBUS6_STATUS3 SMBUS6_REG(SMBUS_STATUS3_OFFSET)
#define SMBUS6_TXFLR0 SMBUS6_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS6_TXFLR1 SMBUS6_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS6_TXFLR2 SMBUS6_REG(SMBUS_TXFLR2_OFFSET)
#define SMBUS6_TXFLR3 SMBUS6_REG(SMBUS_TXFLR3_OFFSET)
#define SMBUS6_RXFLR0 SMBUS6_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS6_RXFLR1 SMBUS6_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS6_RXFLR2 SMBUS6_REG(SMBUS_RXFLR2_OFFSET)
#define SMBUS6_RXFLR3 SMBUS6_REG(SMBUS_RXFLR3_OFFSET)
#define SMBUS6_SDA_HOLD0 SMBUS6_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS6_SDA_HOLD1 SMBUS6_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS6_SDA_HOLD2 SMBUS6_REG(SMBUS_SDA_HOLD2_OFFSET)
#define SMBUS6_SDA_HOLD3 SMBUS6_REG(SMBUS_SDA_HOLD3_OFFSET)
#define SMBUS6_TX_ABRT_SOURCE0 SMBUS6_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS6_TX_ABRT_SOURCE1 SMBUS6_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
#define SMBUS6_TX_ABRT_SOURCE2 SMBUS6_REG(SMBUS_TX_ABRT_SOURCE2_OFFSET)
#define SMBUS6_TX_ABRT_SOURCE3 SMBUS6_REG(SMBUS_TX_ABRT_SOURCE3_OFFSET)
// #define SMBUS6_SLV_DATA_NAMECK_ONLY0 SMBUS6_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS6_SLV_DATA_NAMECK_ONLY1 SMBUS6_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS6_SLV_DATA_NAMECK_ONLY2 SMBUS6_REG(SMBUS_SLV_DATA_NAMECK_ONLY2_OFFSET)
// #define SMBUS6_SLV_DATA_NAMECK_ONLY3 SMBUS6_REG(SMBUS_SLV_DATA_NAMECK_ONLY3_OFFSET)
// #define SMBUS6_DMA_CR0 SMBUS6_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS6_DMA_CR1 SMBUS6_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS6_DMA_CR2 SMBUS6_REG(SMBUS_DMA_CR2_OFFSET)
// #define SMBUS6_DMA_CR3 SMBUS6_REG(SMBUS_DMA_CR3_OFFSET)
// #define SMBUS6_DMA_TDLR0 SMBUS6_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS6_DMA_TDLR1 SMBUS6_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS6_DMA_TDLR2 SMBUS6_REG(SMBUS_DMA_TDLR2_OFFSET)
// #define SMBUS6_DMA_TDLR3 SMBUS6_REG(SMBUS_DMA_TDLR3_OFFSET)
// #define SMBUS6_DMA_RDLR0 SMBUS6_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS6_DMA_RDLR1 SMBUS6_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS6_DMA_RDLR2 SMBUS6_REG(SMBUS_DMA_RDLR2_OFFSET)
// #define SMBUS6_DMA_RDLR3 SMBUS6_REG(SMBUS_DMA_RDLR3_OFFSET)
// #define SMBUS6_SDA_SETUP0 SMBUS6_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS6_SDA_SETUP1 SMBUS6_REG(SMBUS_SDA_SETUP1_OFFSET)
// #define SMBUS6_SDA_SETUP2 SMBUS6_REG(SMBUS_SDA_SETUP2_OFFSET)
// #define SMBUS6_SDA_SETUP3 SMBUS6_REG(SMBUS_SDA_SETUP3_OFFSET)
#define SMBUS6_ACK_GENERAL_CALL0 SMBUS6_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS6_ACK_GENERAL_CALL1 SMBUS6_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS6_ACK_GENERAL_CALL2 SMBUS6_REG(SMBUS_ACK_GENERAL_CALL2_OFFSET)
#define SMBUS6_ACK_GENERAL_CALL3 SMBUS6_REG(SMBUS_ACK_GENERAL_CALL3_OFFSET)
#define SMBUS6_ENABLE_STATUS0 SMBUS6_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS6_ENABLE_STATUS1 SMBUS6_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS6_ENABLE_STATUS2 SMBUS6_REG(SMBUS_ENABLE_STATUS2_OFFSET)
#define SMBUS6_ENABLE_STATUS3 SMBUS6_REG(SMBUS_ENABLE_STATUS3_OFFSET)
#define SMBUS6_FS_SPKLEN0 SMBUS6_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS6_FS_SPKLEN1 SMBUS6_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS6_FS_SPKLEN2 SMBUS6_REG(SMBUS_FS_SPKLEN2_OFFSET)
#define SMBUS6_FS_SPKLEN3 SMBUS6_REG(SMBUS_FS_SPKLEN3_OFFSET)
#define SMBUS6_HS_SPKLEN0 SMBUS6_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS6_HS_SPKLEN1 SMBUS6_REG(SMBUS_HS_SPKLEN1_OFFSET)
#define SMBUS6_HS_SPKLEN2 SMBUS6_REG(SMBUS_HS_SPKLEN2_OFFSET)
#define SMBUS6_HS_SPKLEN3 SMBUS6_REG(SMBUS_HS_SPKLEN3_OFFSET)
// #define SMBUS6_CLR_RESTART_DET0 SMBUS6_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS6_CLR_RESTART_DET1 SMBUS6_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS6_CLR_RESTART_DET2 SMBUS6_REG(SMBUS_CLR_RESTART_DET2_OFFSET)
// #define SMBUS6_CLR_RESTART_DET3 SMBUS6_REG(SMBUS_CLR_RESTART_DET3_OFFSET)
// #define SMBUS6_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS6_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS6_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS6_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS6_SCL_STUCK_AT_LOW_TIMEOUT2 SMBUS6_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS6_SCL_STUCK_AT_LOW_TIMEOUT3 SMBUS6_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS6_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS6_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS6_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS6_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS6_SDA_STUCK_AT_LOW_TIMEOUT2 SMBUS6_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS6_SDA_STUCK_AT_LOW_TIMEOUT3 SMBUS6_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS6_CLR_SCL_STUCK_DET0 SMBUS6_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS6_CLR_SCL_STUCK_DET1 SMBUS6_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS6_CLR_SCL_STUCK_DET2 SMBUS6_REG(SMBUS_CLR_SCL_STUCK_DET2_OFFSET)
// #define SMBUS6_CLR_SCL_STUCK_DET3 SMBUS6_REG(SMBUS_CLR_SCL_STUCK_DET3_OFFSET)
// #define SMBUS6_DEVICE_ID0 SMBUS6_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS6_DEVICE_ID1 SMBUS6_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS6_DEVICE_ID2 SMBUS6_REG(SMBUS_DEVICE_ID2_OFFSET)
// #define SMBUS6_DEVICE_ID3 SMBUS6_REG(SMBUS_DEVICE_ID3_OFFSET)
// #define SMBUS6_CLK_LOW_SEXT0 SMBUS6_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS6_CLK_LOW_SEXT1 SMBUS6_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS6_CLK_LOW_SEXT2 SMBUS6_REG(SMBUS_CLK_LOW_SEXT2_OFFSET)
// #define SMBUS6_CLK_LOW_SEXT3 SMBUS6_REG(SMBUS_CLK_LOW_SEXT3_OFFSET)
// #define SMBUS6_CLK_LOW_MEXT0 SMBUS6_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS6_CLK_LOW_MEXT1 SMBUS6_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS6_CLK_LOW_MEXT2 SMBUS6_REG(SMBUS_CLK_LOW_MEXT2_OFFSET)
// #define SMBUS6_CLK_LOW_MEXT3 SMBUS6_REG(SMBUS_CLK_LOW_MEXT3_OFFSET)
// #define SMBUS6_THIGH_MAX_IDLE_COUNT0 SMBUS6_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS6_THIGH_MAX_IDLE_COUNT1 SMBUS6_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS6_THIGH_MAX_IDLE_COUNT2 SMBUS6_REG(SMBUS_THIGH_MAX_IDLE_COUNT2_OFFSET)
// #define SMBUS6_THIGH_MAX_IDLE_COUNT3 SMBUS6_REG(SMBUS_THIGH_MAX_IDLE_COUNT3_OFFSET)
// #define SMBUS6_INTR_STAT0 SMBUS6_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS6_INTR_STAT1 SMBUS6_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS6_INTR_STAT2 SMBUS6_REG(SMBUS_INTR_STAT2_OFFSET)
// #define SMBUS6_INTR_STAT3 SMBUS6_REG(SMBUS_INTR_STAT3_OFFSET)
// #define SMBUS6_INTR_MASK0 SMBUS6_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS6_INTR_MASK1 SMBUS6_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS6_INTR_MASK2 SMBUS6_REG(SMBUS_INTR_MASK2_OFFSET)
// #define SMBUS6_INTR_MASK3 SMBUS6_REG(SMBUS_INTR_MASK3_OFFSET)
// #define SMBUS6_RAW_INTR_STAT0 SMBUS6_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS6_RAW_INTR_STAT1 SMBUS6_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS6_RAW_INTR_STAT2 SMBUS6_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
// #define SMBUS6_RAW_INTR_STAT3 SMBUS6_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
// #define SMBUS6_CLR_SMBUS_INTR0 SMBUS6_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS6_CLR_SMBUS_INTR1 SMBUS6_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS6_CLR_SMBUS_INTR2 SMBUS6_REG(SMBUS_CLR_SMBUS_INTR2_OFFSET)
// #define SMBUS6_CLR_SMBUS_INTR3 SMBUS6_REG(SMBUS_CLR_SMBUS_INTR3_OFFSET)
// #define SMBUS6_OPTIONAL_SAR0 SMBUS6_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS6_OPTIONAL_SAR1 SMBUS6_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS6_OPTIONAL_SAR2 SMBUS6_REG(SMBUS_OPTIONAL_SAR2_OFFSET)
// #define SMBUS6_OPTIONAL_SAR3 SMBUS6_REG(SMBUS_OPTIONAL_SAR3_OFFSET)
// #define SMBUS6_UDID_WORD0_0 SMBUS6_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS6_UDID_WORD0_1 SMBUS6_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS6_UDID_WORD0_2 SMBUS6_REG(SMBUS_UDID_WORD0_2_OFFSET)
// #define SMBUS6_UDID_WORD0_3 SMBUS6_REG(SMBUS_UDID_WORD0_3_OFFSET)
// #define SMBUS6_UDID_WORD1_0 SMBUS6_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS6_UDID_WORD1_1 SMBUS6_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS6_UDID_WORD1_2 SMBUS6_REG(SMBUS_UDID_WORD1_2_OFFSET)
// #define SMBUS6_UDID_WORD1_3 SMBUS6_REG(SMBUS_UDID_WORD1_3_OFFSET)
// #define SMBUS6_UDID_WORD2_0 SMBUS6_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS6_UDID_WORD2_1 SMBUS6_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS6_UDID_WORD2_2 SMBUS6_REG(SMBUS_UDID_WORD2_2_OFFSET)
// #define SMBUS6_UDID_WORD2_3 SMBUS6_REG(SMBUS_UDID_WORD2_3_OFFSET)
// #define SMBUS6_UDID_WORD3_0 SMBUS6_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS6_UDID_WORD3_1 SMBUS6_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS6_UDID_WORD3_2 SMBUS6_REG(SMBUS_UDID_WORD3_2_OFFSET)
// #define SMBUS6_UDID_WORD3_3 SMBUS6_REG(SMBUS_UDID_WORD3_3_OFFSET)
// #define SMBUS6_REG_TIMEOUT_RST0 SMBUS6_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS6_REG_TIMEOUT_RST1 SMBUS6_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS6_REG_TIMEOUT_RST2 SMBUS6_REG(SMBUS_REG_TIMEOUT_RST2_OFFSET)
// #define SMBUS6_REG_TIMEOUT_RST3 SMBUS6_REG(SMBUS_REG_TIMEOUT_RST3_OFFSET)
// #define SMBUS6_COMP_PARAM_1_0 SMBUS6_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS6_COMP_PARAM_1_1 SMBUS6_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS6_COMP_PARAM_1_2 SMBUS6_REG(SMBUS_COMP_PARAM_1_2_OFFSET)
// #define SMBUS6_COMP_PARAM_1_3 SMBUS6_REG(SMBUS_COMP_PARAM_1_3_OFFSET)
// #define SMBUS6_COMP_VERSION0 SMBUS6_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS6_COMP_VERSION1 SMBUS6_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS6_COMP_VERSION2 SMBUS6_REG(SMBUS_COMP_VERSION2_OFFSET)
// #define SMBUS6_COMP_VERSION3 SMBUS6_REG(SMBUS_COMP_VERSION3_OFFSET)
// #define SMBUS6_COMP_TYPE0 SMBUS6_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS6_COMP_TYPE1 SMBUS6_REG(SMBUS_COMP_TYPE1_OFFSET)
// #define SMBUS6_COMP_TYPE2 SMBUS6_REG(SMBUS_COMP_TYPE2_OFFSET)
// #define SMBUS6_COMP_TYPE3 SMBUS6_REG(SMBUS_COMP_TYPE3_OFFSET)
#define SMBUS7_CON0 SMBUS7_REG(SMBUS_CON0_OFFSET)
#define SMBUS7_CON1 SMBUS7_REG(SMBUS_CON1_OFFSET)
#define SMBUS7_CON2 SMBUS7_REG(SMBUS_CON2_OFFSET)
#define SMBUS7_CON3 SMBUS7_REG(SMBUS_CON3_OFFSET)
#define SMBUS7_TAR0 SMBUS7_REG(SMBUS_TAR0_OFFSET)
#define SMBUS7_TAR1 SMBUS7_REG(SMBUS_TAR1_OFFSET)
#define SMBUS7_TAR2 SMBUS7_REG(SMBUS_TAR2_OFFSET)
#define SMBUS7_TAR3 SMBUS7_REG(SMBUS_TAR3_OFFSET)
#define SMBUS7_SAR0 SMBUS7_REG(SMBUS_SAR0_OFFSET)
#define SMBUS7_SAR1 SMBUS7_REG(SMBUS_SAR1_OFFSET)
#define SMBUS7_SAR2 SMBUS7_REG(SMBUS_SAR2_OFFSET)
#define SMBUS7_SAR3 SMBUS7_REG(SMBUS_SAR3_OFFSET)
#define SMBUS7_HS_MADDR0 SMBUS7_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS7_HS_MADDR1 SMBUS7_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS7_HS_MADDR2 SMBUS7_REG(SMBUS_HS_MADDR2_OFFSET)
#define SMBUS7_HS_MADDR3 SMBUS7_REG(SMBUS_HS_MADDR3_OFFSET)
#define SMBUS7_DATA_CMD0 SMBUS7_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS7_DATA_CMD1 SMBUS7_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS7_DATA_CMD2 SMBUS7_REG(SMBUS_DATA_CMD2_OFFSET)
#define SMBUS7_DATA_CMD3 SMBUS7_REG(SMBUS_DATA_CMD3_OFFSET)
#define SMBUS7_SS_SCL_HCNT0 SMBUS7_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS7_SS_SCL_HCNT1 SMBUS7_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS7_SS_SCL_HCNT2 SMBUS7_REG(SMBUS_SS_SCL_HCNT2_OFFSET)
#define SMBUS7_SS_SCL_HCNT3 SMBUS7_REG(SMBUS_SS_SCL_HCNT3_OFFSET)
#define SMBUS7_SS_SCL_LCNT0 SMBUS7_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS7_SS_SCL_LCNT1 SMBUS7_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS7_SS_SCL_LCNT2 SMBUS7_REG(SMBUS_SS_SCL_LCNT2_OFFSET)
#define SMBUS7_SS_SCL_LCNT3 SMBUS7_REG(SMBUS_SS_SCL_LCNT3_OFFSET)
#define SMBUS7_FS_SCL_HCNT0 SMBUS7_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS7_FS_SCL_HCNT1 SMBUS7_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS7_FS_SCL_HCNT2 SMBUS7_REG(SMBUS_FS_SCL_HCNT2_OFFSET)
#define SMBUS7_FS_SCL_HCNT3 SMBUS7_REG(SMBUS_FS_SCL_HCNT3_OFFSET)
#define SMBUS7_FS_SCL_LCNT0 SMBUS7_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS7_FS_SCL_LCNT1 SMBUS7_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS7_FS_SCL_LCNT2 SMBUS7_REG(SMBUS_FS_SCL_LCNT2_OFFSET)
#define SMBUS7_FS_SCL_LCNT3 SMBUS7_REG(SMBUS_FS_SCL_LCNT3_OFFSET)
#define SMBUS7_HS_SCL_HCNT0 SMBUS7_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS7_HS_SCL_HCNT1 SMBUS7_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS7_HS_SCL_HCNT2 SMBUS7_REG(SMBUS_HS_SCL_HCNT2_OFFSET)
#define SMBUS7_HS_SCL_HCNT3 SMBUS7_REG(SMBUS_HS_SCL_HCNT3_OFFSET)
#define SMBUS7_HS_SCL_LCNT0 SMBUS7_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS7_HS_SCL_LCNT1 SMBUS7_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS7_HS_SCL_LCNT2 SMBUS7_REG(SMBUS_HS_SCL_LCNT2_OFFSET)
#define SMBUS7_HS_SCL_LCNT3 SMBUS7_REG(SMBUS_HS_SCL_LCNT3_OFFSET)
#define SMBUS7_INTR_STAT0 SMBUS7_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS7_INTR_STAT1 SMBUS7_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS7_INTR_STAT2 SMBUS7_REG(SMBUS_INTR_STAT2_OFFSET)
#define SMBUS7_INTR_STAT3 SMBUS7_REG(SMBUS_INTR_STAT3_OFFSET)
#define SMBUS7_INTR_MASK0 SMBUS7_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS7_INTR_MASK1 SMBUS7_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS7_INTR_MASK2 SMBUS7_REG(SMBUS_INTR_MASK2_OFFSET)
#define SMBUS7_INTR_MASK3 SMBUS7_REG(SMBUS_INTR_MASK3_OFFSET)
#define SMBUS7_RAW_INTR_STAT0 SMBUS7_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS7_RAW_INTR_STAT1 SMBUS7_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS7_RAW_INTR_STAT2 SMBUS7_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
#define SMBUS7_RAW_INTR_STAT3 SMBUS7_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
#define SMBUS7_RX_TL0 SMBUS7_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS7_RX_TL1 SMBUS7_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS7_RX_TL2 SMBUS7_REG(SMBUS_RX_TL2_OFFSET)
#define SMBUS7_RX_TL3 SMBUS7_REG(SMBUS_RX_TL3_OFFSET)
#define SMBUS7_TX_TL0 SMBUS7_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS7_TX_TL1 SMBUS7_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS7_TX_TL2 SMBUS7_REG(SMBUS_TX_TL2_OFFSET)
#define SMBUS7_TX_TL3 SMBUS7_REG(SMBUS_TX_TL3_OFFSET)
#define SMBUS7_CLR_INTR0 SMBUS7_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS7_CLR_INTR1 SMBUS7_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS7_CLR_INTR2 SMBUS7_REG(SMBUS_CLR_INTR2_OFFSET)
#define SMBUS7_CLR_INTR3 SMBUS7_REG(SMBUS_CLR_INTR3_OFFSET)
#define SMBUS7_CLR_RX_UNDER0 SMBUS7_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS7_CLR_RX_UNDER1 SMBUS7_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS7_CLR_RX_UNDER2 SMBUS7_REG(SMBUS_CLR_RX_UNDER2_OFFSET)
#define SMBUS7_CLR_RX_UNDER3 SMBUS7_REG(SMBUS_CLR_RX_UNDER3_OFFSET)
#define SMBUS7_CLR_RX_OVER0 SMBUS7_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS7_CLR_RX_OVER1 SMBUS7_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS7_CLR_RX_OVER2 SMBUS7_REG(SMBUS_CLR_RX_OVER2_OFFSET)
#define SMBUS7_CLR_RX_OVER3 SMBUS7_REG(SMBUS_CLR_RX_OVER3_OFFSET)
#define SMBUS7_CLR_TX_OVER0 SMBUS7_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS7_CLR_TX_OVER1 SMBUS7_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS7_CLR_TX_OVER2 SMBUS7_REG(SMBUS_CLR_TX_OVER2_OFFSET)
#define SMBUS7_CLR_TX_OVER3 SMBUS7_REG(SMBUS_CLR_TX_OVER3_OFFSET)
#define SMBUS7_CLR_RD_REQ0 SMBUS7_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS7_CLR_RD_REQ1 SMBUS7_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS7_CLR_RD_REQ2 SMBUS7_REG(SMBUS_CLR_RD_REQ2_OFFSET)
#define SMBUS7_CLR_RD_REQ3 SMBUS7_REG(SMBUS_CLR_RD_REQ3_OFFSET)
#define SMBUS7_CLR_TX_ABRT0 SMBUS7_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS7_CLR_TX_ABRT1 SMBUS7_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS7_CLR_TX_ABRT2 SMBUS7_REG(SMBUS_CLR_TX_ABRT2_OFFSET)
#define SMBUS7_CLR_TX_ABRT3 SMBUS7_REG(SMBUS_CLR_TX_ABRT3_OFFSET)
#define SMBUS7_CLR_RX_DONE0 SMBUS7_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS7_CLR_RX_DONE1 SMBUS7_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS7_CLR_RX_DONE2 SMBUS7_REG(SMBUS_CLR_RX_DONE2_OFFSET)
#define SMBUS7_CLR_RX_DONE3 SMBUS7_REG(SMBUS_CLR_RX_DONE3_OFFSET)
#define SMBUS7_CLR_ACTIVITY0 SMBUS7_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS7_CLR_ACTIVITY1 SMBUS7_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS7_CLR_ACTIVITY2 SMBUS7_REG(SMBUS_CLR_ACTIVITY2_OFFSET)
#define SMBUS7_CLR_ACTIVITY3 SMBUS7_REG(SMBUS_CLR_ACTIVITY3_OFFSET)
#define SMBUS7_CLR_STOP_DET0 SMBUS7_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS7_CLR_STOP_DET1 SMBUS7_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS7_CLR_STOP_DET2 SMBUS7_REG(SMBUS_CLR_STOP_DET2_OFFSET)
#define SMBUS7_CLR_STOP_DET3 SMBUS7_REG(SMBUS_CLR_STOP_DET3_OFFSET)
#define SMBUS7_CLR_START_DET0 SMBUS7_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS7_CLR_START_DET1 SMBUS7_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS7_CLR_START_DET2 SMBUS7_REG(SMBUS_CLR_START_DET2_OFFSET)
#define SMBUS7_CLR_START_DET3 SMBUS7_REG(SMBUS_CLR_START_DET3_OFFSET)
#define SMBUS7_CLR_GEN_CALL0 SMBUS7_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS7_CLR_GEN_CALL1 SMBUS7_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS7_CLR_GEN_CALL2 SMBUS7_REG(SMBUS_CLR_GEN_CALL2_OFFSET)
#define SMBUS7_CLR_GEN_CALL3 SMBUS7_REG(SMBUS_CLR_GEN_CALL3_OFFSET)
#define SMBUS7_ENABLE0 SMBUS7_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS7_ENABLE1 SMBUS7_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS7_ENABLE2 SMBUS7_REG(SMBUS_ENABLE2_OFFSET)
#define SMBUS7_ENABLE3 SMBUS7_REG(SMBUS_ENABLE3_OFFSET)
#define SMBUS7_STATUS0 SMBUS7_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS7_STATUS1 SMBUS7_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS7_STATUS2 SMBUS7_REG(SMBUS_STATUS2_OFFSET)
#define SMBUS7_STATUS3 SMBUS7_REG(SMBUS_STATUS3_OFFSET)
#define SMBUS7_TXFLR0 SMBUS7_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS7_TXFLR1 SMBUS7_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS7_TXFLR2 SMBUS7_REG(SMBUS_TXFLR2_OFFSET)
#define SMBUS7_TXFLR3 SMBUS7_REG(SMBUS_TXFLR3_OFFSET)
#define SMBUS7_RXFLR0 SMBUS7_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS7_RXFLR1 SMBUS7_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS7_RXFLR2 SMBUS7_REG(SMBUS_RXFLR2_OFFSET)
#define SMBUS7_RXFLR3 SMBUS7_REG(SMBUS_RXFLR3_OFFSET)
#define SMBUS7_SDA_HOLD0 SMBUS7_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS7_SDA_HOLD1 SMBUS7_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS7_SDA_HOLD2 SMBUS7_REG(SMBUS_SDA_HOLD2_OFFSET)
#define SMBUS7_SDA_HOLD3 SMBUS7_REG(SMBUS_SDA_HOLD3_OFFSET)
#define SMBUS7_TX_ABRT_SOURCE0 SMBUS7_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS7_TX_ABRT_SOURCE1 SMBUS7_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
#define SMBUS7_TX_ABRT_SOURCE2 SMBUS7_REG(SMBUS_TX_ABRT_SOURCE2_OFFSET)
#define SMBUS7_TX_ABRT_SOURCE3 SMBUS7_REG(SMBUS_TX_ABRT_SOURCE3_OFFSET)
// #define SMBUS7_SLV_DATA_NAMECK_ONLY0 SMBUS7_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS7_SLV_DATA_NAMECK_ONLY1 SMBUS7_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS7_SLV_DATA_NAMECK_ONLY2 SMBUS7_REG(SMBUS_SLV_DATA_NAMECK_ONLY2_OFFSET)
// #define SMBUS7_SLV_DATA_NAMECK_ONLY3 SMBUS7_REG(SMBUS_SLV_DATA_NAMECK_ONLY3_OFFSET)
// #define SMBUS7_DMA_CR0 SMBUS7_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS7_DMA_CR1 SMBUS7_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS7_DMA_CR2 SMBUS7_REG(SMBUS_DMA_CR2_OFFSET)
// #define SMBUS7_DMA_CR3 SMBUS7_REG(SMBUS_DMA_CR3_OFFSET)
// #define SMBUS7_DMA_TDLR0 SMBUS7_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS7_DMA_TDLR1 SMBUS7_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS7_DMA_TDLR2 SMBUS7_REG(SMBUS_DMA_TDLR2_OFFSET)
// #define SMBUS7_DMA_TDLR3 SMBUS7_REG(SMBUS_DMA_TDLR3_OFFSET)
// #define SMBUS7_DMA_RDLR0 SMBUS7_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS7_DMA_RDLR1 SMBUS7_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS7_DMA_RDLR2 SMBUS7_REG(SMBUS_DMA_RDLR2_OFFSET)
// #define SMBUS7_DMA_RDLR3 SMBUS7_REG(SMBUS_DMA_RDLR3_OFFSET)
// #define SMBUS7_SDA_SETUP0 SMBUS7_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS7_SDA_SETUP1 SMBUS7_REG(SMBUS_SDA_SETUP1_OFFSET)
// #define SMBUS7_SDA_SETUP2 SMBUS7_REG(SMBUS_SDA_SETUP2_OFFSET)
// #define SMBUS7_SDA_SETUP3 SMBUS7_REG(SMBUS_SDA_SETUP3_OFFSET)
#define SMBUS7_ACK_GENERAL_CALL0 SMBUS7_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS7_ACK_GENERAL_CALL1 SMBUS7_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS7_ACK_GENERAL_CALL2 SMBUS7_REG(SMBUS_ACK_GENERAL_CALL2_OFFSET)
#define SMBUS7_ACK_GENERAL_CALL3 SMBUS7_REG(SMBUS_ACK_GENERAL_CALL3_OFFSET)
#define SMBUS7_ENABLE_STATUS0 SMBUS7_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS7_ENABLE_STATUS1 SMBUS7_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS7_ENABLE_STATUS2 SMBUS7_REG(SMBUS_ENABLE_STATUS2_OFFSET)
#define SMBUS7_ENABLE_STATUS3 SMBUS7_REG(SMBUS_ENABLE_STATUS3_OFFSET)
#define SMBUS7_FS_SPKLEN0 SMBUS7_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS7_FS_SPKLEN1 SMBUS7_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS7_FS_SPKLEN2 SMBUS7_REG(SMBUS_FS_SPKLEN2_OFFSET)
#define SMBUS7_FS_SPKLEN3 SMBUS7_REG(SMBUS_FS_SPKLEN3_OFFSET)
#define SMBUS7_HS_SPKLEN0 SMBUS7_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS7_HS_SPKLEN1 SMBUS7_REG(SMBUS_HS_SPKLEN1_OFFSET)
#define SMBUS7_HS_SPKLEN2 SMBUS7_REG(SMBUS_HS_SPKLEN2_OFFSET)
#define SMBUS7_HS_SPKLEN3 SMBUS7_REG(SMBUS_HS_SPKLEN3_OFFSET)
// #define SMBUS7_CLR_RESTART_DET0 SMBUS7_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS7_CLR_RESTART_DET1 SMBUS7_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS7_CLR_RESTART_DET2 SMBUS7_REG(SMBUS_CLR_RESTART_DET2_OFFSET)
// #define SMBUS7_CLR_RESTART_DET3 SMBUS7_REG(SMBUS_CLR_RESTART_DET3_OFFSET)
// #define SMBUS7_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS7_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS7_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS7_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS7_SCL_STUCK_AT_LOW_TIMEOUT2 SMBUS7_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS7_SCL_STUCK_AT_LOW_TIMEOUT3 SMBUS7_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS7_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS7_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS7_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS7_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS7_SDA_STUCK_AT_LOW_TIMEOUT2 SMBUS7_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS7_SDA_STUCK_AT_LOW_TIMEOUT3 SMBUS7_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS7_CLR_SCL_STUCK_DET0 SMBUS7_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS7_CLR_SCL_STUCK_DET1 SMBUS7_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS7_CLR_SCL_STUCK_DET2 SMBUS7_REG(SMBUS_CLR_SCL_STUCK_DET2_OFFSET)
// #define SMBUS7_CLR_SCL_STUCK_DET3 SMBUS7_REG(SMBUS_CLR_SCL_STUCK_DET3_OFFSET)
// #define SMBUS7_DEVICE_ID0 SMBUS7_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS7_DEVICE_ID1 SMBUS7_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS7_DEVICE_ID2 SMBUS7_REG(SMBUS_DEVICE_ID2_OFFSET)
// #define SMBUS7_DEVICE_ID3 SMBUS7_REG(SMBUS_DEVICE_ID3_OFFSET)
// #define SMBUS7_CLK_LOW_SEXT0 SMBUS7_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS7_CLK_LOW_SEXT1 SMBUS7_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS7_CLK_LOW_SEXT2 SMBUS7_REG(SMBUS_CLK_LOW_SEXT2_OFFSET)
// #define SMBUS7_CLK_LOW_SEXT3 SMBUS7_REG(SMBUS_CLK_LOW_SEXT3_OFFSET)
// #define SMBUS7_CLK_LOW_MEXT0 SMBUS7_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS7_CLK_LOW_MEXT1 SMBUS7_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS7_CLK_LOW_MEXT2 SMBUS7_REG(SMBUS_CLK_LOW_MEXT2_OFFSET)
// #define SMBUS7_CLK_LOW_MEXT3 SMBUS7_REG(SMBUS_CLK_LOW_MEXT3_OFFSET)
// #define SMBUS7_THIGH_MAX_IDLE_COUNT0 SMBUS7_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS7_THIGH_MAX_IDLE_COUNT1 SMBUS7_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS7_THIGH_MAX_IDLE_COUNT2 SMBUS7_REG(SMBUS_THIGH_MAX_IDLE_COUNT2_OFFSET)
// #define SMBUS7_THIGH_MAX_IDLE_COUNT3 SMBUS7_REG(SMBUS_THIGH_MAX_IDLE_COUNT3_OFFSET)
// #define SMBUS7_INTR_STAT0 SMBUS7_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS7_INTR_STAT1 SMBUS7_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS7_INTR_STAT2 SMBUS7_REG(SMBUS_INTR_STAT2_OFFSET)
// #define SMBUS7_INTR_STAT3 SMBUS7_REG(SMBUS_INTR_STAT3_OFFSET)
// #define SMBUS7_INTR_MASK0 SMBUS7_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS7_INTR_MASK1 SMBUS7_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS7_INTR_MASK2 SMBUS7_REG(SMBUS_INTR_MASK2_OFFSET)
// #define SMBUS7_INTR_MASK3 SMBUS7_REG(SMBUS_INTR_MASK3_OFFSET)
// #define SMBUS7_RAW_INTR_STAT0 SMBUS7_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS7_RAW_INTR_STAT1 SMBUS7_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS7_RAW_INTR_STAT2 SMBUS7_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
// #define SMBUS7_RAW_INTR_STAT3 SMBUS7_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
// #define SMBUS7_CLR_SMBUS_INTR0 SMBUS7_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS7_CLR_SMBUS_INTR1 SMBUS7_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS7_CLR_SMBUS_INTR2 SMBUS7_REG(SMBUS_CLR_SMBUS_INTR2_OFFSET)
// #define SMBUS7_CLR_SMBUS_INTR3 SMBUS7_REG(SMBUS_CLR_SMBUS_INTR3_OFFSET)
// #define SMBUS7_OPTIONAL_SAR0 SMBUS7_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS7_OPTIONAL_SAR1 SMBUS7_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS7_OPTIONAL_SAR2 SMBUS7_REG(SMBUS_OPTIONAL_SAR2_OFFSET)
// #define SMBUS7_OPTIONAL_SAR3 SMBUS7_REG(SMBUS_OPTIONAL_SAR3_OFFSET)
// #define SMBUS7_UDID_WORD0_0 SMBUS7_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS7_UDID_WORD0_1 SMBUS7_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS7_UDID_WORD0_2 SMBUS7_REG(SMBUS_UDID_WORD0_2_OFFSET)
// #define SMBUS7_UDID_WORD0_3 SMBUS7_REG(SMBUS_UDID_WORD0_3_OFFSET)
// #define SMBUS7_UDID_WORD1_0 SMBUS7_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS7_UDID_WORD1_1 SMBUS7_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS7_UDID_WORD1_2 SMBUS7_REG(SMBUS_UDID_WORD1_2_OFFSET)
// #define SMBUS7_UDID_WORD1_3 SMBUS7_REG(SMBUS_UDID_WORD1_3_OFFSET)
// #define SMBUS7_UDID_WORD2_0 SMBUS7_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS7_UDID_WORD2_1 SMBUS7_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS7_UDID_WORD2_2 SMBUS7_REG(SMBUS_UDID_WORD2_2_OFFSET)
// #define SMBUS7_UDID_WORD2_3 SMBUS7_REG(SMBUS_UDID_WORD2_3_OFFSET)
// #define SMBUS7_UDID_WORD3_0 SMBUS7_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS7_UDID_WORD3_1 SMBUS7_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS7_UDID_WORD3_2 SMBUS7_REG(SMBUS_UDID_WORD3_2_OFFSET)
// #define SMBUS7_UDID_WORD3_3 SMBUS7_REG(SMBUS_UDID_WORD3_3_OFFSET)
// #define SMBUS7_REG_TIMEOUT_RST0 SMBUS7_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS7_REG_TIMEOUT_RST1 SMBUS7_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS7_REG_TIMEOUT_RST2 SMBUS7_REG(SMBUS_REG_TIMEOUT_RST2_OFFSET)
// #define SMBUS7_REG_TIMEOUT_RST3 SMBUS7_REG(SMBUS_REG_TIMEOUT_RST3_OFFSET)
// #define SMBUS7_COMP_PARAM_1_0 SMBUS7_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS7_COMP_PARAM_1_1 SMBUS7_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS7_COMP_PARAM_1_2 SMBUS7_REG(SMBUS_COMP_PARAM_1_2_OFFSET)
// #define SMBUS7_COMP_PARAM_1_3 SMBUS7_REG(SMBUS_COMP_PARAM_1_3_OFFSET)
// #define SMBUS7_COMP_VERSION0 SMBUS7_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS7_COMP_VERSION1 SMBUS7_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS7_COMP_VERSION2 SMBUS7_REG(SMBUS_COMP_VERSION2_OFFSET)
// #define SMBUS7_COMP_VERSION3 SMBUS7_REG(SMBUS_COMP_VERSION3_OFFSET)
// #define SMBUS7_COMP_TYPE0 SMBUS7_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS7_COMP_TYPE1 SMBUS7_REG(SMBUS_COMP_TYPE1_OFFSET)
// #define SMBUS7_COMP_TYPE2 SMBUS7_REG(SMBUS_COMP_TYPE2_OFFSET)
// #define SMBUS7_COMP_TYPE3 SMBUS7_REG(SMBUS_COMP_TYPE3_OFFSET)
#define SMBUS8_CON0 SMBUS8_REG(SMBUS_CON0_OFFSET)
#define SMBUS8_CON1 SMBUS8_REG(SMBUS_CON1_OFFSET)
#define SMBUS8_CON2 SMBUS8_REG(SMBUS_CON2_OFFSET)
#define SMBUS8_CON3 SMBUS8_REG(SMBUS_CON3_OFFSET)
#define SMBUS8_TAR0 SMBUS8_REG(SMBUS_TAR0_OFFSET)
#define SMBUS8_TAR1 SMBUS8_REG(SMBUS_TAR1_OFFSET)
#define SMBUS8_TAR2 SMBUS8_REG(SMBUS_TAR2_OFFSET)
#define SMBUS8_TAR3 SMBUS8_REG(SMBUS_TAR3_OFFSET)
#define SMBUS8_SAR0 SMBUS8_REG(SMBUS_SAR0_OFFSET)
#define SMBUS8_SAR1 SMBUS8_REG(SMBUS_SAR1_OFFSET)
#define SMBUS8_SAR2 SMBUS8_REG(SMBUS_SAR2_OFFSET)
#define SMBUS8_SAR3 SMBUS8_REG(SMBUS_SAR3_OFFSET)
#define SMBUS8_HS_MADDR0 SMBUS8_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS8_HS_MADDR1 SMBUS8_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS8_HS_MADDR2 SMBUS8_REG(SMBUS_HS_MADDR2_OFFSET)
#define SMBUS8_HS_MADDR3 SMBUS8_REG(SMBUS_HS_MADDR3_OFFSET)
#define SMBUS8_DATA_CMD0 SMBUS8_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS8_DATA_CMD1 SMBUS8_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS8_DATA_CMD2 SMBUS8_REG(SMBUS_DATA_CMD2_OFFSET)
#define SMBUS8_DATA_CMD3 SMBUS8_REG(SMBUS_DATA_CMD3_OFFSET)
#define SMBUS8_SS_SCL_HCNT0 SMBUS8_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS8_SS_SCL_HCNT1 SMBUS8_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS8_SS_SCL_HCNT2 SMBUS8_REG(SMBUS_SS_SCL_HCNT2_OFFSET)
#define SMBUS8_SS_SCL_HCNT3 SMBUS8_REG(SMBUS_SS_SCL_HCNT3_OFFSET)
#define SMBUS8_SS_SCL_LCNT0 SMBUS8_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS8_SS_SCL_LCNT1 SMBUS8_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS8_SS_SCL_LCNT2 SMBUS8_REG(SMBUS_SS_SCL_LCNT2_OFFSET)
#define SMBUS8_SS_SCL_LCNT3 SMBUS8_REG(SMBUS_SS_SCL_LCNT3_OFFSET)
#define SMBUS8_FS_SCL_HCNT0 SMBUS8_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS8_FS_SCL_HCNT1 SMBUS8_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS8_FS_SCL_HCNT2 SMBUS8_REG(SMBUS_FS_SCL_HCNT2_OFFSET)
#define SMBUS8_FS_SCL_HCNT3 SMBUS8_REG(SMBUS_FS_SCL_HCNT3_OFFSET)
#define SMBUS8_FS_SCL_LCNT0 SMBUS8_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS8_FS_SCL_LCNT1 SMBUS8_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS8_FS_SCL_LCNT2 SMBUS8_REG(SMBUS_FS_SCL_LCNT2_OFFSET)
#define SMBUS8_FS_SCL_LCNT3 SMBUS8_REG(SMBUS_FS_SCL_LCNT3_OFFSET)
#define SMBUS8_HS_SCL_HCNT0 SMBUS8_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS8_HS_SCL_HCNT1 SMBUS8_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS8_HS_SCL_HCNT2 SMBUS8_REG(SMBUS_HS_SCL_HCNT2_OFFSET)
#define SMBUS8_HS_SCL_HCNT3 SMBUS8_REG(SMBUS_HS_SCL_HCNT3_OFFSET)
#define SMBUS8_HS_SCL_LCNT0 SMBUS8_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS8_HS_SCL_LCNT1 SMBUS8_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS8_HS_SCL_LCNT2 SMBUS8_REG(SMBUS_HS_SCL_LCNT2_OFFSET)
#define SMBUS8_HS_SCL_LCNT3 SMBUS8_REG(SMBUS_HS_SCL_LCNT3_OFFSET)
#define SMBUS8_INTR_STAT0 SMBUS8_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS8_INTR_STAT1 SMBUS8_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS8_INTR_STAT2 SMBUS8_REG(SMBUS_INTR_STAT2_OFFSET)
#define SMBUS8_INTR_STAT3 SMBUS8_REG(SMBUS_INTR_STAT3_OFFSET)
#define SMBUS8_INTR_MASK0 SMBUS8_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS8_INTR_MASK1 SMBUS8_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS8_INTR_MASK2 SMBUS8_REG(SMBUS_INTR_MASK2_OFFSET)
#define SMBUS8_INTR_MASK3 SMBUS8_REG(SMBUS_INTR_MASK3_OFFSET)
#define SMBUS8_RAW_INTR_STAT0 SMBUS8_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS8_RAW_INTR_STAT1 SMBUS8_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS8_RAW_INTR_STAT2 SMBUS8_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
#define SMBUS8_RAW_INTR_STAT3 SMBUS8_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
#define SMBUS8_RX_TL0 SMBUS8_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS8_RX_TL1 SMBUS8_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS8_RX_TL2 SMBUS8_REG(SMBUS_RX_TL2_OFFSET)
#define SMBUS8_RX_TL3 SMBUS8_REG(SMBUS_RX_TL3_OFFSET)
#define SMBUS8_TX_TL0 SMBUS8_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS8_TX_TL1 SMBUS8_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS8_TX_TL2 SMBUS8_REG(SMBUS_TX_TL2_OFFSET)
#define SMBUS8_TX_TL3 SMBUS8_REG(SMBUS_TX_TL3_OFFSET)
#define SMBUS8_CLR_INTR0 SMBUS8_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS8_CLR_INTR1 SMBUS8_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS8_CLR_INTR2 SMBUS8_REG(SMBUS_CLR_INTR2_OFFSET)
#define SMBUS8_CLR_INTR3 SMBUS8_REG(SMBUS_CLR_INTR3_OFFSET)
#define SMBUS8_CLR_RX_UNDER0 SMBUS8_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS8_CLR_RX_UNDER1 SMBUS8_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS8_CLR_RX_UNDER2 SMBUS8_REG(SMBUS_CLR_RX_UNDER2_OFFSET)
#define SMBUS8_CLR_RX_UNDER3 SMBUS8_REG(SMBUS_CLR_RX_UNDER3_OFFSET)
#define SMBUS8_CLR_RX_OVER0 SMBUS8_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS8_CLR_RX_OVER1 SMBUS8_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS8_CLR_RX_OVER2 SMBUS8_REG(SMBUS_CLR_RX_OVER2_OFFSET)
#define SMBUS8_CLR_RX_OVER3 SMBUS8_REG(SMBUS_CLR_RX_OVER3_OFFSET)
#define SMBUS8_CLR_TX_OVER0 SMBUS8_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS8_CLR_TX_OVER1 SMBUS8_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS8_CLR_TX_OVER2 SMBUS8_REG(SMBUS_CLR_TX_OVER2_OFFSET)
#define SMBUS8_CLR_TX_OVER3 SMBUS8_REG(SMBUS_CLR_TX_OVER3_OFFSET)
#define SMBUS8_CLR_RD_REQ0 SMBUS8_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS8_CLR_RD_REQ1 SMBUS8_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS8_CLR_RD_REQ2 SMBUS8_REG(SMBUS_CLR_RD_REQ2_OFFSET)
#define SMBUS8_CLR_RD_REQ3 SMBUS8_REG(SMBUS_CLR_RD_REQ3_OFFSET)
#define SMBUS8_CLR_TX_ABRT0 SMBUS8_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS8_CLR_TX_ABRT1 SMBUS8_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS8_CLR_TX_ABRT2 SMBUS8_REG(SMBUS_CLR_TX_ABRT2_OFFSET)
#define SMBUS8_CLR_TX_ABRT3 SMBUS8_REG(SMBUS_CLR_TX_ABRT3_OFFSET)
#define SMBUS8_CLR_RX_DONE0 SMBUS8_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS8_CLR_RX_DONE1 SMBUS8_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS8_CLR_RX_DONE2 SMBUS8_REG(SMBUS_CLR_RX_DONE2_OFFSET)
#define SMBUS8_CLR_RX_DONE3 SMBUS8_REG(SMBUS_CLR_RX_DONE3_OFFSET)
#define SMBUS8_CLR_ACTIVITY0 SMBUS8_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS8_CLR_ACTIVITY1 SMBUS8_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS8_CLR_ACTIVITY2 SMBUS8_REG(SMBUS_CLR_ACTIVITY2_OFFSET)
#define SMBUS8_CLR_ACTIVITY3 SMBUS8_REG(SMBUS_CLR_ACTIVITY3_OFFSET)
#define SMBUS8_CLR_STOP_DET0 SMBUS8_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS8_CLR_STOP_DET1 SMBUS8_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS8_CLR_STOP_DET2 SMBUS8_REG(SMBUS_CLR_STOP_DET2_OFFSET)
#define SMBUS8_CLR_STOP_DET3 SMBUS8_REG(SMBUS_CLR_STOP_DET3_OFFSET)
#define SMBUS8_CLR_START_DET0 SMBUS8_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS8_CLR_START_DET1 SMBUS8_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS8_CLR_START_DET2 SMBUS8_REG(SMBUS_CLR_START_DET2_OFFSET)
#define SMBUS8_CLR_START_DET3 SMBUS8_REG(SMBUS_CLR_START_DET3_OFFSET)
#define SMBUS8_CLR_GEN_CALL0 SMBUS8_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS8_CLR_GEN_CALL1 SMBUS8_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS8_CLR_GEN_CALL2 SMBUS8_REG(SMBUS_CLR_GEN_CALL2_OFFSET)
#define SMBUS8_CLR_GEN_CALL3 SMBUS8_REG(SMBUS_CLR_GEN_CALL3_OFFSET)
#define SMBUS8_ENABLE0 SMBUS8_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS8_ENABLE1 SMBUS8_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS8_ENABLE2 SMBUS8_REG(SMBUS_ENABLE2_OFFSET)
#define SMBUS8_ENABLE3 SMBUS8_REG(SMBUS_ENABLE3_OFFSET)
#define SMBUS8_STATUS0 SMBUS8_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS8_STATUS1 SMBUS8_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS8_STATUS2 SMBUS8_REG(SMBUS_STATUS2_OFFSET)
#define SMBUS8_STATUS3 SMBUS8_REG(SMBUS_STATUS3_OFFSET)
#define SMBUS8_TXFLR0 SMBUS8_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS8_TXFLR1 SMBUS8_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS8_TXFLR2 SMBUS8_REG(SMBUS_TXFLR2_OFFSET)
#define SMBUS8_TXFLR3 SMBUS8_REG(SMBUS_TXFLR3_OFFSET)
#define SMBUS8_RXFLR0 SMBUS8_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS8_RXFLR1 SMBUS8_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS8_RXFLR2 SMBUS8_REG(SMBUS_RXFLR2_OFFSET)
#define SMBUS8_RXFLR3 SMBUS8_REG(SMBUS_RXFLR3_OFFSET)
#define SMBUS8_SDA_HOLD0 SMBUS8_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS8_SDA_HOLD1 SMBUS8_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS8_SDA_HOLD2 SMBUS8_REG(SMBUS_SDA_HOLD2_OFFSET)
#define SMBUS8_SDA_HOLD3 SMBUS8_REG(SMBUS_SDA_HOLD3_OFFSET)
#define SMBUS8_TX_ABRT_SOURCE0 SMBUS8_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS8_TX_ABRT_SOURCE1 SMBUS8_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
#define SMBUS8_TX_ABRT_SOURCE2 SMBUS8_REG(SMBUS_TX_ABRT_SOURCE2_OFFSET)
#define SMBUS8_TX_ABRT_SOURCE3 SMBUS8_REG(SMBUS_TX_ABRT_SOURCE3_OFFSET)
// #define SMBUS8_SLV_DATA_NAMECK_ONLY0 SMBUS8_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS8_SLV_DATA_NAMECK_ONLY1 SMBUS8_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS8_SLV_DATA_NAMECK_ONLY2 SMBUS8_REG(SMBUS_SLV_DATA_NAMECK_ONLY2_OFFSET)
// #define SMBUS8_SLV_DATA_NAMECK_ONLY3 SMBUS8_REG(SMBUS_SLV_DATA_NAMECK_ONLY3_OFFSET)
// #define SMBUS8_DMA_CR0 SMBUS8_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS8_DMA_CR1 SMBUS8_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS8_DMA_CR2 SMBUS8_REG(SMBUS_DMA_CR2_OFFSET)
// #define SMBUS8_DMA_CR3 SMBUS8_REG(SMBUS_DMA_CR3_OFFSET)
// #define SMBUS8_DMA_TDLR0 SMBUS8_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS8_DMA_TDLR1 SMBUS8_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS8_DMA_TDLR2 SMBUS8_REG(SMBUS_DMA_TDLR2_OFFSET)
// #define SMBUS8_DMA_TDLR3 SMBUS8_REG(SMBUS_DMA_TDLR3_OFFSET)
// #define SMBUS8_DMA_RDLR0 SMBUS8_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS8_DMA_RDLR1 SMBUS8_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS8_DMA_RDLR2 SMBUS8_REG(SMBUS_DMA_RDLR2_OFFSET)
// #define SMBUS8_DMA_RDLR3 SMBUS8_REG(SMBUS_DMA_RDLR3_OFFSET)
// #define SMBUS8_SDA_SETUP0 SMBUS8_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS8_SDA_SETUP1 SMBUS8_REG(SMBUS_SDA_SETUP1_OFFSET)
// #define SMBUS8_SDA_SETUP2 SMBUS8_REG(SMBUS_SDA_SETUP2_OFFSET)
// #define SMBUS8_SDA_SETUP3 SMBUS8_REG(SMBUS_SDA_SETUP3_OFFSET)
#define SMBUS8_ACK_GENERAL_CALL0 SMBUS8_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS8_ACK_GENERAL_CALL1 SMBUS8_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS8_ACK_GENERAL_CALL2 SMBUS8_REG(SMBUS_ACK_GENERAL_CALL2_OFFSET)
#define SMBUS8_ACK_GENERAL_CALL3 SMBUS8_REG(SMBUS_ACK_GENERAL_CALL3_OFFSET)
#define SMBUS8_ENABLE_STATUS0 SMBUS8_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS8_ENABLE_STATUS1 SMBUS8_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS8_ENABLE_STATUS2 SMBUS8_REG(SMBUS_ENABLE_STATUS2_OFFSET)
#define SMBUS8_ENABLE_STATUS3 SMBUS8_REG(SMBUS_ENABLE_STATUS3_OFFSET)
#define SMBUS8_FS_SPKLEN0 SMBUS8_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS8_FS_SPKLEN1 SMBUS8_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS8_FS_SPKLEN2 SMBUS8_REG(SMBUS_FS_SPKLEN2_OFFSET)
#define SMBUS8_FS_SPKLEN3 SMBUS8_REG(SMBUS_FS_SPKLEN3_OFFSET)
#define SMBUS8_HS_SPKLEN0 SMBUS8_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS8_HS_SPKLEN1 SMBUS8_REG(SMBUS_HS_SPKLEN1_OFFSET)
#define SMBUS8_HS_SPKLEN2 SMBUS8_REG(SMBUS_HS_SPKLEN2_OFFSET)
#define SMBUS8_HS_SPKLEN3 SMBUS8_REG(SMBUS_HS_SPKLEN3_OFFSET)
// #define SMBUS8_CLR_RESTART_DET0 SMBUS8_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS8_CLR_RESTART_DET1 SMBUS8_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS8_CLR_RESTART_DET2 SMBUS8_REG(SMBUS_CLR_RESTART_DET2_OFFSET)
// #define SMBUS8_CLR_RESTART_DET3 SMBUS8_REG(SMBUS_CLR_RESTART_DET3_OFFSET)
// #define SMBUS8_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS8_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS8_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS8_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS8_SCL_STUCK_AT_LOW_TIMEOUT2 SMBUS8_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS8_SCL_STUCK_AT_LOW_TIMEOUT3 SMBUS8_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS8_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS8_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS8_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS8_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS8_SDA_STUCK_AT_LOW_TIMEOUT2 SMBUS8_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUS8_SDA_STUCK_AT_LOW_TIMEOUT3 SMBUS8_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUS8_CLR_SCL_STUCK_DET0 SMBUS8_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS8_CLR_SCL_STUCK_DET1 SMBUS8_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS8_CLR_SCL_STUCK_DET2 SMBUS8_REG(SMBUS_CLR_SCL_STUCK_DET2_OFFSET)
// #define SMBUS8_CLR_SCL_STUCK_DET3 SMBUS8_REG(SMBUS_CLR_SCL_STUCK_DET3_OFFSET)
// #define SMBUS8_DEVICE_ID0 SMBUS8_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS8_DEVICE_ID1 SMBUS8_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS8_DEVICE_ID2 SMBUS8_REG(SMBUS_DEVICE_ID2_OFFSET)
// #define SMBUS8_DEVICE_ID3 SMBUS8_REG(SMBUS_DEVICE_ID3_OFFSET)
// #define SMBUS8_CLK_LOW_SEXT0 SMBUS8_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS8_CLK_LOW_SEXT1 SMBUS8_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS8_CLK_LOW_SEXT2 SMBUS8_REG(SMBUS_CLK_LOW_SEXT2_OFFSET)
// #define SMBUS8_CLK_LOW_SEXT3 SMBUS8_REG(SMBUS_CLK_LOW_SEXT3_OFFSET)
// #define SMBUS8_CLK_LOW_MEXT0 SMBUS8_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS8_CLK_LOW_MEXT1 SMBUS8_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS8_CLK_LOW_MEXT2 SMBUS8_REG(SMBUS_CLK_LOW_MEXT2_OFFSET)
// #define SMBUS8_CLK_LOW_MEXT3 SMBUS8_REG(SMBUS_CLK_LOW_MEXT3_OFFSET)
// #define SMBUS8_THIGH_MAX_IDLE_COUNT0 SMBUS8_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS8_THIGH_MAX_IDLE_COUNT1 SMBUS8_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS8_THIGH_MAX_IDLE_COUNT2 SMBUS8_REG(SMBUS_THIGH_MAX_IDLE_COUNT2_OFFSET)
// #define SMBUS8_THIGH_MAX_IDLE_COUNT3 SMBUS8_REG(SMBUS_THIGH_MAX_IDLE_COUNT3_OFFSET)
// #define SMBUS8_INTR_STAT0 SMBUS8_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS8_INTR_STAT1 SMBUS8_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS8_INTR_STAT2 SMBUS8_REG(SMBUS_INTR_STAT2_OFFSET)
// #define SMBUS8_INTR_STAT3 SMBUS8_REG(SMBUS_INTR_STAT3_OFFSET)
// #define SMBUS8_INTR_MASK0 SMBUS8_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS8_INTR_MASK1 SMBUS8_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS8_INTR_MASK2 SMBUS8_REG(SMBUS_INTR_MASK2_OFFSET)
// #define SMBUS8_INTR_MASK3 SMBUS8_REG(SMBUS_INTR_MASK3_OFFSET)
// #define SMBUS8_RAW_INTR_STAT0 SMBUS8_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS8_RAW_INTR_STAT1 SMBUS8_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS8_RAW_INTR_STAT2 SMBUS8_REG(SMBUS_RAW_INTR_STAT2_OFFSET)
// #define SMBUS8_RAW_INTR_STAT3 SMBUS8_REG(SMBUS_RAW_INTR_STAT3_OFFSET)
// #define SMBUS8_CLR_SMBUS_INTR0 SMBUS8_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS8_CLR_SMBUS_INTR1 SMBUS8_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS8_CLR_SMBUS_INTR2 SMBUS8_REG(SMBUS_CLR_SMBUS_INTR2_OFFSET)
// #define SMBUS8_CLR_SMBUS_INTR3 SMBUS8_REG(SMBUS_CLR_SMBUS_INTR3_OFFSET)
// #define SMBUS8_OPTIONAL_SAR0 SMBUS8_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS8_OPTIONAL_SAR1 SMBUS8_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS8_OPTIONAL_SAR2 SMBUS8_REG(SMBUS_OPTIONAL_SAR2_OFFSET)
// #define SMBUS8_OPTIONAL_SAR3 SMBUS8_REG(SMBUS_OPTIONAL_SAR3_OFFSET)
// #define SMBUS8_UDID_WORD0_0 SMBUS8_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS8_UDID_WORD0_1 SMBUS8_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS8_UDID_WORD0_2 SMBUS8_REG(SMBUS_UDID_WORD0_2_OFFSET)
// #define SMBUS8_UDID_WORD0_3 SMBUS8_REG(SMBUS_UDID_WORD0_3_OFFSET)
// #define SMBUS8_UDID_WORD1_0 SMBUS8_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS8_UDID_WORD1_1 SMBUS8_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS8_UDID_WORD1_2 SMBUS8_REG(SMBUS_UDID_WORD1_2_OFFSET)
// #define SMBUS8_UDID_WORD1_3 SMBUS8_REG(SMBUS_UDID_WORD1_3_OFFSET)
// #define SMBUS8_UDID_WORD2_0 SMBUS8_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS8_UDID_WORD2_1 SMBUS8_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS8_UDID_WORD2_2 SMBUS8_REG(SMBUS_UDID_WORD2_2_OFFSET)
// #define SMBUS8_UDID_WORD2_3 SMBUS8_REG(SMBUS_UDID_WORD2_3_OFFSET)
// #define SMBUS8_UDID_WORD3_0 SMBUS8_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS8_UDID_WORD3_1 SMBUS8_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS8_UDID_WORD3_2 SMBUS8_REG(SMBUS_UDID_WORD3_2_OFFSET)
// #define SMBUS8_UDID_WORD3_3 SMBUS8_REG(SMBUS_UDID_WORD3_3_OFFSET)
// #define SMBUS8_REG_TIMEOUT_RST0 SMBUS8_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS8_REG_TIMEOUT_RST1 SMBUS8_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS8_REG_TIMEOUT_RST2 SMBUS8_REG(SMBUS_REG_TIMEOUT_RST2_OFFSET)
// #define SMBUS8_REG_TIMEOUT_RST3 SMBUS8_REG(SMBUS_REG_TIMEOUT_RST3_OFFSET)
// #define SMBUS8_COMP_PARAM_1_0 SMBUS8_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS8_COMP_PARAM_1_1 SMBUS8_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS8_COMP_PARAM_1_2 SMBUS8_REG(SMBUS_COMP_PARAM_1_2_OFFSET)
// #define SMBUS8_COMP_PARAM_1_3 SMBUS8_REG(SMBUS_COMP_PARAM_1_3_OFFSET)
// #define SMBUS8_COMP_VERSION0 SMBUS8_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS8_COMP_VERSION1 SMBUS8_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS8_COMP_VERSION2 SMBUS8_REG(SMBUS_COMP_VERSION2_OFFSET)
// #define SMBUS8_COMP_VERSION3 SMBUS8_REG(SMBUS_COMP_VERSION3_OFFSET)
// #define SMBUS8_COMP_TYPE0 SMBUS8_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS8_COMP_TYPE1 SMBUS8_REG(SMBUS_COMP_TYPE1_OFFSET)
// #define SMBUS8_COMP_TYPE2 SMBUS8_REG(SMBUS_COMP_TYPE2_OFFSET)
// #define SMBUS8_COMP_TYPE3 SMBUS8_REG(SMBUS_COMP_TYPE3_OFFSET)
#define SMBUSn_CON0(channel) SMBUSn_REG(channel,SMBUS_CON0_OFFSET)
#define SMBUSn_CON1(channel) SMBUSn_REG(channel,SMBUS_CON1_OFFSET)
#define SMBUSn_CON2(channel) SMBUSn_REG(channel,SMBUS_CON2_OFFSET)
#define SMBUSn_CON3(channel) SMBUSn_REG(channel,SMBUS_CON3_OFFSET)
#define SMBUSn_TAR0(channel) SMBUSn_REG(channel,SMBUS_TAR0_OFFSET)
#define SMBUSn_TAR1(channel) SMBUSn_REG(channel,SMBUS_TAR1_OFFSET)
#define SMBUSn_TAR2(channel) SMBUSn_REG(channel,SMBUS_TAR2_OFFSET)
#define SMBUSn_TAR3(channel) SMBUSn_REG(channel,SMBUS_TAR3_OFFSET)
#define SMBUSn_SAR0(channel) SMBUSn_REG(channel,SMBUS_SAR0_OFFSET)
#define SMBUSn_SAR1(channel) SMBUSn_REG(channel,SMBUS_SAR1_OFFSET)
#define SMBUSn_SAR2(channel) SMBUSn_REG(channel,SMBUS_SAR2_OFFSET)
#define SMBUSn_SAR3(channel) SMBUSn_REG(channel,SMBUS_SAR3_OFFSET)
#define SMBUSn_HS_MADDR0(channel) SMBUSn_REG(channel,SMBUS_HS_MADDR0_OFFSET)
#define SMBUSn_HS_MADDR1(channel) SMBUSn_REG(channel,SMBUS_HS_MADDR1_OFFSET)
#define SMBUSn_HS_MADDR2(channel) SMBUSn_REG(channel,SMBUS_HS_MADDR2_OFFSET)
#define SMBUSn_HS_MADDR3(channel) SMBUSn_REG(channel,SMBUS_HS_MADDR3_OFFSET)
#define SMBUSn_DATA_CMD0(channel) SMBUSn_REG(channel,SMBUS_DATA_CMD0_OFFSET)
#define SMBUSn_DATA_CMD1(channel) SMBUSn_REG(channel,SMBUS_DATA_CMD1_OFFSET)
#define SMBUSn_DATA_CMD2(channel) SMBUSn_REG(channel,SMBUS_DATA_CMD2_OFFSET)
#define SMBUSn_DATA_CMD3(channel) SMBUSn_REG(channel,SMBUS_DATA_CMD3_OFFSET)
#define SMBUSn_SS_SCL_HCNT0(channel) SMBUSn_REG(channel,SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUSn_SS_SCL_HCNT1(channel) SMBUSn_REG(channel,SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUSn_SS_SCL_HCNT2(channel) SMBUSn_REG(channel,SMBUS_SS_SCL_HCNT2_OFFSET)
#define SMBUSn_SS_SCL_HCNT3(channel) SMBUSn_REG(channel,SMBUS_SS_SCL_HCNT3_OFFSET)
#define SMBUSn_SS_SCL_LCNT0(channel) SMBUSn_REG(channel,SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUSn_SS_SCL_LCNT1(channel) SMBUSn_REG(channel,SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUSn_SS_SCL_LCNT2(channel) SMBUSn_REG(channel,SMBUS_SS_SCL_LCNT2_OFFSET)
#define SMBUSn_SS_SCL_LCNT3(channel) SMBUSn_REG(channel,SMBUS_SS_SCL_LCNT3_OFFSET)
#define SMBUSn_FS_SCL_HCNT0(channel) SMBUSn_REG(channel,SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUSn_FS_SCL_HCNT1(channel) SMBUSn_REG(channel,SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUSn_FS_SCL_HCNT2(channel) SMBUSn_REG(channel,SMBUS_FS_SCL_HCNT2_OFFSET)
#define SMBUSn_FS_SCL_HCNT3(channel) SMBUSn_REG(channel,SMBUS_FS_SCL_HCNT3_OFFSET)
#define SMBUSn_FS_SCL_LCNT0(channel) SMBUSn_REG(channel,SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUSn_FS_SCL_LCNT1(channel) SMBUSn_REG(channel,SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUSn_FS_SCL_LCNT2(channel) SMBUSn_REG(channel,SMBUS_FS_SCL_LCNT2_OFFSET)
#define SMBUSn_FS_SCL_LCNT3(channel) SMBUSn_REG(channel,SMBUS_FS_SCL_LCNT3_OFFSET)
#define SMBUSn_HS_SCL_HCNT0(channel) SMBUSn_REG(channel,SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUSn_HS_SCL_HCNT1(channel) SMBUSn_REG(channel,SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUSn_HS_SCL_HCNT2(channel) SMBUSn_REG(channel,SMBUS_HS_SCL_HCNT2_OFFSET)
#define SMBUSn_HS_SCL_HCNT3(channel) SMBUSn_REG(channel,SMBUS_HS_SCL_HCNT3_OFFSET)
#define SMBUSn_HS_SCL_LCNT0(channel) SMBUSn_REG(channel,SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUSn_HS_SCL_LCNT1(channel) SMBUSn_REG(channel,SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUSn_HS_SCL_LCNT2(channel) SMBUSn_REG(channel,SMBUS_HS_SCL_LCNT2_OFFSET)
#define SMBUSn_HS_SCL_LCNT3(channel) SMBUSn_REG(channel,SMBUS_HS_SCL_LCNT3_OFFSET)
#define SMBUSn_INTR_STAT0(channel) SMBUSn_REG(channel,SMBUS_INTR_STAT0_OFFSET)
#define SMBUSn_INTR_STAT1(channel) SMBUSn_REG(channel,SMBUS_INTR_STAT1_OFFSET)
#define SMBUSn_INTR_STAT2(channel) SMBUSn_REG(channel,SMBUS_INTR_STAT2_OFFSET)
#define SMBUSn_INTR_STAT3(channel) SMBUSn_REG(channel,SMBUS_INTR_STAT3_OFFSET)
#define SMBUSn_INTR_MASK0(channel) SMBUSn_REG(channel,SMBUS_INTR_MASK0_OFFSET)
#define SMBUSn_INTR_MASK1(channel) SMBUSn_REG(channel,SMBUS_INTR_MASK1_OFFSET)
#define SMBUSn_INTR_MASK2(channel) SMBUSn_REG(channel,SMBUS_INTR_MASK2_OFFSET)
#define SMBUSn_INTR_MASK3(channel) SMBUSn_REG(channel,SMBUS_INTR_MASK3_OFFSET)
#define SMBUSn_RAW_INTR_STAT0(channel) SMBUSn_REG(channel,SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUSn_RAW_INTR_STAT1(channel) SMBUSn_REG(channel,SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUSn_RAW_INTR_STAT2(channel) SMBUSn_REG(channel,SMBUS_RAW_INTR_STAT2_OFFSET)
#define SMBUSn_RAW_INTR_STAT3(channel) SMBUSn_REG(channel,SMBUS_RAW_INTR_STAT3_OFFSET)
#define SMBUSn_RX_TL0(channel) SMBUSn_REG(channel,SMBUS_RX_TL0_OFFSET)
#define SMBUSn_RX_TL1(channel) SMBUSn_REG(channel,SMBUS_RX_TL1_OFFSET)
#define SMBUSn_RX_TL2(channel) SMBUSn_REG(channel,SMBUS_RX_TL2_OFFSET)
#define SMBUSn_RX_TL3(channel) SMBUSn_REG(channel,SMBUS_RX_TL3_OFFSET)
#define SMBUSn_TX_TL0(channel) SMBUSn_REG(channel,SMBUS_TX_TL0_OFFSET)
#define SMBUSn_TX_TL1(channel) SMBUSn_REG(channel,SMBUS_TX_TL1_OFFSET)
#define SMBUSn_TX_TL2(channel) SMBUSn_REG(channel,SMBUS_TX_TL2_OFFSET)
#define SMBUSn_TX_TL3(channel) SMBUSn_REG(channel,SMBUS_TX_TL3_OFFSET)
#define SMBUSn_CLR_INTR0(channel) SMBUSn_REG(channel,SMBUS_CLR_INTR0_OFFSET)
#define SMBUSn_CLR_INTR1(channel) SMBUSn_REG(channel,SMBUS_CLR_INTR1_OFFSET)
#define SMBUSn_CLR_INTR2(channel) SMBUSn_REG(channel,SMBUS_CLR_INTR2_OFFSET)
#define SMBUSn_CLR_INTR3(channel) SMBUSn_REG(channel,SMBUS_CLR_INTR3_OFFSET)
#define SMBUSn_CLR_RX_UNDER0(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUSn_CLR_RX_UNDER1(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUSn_CLR_RX_UNDER2(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_UNDER2_OFFSET)
#define SMBUSn_CLR_RX_UNDER3(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_UNDER3_OFFSET)
#define SMBUSn_CLR_RX_OVER0(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUSn_CLR_RX_OVER1(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUSn_CLR_RX_OVER2(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_OVER2_OFFSET)
#define SMBUSn_CLR_RX_OVER3(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_OVER3_OFFSET)
#define SMBUSn_CLR_TX_OVER0(channel) SMBUSn_REG(channel,SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUSn_CLR_TX_OVER1(channel) SMBUSn_REG(channel,SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUSn_CLR_TX_OVER2(channel) SMBUSn_REG(channel,SMBUS_CLR_TX_OVER2_OFFSET)
#define SMBUSn_CLR_TX_OVER3(channel) SMBUSn_REG(channel,SMBUS_CLR_TX_OVER3_OFFSET)
#define SMBUSn_CLR_RD_REQ0(channel) SMBUSn_REG(channel,SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUSn_CLR_RD_REQ1(channel) SMBUSn_REG(channel,SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUSn_CLR_RD_REQ2(channel) SMBUSn_REG(channel,SMBUS_CLR_RD_REQ2_OFFSET)
#define SMBUSn_CLR_RD_REQ3(channel) SMBUSn_REG(channel,SMBUS_CLR_RD_REQ3_OFFSET)
#define SMBUSn_CLR_TX_ABRT0(channel) SMBUSn_REG(channel,SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUSn_CLR_TX_ABRT1(channel) SMBUSn_REG(channel,SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUSn_CLR_TX_ABRT2(channel) SMBUSn_REG(channel,SMBUS_CLR_TX_ABRT2_OFFSET)
#define SMBUSn_CLR_TX_ABRT3(channel) SMBUSn_REG(channel,SMBUS_CLR_TX_ABRT3_OFFSET)
#define SMBUSn_CLR_RX_DONE0(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUSn_CLR_RX_DONE1(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUSn_CLR_RX_DONE2(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_DONE2_OFFSET)
#define SMBUSn_CLR_RX_DONE3(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_DONE3_OFFSET)
#define SMBUSn_CLR_ACTIVITY0(channel) SMBUSn_REG(channel,SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUSn_CLR_ACTIVITY1(channel) SMBUSn_REG(channel,SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUSn_CLR_ACTIVITY2(channel) SMBUSn_REG(channel,SMBUS_CLR_ACTIVITY2_OFFSET)
#define SMBUSn_CLR_ACTIVITY3(channel) SMBUSn_REG(channel,SMBUS_CLR_ACTIVITY3_OFFSET)
#define SMBUSn_CLR_STOP_DET0(channel) SMBUSn_REG(channel,SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUSn_CLR_STOP_DET1(channel) SMBUSn_REG(channel,SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUSn_CLR_STOP_DET2(channel) SMBUSn_REG(channel,SMBUS_CLR_STOP_DET2_OFFSET)
#define SMBUSn_CLR_STOP_DET3(channel) SMBUSn_REG(channel,SMBUS_CLR_STOP_DET3_OFFSET)
#define SMBUSn_CLR_START_DET0(channel) SMBUSn_REG(channel,SMBUS_CLR_START_DET0_OFFSET)
#define SMBUSn_CLR_START_DET1(channel) SMBUSn_REG(channel,SMBUS_CLR_START_DET1_OFFSET)
#define SMBUSn_CLR_START_DET2(channel) SMBUSn_REG(channel,SMBUS_CLR_START_DET2_OFFSET)
#define SMBUSn_CLR_START_DET3(channel) SMBUSn_REG(channel,SMBUS_CLR_START_DET3_OFFSET)
#define SMBUSn_CLR_GEN_CALL0(channel) SMBUSn_REG(channel,SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUSn_CLR_GEN_CALL1(channel) SMBUSn_REG(channel,SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUSn_CLR_GEN_CALL2(channel) SMBUSn_REG(channel,SMBUS_CLR_GEN_CALL2_OFFSET)
#define SMBUSn_CLR_GEN_CALL3(channel) SMBUSn_REG(channel,SMBUS_CLR_GEN_CALL3_OFFSET)
#define SMBUSn_ENABLE0(channel) SMBUSn_REG(channel,SMBUS_ENABLE0_OFFSET)
#define SMBUSn_ENABLE1(channel) SMBUSn_REG(channel,SMBUS_ENABLE1_OFFSET)
#define SMBUSn_ENABLE2(channel) SMBUSn_REG(channel,SMBUS_ENABLE2_OFFSET)
#define SMBUSn_ENABLE3(channel) SMBUSn_REG(channel,SMBUS_ENABLE3_OFFSET)
#define SMBUSn_STATUS0(channel) SMBUSn_REG(channel,SMBUS_STATUS0_OFFSET)
#define SMBUSn_STATUS1(channel) SMBUSn_REG(channel,SMBUS_STATUS1_OFFSET)
#define SMBUSn_STATUS2(channel) SMBUSn_REG(channel,SMBUS_STATUS2_OFFSET)
#define SMBUSn_STATUS3(channel) SMBUSn_REG(channel,SMBUS_STATUS3_OFFSET)
#define SMBUSn_TXFLR0(channel) SMBUSn_REG(channel,SMBUS_TXFLR0_OFFSET)
#define SMBUSn_TXFLR1(channel) SMBUSn_REG(channel,SMBUS_TXFLR1_OFFSET)
#define SMBUSn_TXFLR2(channel) SMBUSn_REG(channel,SMBUS_TXFLR2_OFFSET)
#define SMBUSn_TXFLR3(channel) SMBUSn_REG(channel,SMBUS_TXFLR3_OFFSET)
#define SMBUSn_RXFLR0(channel) SMBUSn_REG(channel,SMBUS_RXFLR0_OFFSET)
#define SMBUSn_RXFLR1(channel) SMBUSn_REG(channel,SMBUS_RXFLR1_OFFSET)
#define SMBUSn_RXFLR2(channel) SMBUSn_REG(channel,SMBUS_RXFLR2_OFFSET)
#define SMBUSn_RXFLR3(channel) SMBUSn_REG(channel,SMBUS_RXFLR3_OFFSET)
#define SMBUSn_SDA_HOLD0(channel) SMBUSn_REG(channel,SMBUS_SDA_HOLD0_OFFSET)
#define SMBUSn_SDA_HOLD1(channel) SMBUSn_REG(channel,SMBUS_SDA_HOLD1_OFFSET)
#define SMBUSn_SDA_HOLD2(channel) SMBUSn_REG(channel,SMBUS_SDA_HOLD2_OFFSET)
#define SMBUSn_SDA_HOLD3(channel) SMBUSn_REG(channel,SMBUS_SDA_HOLD3_OFFSET)
#define SMBUSn_TX_ABRT_SOURCE0(channel) SMBUSn_REG(channel,SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUSn_TX_ABRT_SOURCE1(channel) SMBUSn_REG(channel,SMBUS_TX_ABRT_SOURCE1_OFFSET)
#define SMBUSn_TX_ABRT_SOURCE2(channel) SMBUSn_REG(channel,SMBUS_TX_ABRT_SOURCE2_OFFSET)
#define SMBUSn_TX_ABRT_SOURCE3(channel) SMBUSn_REG(channel,SMBUS_TX_ABRT_SOURCE3_OFFSET)
// #define SMBUSn_SLV_DATA_NAMECK_ONLY0(channel) SMBUSn_REG(channel,SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUSn_SLV_DATA_NAMECK_ONLY1(channel) SMBUSn_REG(channel,SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUSn_SLV_DATA_NAMECK_ONLY2(channel) SMBUSn_REG(channel,SMBUS_SLV_DATA_NAMECK_ONLY2_OFFSET)
// #define SMBUSn_SLV_DATA_NAMECK_ONLY3(channel) SMBUSn_REG(channel,SMBUS_SLV_DATA_NAMECK_ONLY3_OFFSET)
// #define SMBUSn_DMA_CR0(channel) SMBUSn_REG(channel,SMBUS_DMA_CR0_OFFSET)
// #define SMBUSn_DMA_CR1(channel) SMBUSn_REG(channel,SMBUS_DMA_CR1_OFFSET)
// #define SMBUSn_DMA_CR2(channel) SMBUSn_REG(channel,SMBUS_DMA_CR2_OFFSET)
// #define SMBUSn_DMA_CR3(channel) SMBUSn_REG(channel,SMBUS_DMA_CR3_OFFSET)
// #define SMBUSn_DMA_TDLR0(channel) SMBUSn_REG(channel,SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUSn_DMA_TDLR1(channel) SMBUSn_REG(channel,SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUSn_DMA_TDLR2(channel) SMBUSn_REG(channel,SMBUS_DMA_TDLR2_OFFSET)
// #define SMBUSn_DMA_TDLR3(channel) SMBUSn_REG(channel,SMBUS_DMA_TDLR3_OFFSET)
// #define SMBUSn_DMA_RDLR0(channel) SMBUSn_REG(channel,SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUSn_DMA_RDLR1(channel) SMBUSn_REG(channel,SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUSn_DMA_RDLR2(channel) SMBUSn_REG(channel,SMBUS_DMA_RDLR2_OFFSET)
// #define SMBUSn_DMA_RDLR3(channel) SMBUSn_REG(channel,SMBUS_DMA_RDLR3_OFFSET)
// #define SMBUSn_SDA_SETUP0(channel) SMBUSn_REG(channel,SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUSn_SDA_SETUP1(channel) SMBUSn_REG(channel,SMBUS_SDA_SETUP1_OFFSET)
// #define SMBUSn_SDA_SETUP2(channel) SMBUSn_REG(channel,SMBUS_SDA_SETUP2_OFFSET)
// #define SMBUSn_SDA_SETUP3(channel) SMBUSn_REG(channel,SMBUS_SDA_SETUP3_OFFSET)
#define SMBUSn_ACK_GENERAL_CALL0(channel) SMBUSn_REG(channel,SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUSn_ACK_GENERAL_CALL1(channel) SMBUSn_REG(channel,SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUSn_ACK_GENERAL_CALL2(channel) SMBUSn_REG(channel,SMBUS_ACK_GENERAL_CALL2_OFFSET)
#define SMBUSn_ACK_GENERAL_CALL3(channel) SMBUSn_REG(channel,SMBUS_ACK_GENERAL_CALL3_OFFSET)
#define SMBUSn_ENABLE_STATUS0(channel) SMBUSn_REG(channel,SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUSn_ENABLE_STATUS1(channel) SMBUSn_REG(channel,SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUSn_ENABLE_STATUS2(channel) SMBUSn_REG(channel,SMBUS_ENABLE_STATUS2_OFFSET)
#define SMBUSn_ENABLE_STATUS3(channel) SMBUSn_REG(channel,SMBUS_ENABLE_STATUS3_OFFSET)
#define SMBUSn_FS_SPKLEN0(channel) SMBUSn_REG(channel,SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUSn_FS_SPKLEN1(channel) SMBUSn_REG(channel,SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUSn_FS_SPKLEN2(channel) SMBUSn_REG(channel,SMBUS_FS_SPKLEN2_OFFSET)
#define SMBUSn_FS_SPKLEN3(channel) SMBUSn_REG(channel,SMBUS_FS_SPKLEN3_OFFSET)
#define SMBUSn_HS_SPKLEN0(channel) SMBUSn_REG(channel,SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUSn_HS_SPKLEN1(channel) SMBUSn_REG(channel,SMBUS_HS_SPKLEN1_OFFSET)
#define SMBUSn_HS_SPKLEN2(channel) SMBUSn_REG(channel,SMBUS_HS_SPKLEN2_OFFSET)
#define SMBUSn_HS_SPKLEN3(channel) SMBUSn_REG(channel,SMBUS_HS_SPKLEN3_OFFSET)
// #define SMBUSn_CLR_RESTART_DET0(channel) SMBUSn_REG(channel,SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUSn_CLR_RESTART_DET1(channel) SMBUSn_REG(channel,SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUSn_CLR_RESTART_DET2(channel) SMBUSn_REG(channel,SMBUS_CLR_RESTART_DET2_OFFSET)
// #define SMBUSn_CLR_RESTART_DET3(channel) SMBUSn_REG(channel,SMBUS_CLR_RESTART_DET3_OFFSET)
// #define SMBUSn_SCL_STUCK_AT_LOW_TIMEOUT0(channel) SMBUSn_REG(channel,SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUSn_SCL_STUCK_AT_LOW_TIMEOUT1(channel) SMBUSn_REG(channel,SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUSn_SCL_STUCK_AT_LOW_TIMEOUT2(channel) SMBUSn_REG(channel,SMBUS_SCL_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUSn_SCL_STUCK_AT_LOW_TIMEOUT3(channel) SMBUSn_REG(channel,SMBUS_SCL_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUSn_SDA_STUCK_AT_LOW_TIMEOUT0(channel) SMBUSn_REG(channel,SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUSn_SDA_STUCK_AT_LOW_TIMEOUT1(channel) SMBUSn_REG(channel,SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUSn_SDA_STUCK_AT_LOW_TIMEOUT2(channel) SMBUSn_REG(channel,SMBUS_SDA_STUCK_AT_LOW_TIMEOUT2_OFFSET)
// #define SMBUSn_SDA_STUCK_AT_LOW_TIMEOUT3(channel) SMBUSn_REG(channel,SMBUS_SDA_STUCK_AT_LOW_TIMEOUT3_OFFSET)
// #define SMBUSn_CLR_SCL_STUCK_DET0(channel) SMBUSn_REG(channel,SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUSn_CLR_SCL_STUCK_DET1(channel) SMBUSn_REG(channel,SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUSn_CLR_SCL_STUCK_DET2(channel) SMBUSn_REG(channel,SMBUS_CLR_SCL_STUCK_DET2_OFFSET)
// #define SMBUSn_CLR_SCL_STUCK_DET3(channel) SMBUSn_REG(channel,SMBUS_CLR_SCL_STUCK_DET3_OFFSET)
// #define SMBUSn_DEVICE_ID0(channel) SMBUSn_REG(channel,SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUSn_DEVICE_ID1(channel) SMBUSn_REG(channel,SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUSn_DEVICE_ID2(channel) SMBUSn_REG(channel,SMBUS_DEVICE_ID2_OFFSET)
// #define SMBUSn_DEVICE_ID3(channel) SMBUSn_REG(channel,SMBUS_DEVICE_ID3_OFFSET)
// #define SMBUSn_CLK_LOW_SEXT0(channel) SMBUSn_REG(channel,SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUSn_CLK_LOW_SEXT1(channel) SMBUSn_REG(channel,SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUSn_CLK_LOW_SEXT2(channel) SMBUSn_REG(channel,SMBUS_CLK_LOW_SEXT2_OFFSET)
// #define SMBUSn_CLK_LOW_SEXT3(channel) SMBUSn_REG(channel,SMBUS_CLK_LOW_SEXT3_OFFSET)
// #define SMBUSn_CLK_LOW_MEXT0(channel) SMBUSn_REG(channel,SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUSn_CLK_LOW_MEXT1(channel) SMBUSn_REG(channel,SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUSn_CLK_LOW_MEXT2(channel) SMBUSn_REG(channel,SMBUS_CLK_LOW_MEXT2_OFFSET)
// #define SMBUSn_CLK_LOW_MEXT3(channel) SMBUSn_REG(channel,SMBUS_CLK_LOW_MEXT3_OFFSET)
// #define SMBUSn_THIGH_MAX_IDLE_COUNT0(channel) SMBUSn_REG(channel,SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUSn_THIGH_MAX_IDLE_COUNT1(channel) SMBUSn_REG(channel,SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUSn_THIGH_MAX_IDLE_COUNT2(channel) SMBUSn_REG(channel,SMBUS_THIGH_MAX_IDLE_COUNT2_OFFSET)
// #define SMBUSn_THIGH_MAX_IDLE_COUNT3(channel) SMBUSn_REG(channel,SMBUS_THIGH_MAX_IDLE_COUNT3_OFFSET)
// #define SMBUSn_INTR_STAT0(channel) SMBUSn_REG(channel,SMBUS_INTR_STAT0_OFFSET)
// #define SMBUSn_INTR_STAT1(channel) SMBUSn_REG(channel,SMBUS_INTR_STAT1_OFFSET)
// #define SMBUSn_INTR_STAT2(channel) SMBUSn_REG(channel,SMBUS_INTR_STAT2_OFFSET)
// #define SMBUSn_INTR_STAT3(channel) SMBUSn_REG(channel,SMBUS_INTR_STAT3_OFFSET)
// #define SMBUSn_INTR_MASK0(channel) SMBUSn_REG(channel,SMBUS_INTR_MASK0_OFFSET)
// #define SMBUSn_INTR_MASK1(channel) SMBUSn_REG(channel,SMBUS_INTR_MASK1_OFFSET)
// #define SMBUSn_INTR_MASK2(channel) SMBUSn_REG(channel,SMBUS_INTR_MASK2_OFFSET)
// #define SMBUSn_INTR_MASK3(channel) SMBUSn_REG(channel,SMBUS_INTR_MASK3_OFFSET)
// #define SMBUSn_RAW_INTR_STAT0(channel) SMBUSn_REG(channel,SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUSn_RAW_INTR_STAT1(channel) SMBUSn_REG(channel,SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUSn_RAW_INTR_STAT2(channel) SMBUSn_REG(channel,SMBUS_RAW_INTR_STAT2_OFFSET)
// #define SMBUSn_RAW_INTR_STAT3(channel) SMBUSn_REG(channel,SMBUS_RAW_INTR_STAT3_OFFSET)
// #define SMBUSn_CLR_SMBUS_INTR0(channel) SMBUSn_REG(channel,SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUSn_CLR_SMBUS_INTR1(channel) SMBUSn_REG(channel,SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUSn_CLR_SMBUS_INTR2(channel) SMBUSn_REG(channel,SMBUS_CLR_SMBUS_INTR2_OFFSET)
// #define SMBUSn_CLR_SMBUS_INTR3(channel) SMBUSn_REG(channel,SMBUS_CLR_SMBUS_INTR3_OFFSET)
// #define SMBUSn_OPTIONAL_SAR0(channel) SMBUSn_REG(channel,SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUSn_OPTIONAL_SAR1(channel) SMBUSn_REG(channel,SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUSn_OPTIONAL_SAR2(channel) SMBUSn_REG(channel,SMBUS_OPTIONAL_SAR2_OFFSET)
// #define SMBUSn_OPTIONAL_SAR3(channel) SMBUSn_REG(channel,SMBUS_OPTIONAL_SAR3_OFFSET)
// #define SMBUSn_UDID_WORD0_0(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUSn_UDID_WORD0_1(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUSn_UDID_WORD0_2(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD0_2_OFFSET)
// #define SMBUSn_UDID_WORD0_3(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD0_3_OFFSET)
// #define SMBUSn_UDID_WORD1_0(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUSn_UDID_WORD1_1(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUSn_UDID_WORD1_2(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD1_2_OFFSET)
// #define SMBUSn_UDID_WORD1_3(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD1_3_OFFSET)
// #define SMBUSn_UDID_WORD2_0(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUSn_UDID_WORD2_1(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUSn_UDID_WORD2_2(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD2_2_OFFSET)
// #define SMBUSn_UDID_WORD2_3(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD2_3_OFFSET)
// #define SMBUSn_UDID_WORD3_0(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUSn_UDID_WORD3_1(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUSn_UDID_WORD3_2(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD3_2_OFFSET)
// #define SMBUSn_UDID_WORD3_3(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD3_3_OFFSET)
// #define SMBUSn_REG_TIMEOUT_RST0(channel) SMBUSn_REG(channel,SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUSn_REG_TIMEOUT_RST1(channel) SMBUSn_REG(channel,SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUSn_REG_TIMEOUT_RST2(channel) SMBUSn_REG(channel,SMBUS_REG_TIMEOUT_RST2_OFFSET)
// #define SMBUSn_REG_TIMEOUT_RST3(channel) SMBUSn_REG(channel,SMBUS_REG_TIMEOUT_RST3_OFFSET)
// #define SMBUSn_COMP_PARAM_1_0(channel) SMBUSn_REG(channel,SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUSn_COMP_PARAM_1_1(channel) SMBUSn_REG(channel,SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUSn_COMP_PARAM_1_2(channel) SMBUSn_REG(channel,SMBUS_COMP_PARAM_1_2_OFFSET)
// #define SMBUSn_COMP_PARAM_1_3(channel) SMBUSn_REG(channel,SMBUS_COMP_PARAM_1_3_OFFSET)
// #define SMBUSn_COMP_VERSION0(channel) SMBUSn_REG(channel,SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUSn_COMP_VERSION1(channel) SMBUSn_REG(channel,SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUSn_COMP_VERSION2(channel) SMBUSn_REG(channel,SMBUS_COMP_VERSION2_OFFSET)
// #define SMBUSn_COMP_VERSION3(channel) SMBUSn_REG(channel,SMBUS_COMP_VERSION3_OFFSET)
// #define SMBUSn_COMP_TYPE0(channel) SMBUSn_REG(channel,SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUSn_COMP_TYPE1(channel) SMBUSn_REG(channel,SMBUS_COMP_TYPE1_OFFSET)
// #define SMBUSn_COMP_TYPE2(channel) SMBUSn_REG(channel,SMBUS_COMP_TYPE2_OFFSET)
// #define SMBUSn_COMP_TYPE3(channel) SMBUSn_REG(channel,SMBUS_COMP_TYPE3_OFFSET)

#elif SMBUS_REG_SIZE==DEC16
#define SMBUS_REG0_OFFSET 0
#define SMBUS_REG1_OFFSET 2

#define SMBUS_CON0_OFFSET (SMBUS_CON_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CON1_OFFSET (SMBUS_CON_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_TAR0_OFFSET (SMBUS_TAR_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_TAR1_OFFSET (SMBUS_TAR_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_SAR0_OFFSET (SMBUS_SAR_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_SAR1_OFFSET (SMBUS_SAR_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_HS_MADDR0_OFFSET (SMBUS_HS_MADDR_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_HS_MADDR1_OFFSET (SMBUS_HS_MADDR_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_DATA_CMD0_OFFSET (SMBUS_DATA_CMD_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_DATA_CMD1_OFFSET (SMBUS_DATA_CMD_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_SS_SCL_HCNT0_OFFSET (SMBUS_SS_SCL_HCNT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_SS_SCL_HCNT1_OFFSET (SMBUS_SS_SCL_HCNT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_SS_SCL_LCNT0_OFFSET (SMBUS_SS_SCL_LCNT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_SS_SCL_LCNT1_OFFSET (SMBUS_SS_SCL_LCNT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_FS_SCL_HCNT0_OFFSET (SMBUS_FS_SCL_HCNT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_FS_SCL_HCNT1_OFFSET (SMBUS_FS_SCL_HCNT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_FS_SCL_LCNT0_OFFSET (SMBUS_FS_SCL_LCNT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_FS_SCL_LCNT1_OFFSET (SMBUS_FS_SCL_LCNT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_HS_SCL_HCNT0_OFFSET (SMBUS_HS_SCL_HCNT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_HS_SCL_HCNT1_OFFSET (SMBUS_HS_SCL_HCNT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_HS_SCL_LCNT0_OFFSET (SMBUS_HS_SCL_LCNT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_HS_SCL_LCNT1_OFFSET (SMBUS_HS_SCL_LCNT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_INTR_STAT0_OFFSET (SMBUS_INTR_STAT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_INTR_STAT1_OFFSET (SMBUS_INTR_STAT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_INTR_MASK0_OFFSET (SMBUS_INTR_MASK_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_INTR_MASK1_OFFSET (SMBUS_INTR_MASK_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_RAW_INTR_STAT0_OFFSET (SMBUS_RAW_INTR_STAT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_RAW_INTR_STAT1_OFFSET (SMBUS_RAW_INTR_STAT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_RX_TL0_OFFSET (SMBUS_RX_TL_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_RX_TL1_OFFSET (SMBUS_RX_TL_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_TX_TL0_OFFSET (SMBUS_TX_TL_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_TX_TL1_OFFSET (SMBUS_TX_TL_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_INTR0_OFFSET (SMBUS_CLR_INTR_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_INTR1_OFFSET (SMBUS_CLR_INTR_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_RX_UNDER0_OFFSET (SMBUS_CLR_RX_UNDER_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_RX_UNDER1_OFFSET (SMBUS_CLR_RX_UNDER_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_RX_OVER0_OFFSET (SMBUS_CLR_RX_OVER_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_RX_OVER1_OFFSET (SMBUS_CLR_RX_OVER_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_TX_OVER0_OFFSET (SMBUS_CLR_TX_OVER_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_TX_OVER1_OFFSET (SMBUS_CLR_TX_OVER_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_RD_REQ0_OFFSET (SMBUS_CLR_RD_REQ_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_RD_REQ1_OFFSET (SMBUS_CLR_RD_REQ_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_TX_ABRT0_OFFSET (SMBUS_CLR_TX_ABRT_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_TX_ABRT1_OFFSET (SMBUS_CLR_TX_ABRT_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_RX_DONE0_OFFSET (SMBUS_CLR_RX_DONE_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_RX_DONE1_OFFSET (SMBUS_CLR_RX_DONE_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_ACTIVITY0_OFFSET (SMBUS_CLR_ACTIVITY_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_ACTIVITY1_OFFSET (SMBUS_CLR_ACTIVITY_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_STOP_DET0_OFFSET (SMBUS_CLR_STOP_DET_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_STOP_DET1_OFFSET (SMBUS_CLR_STOP_DET_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_START_DET0_OFFSET (SMBUS_CLR_START_DET_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_START_DET1_OFFSET (SMBUS_CLR_START_DET_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_CLR_GEN_CALL0_OFFSET (SMBUS_CLR_GEN_CALL_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_CLR_GEN_CALL1_OFFSET (SMBUS_CLR_GEN_CALL_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_ENABLE0_OFFSET (SMBUS_ENABLE_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_ENABLE1_OFFSET (SMBUS_ENABLE_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_STATUS0_OFFSET (SMBUS_STATUS_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_STATUS1_OFFSET (SMBUS_STATUS_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_TXFLR0_OFFSET (SMBUS_TXFLR_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_TXFLR1_OFFSET (SMBUS_TXFLR_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_RXFLR0_OFFSET (SMBUS_RXFLR_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_RXFLR1_OFFSET (SMBUS_RXFLR_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_SDA_HOLD0_OFFSET (SMBUS_SDA_HOLD_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_SDA_HOLD1_OFFSET (SMBUS_SDA_HOLD_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_TX_ABRT_SOURCE0_OFFSET (SMBUS_TX_ABRT_SOURCE_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_TX_ABRT_SOURCE1_OFFSET (SMBUS_TX_ABRT_SOURCE_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET (SMBUS_SLV_DATA_NAMECK_ONLY_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET (SMBUS_SLV_DATA_NAMECK_ONLY_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_DMA_CR0_OFFSET (SMBUS_DMA_CR_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_DMA_CR1_OFFSET (SMBUS_DMA_CR_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_DMA_TDLR0_OFFSET (SMBUS_DMA_TDLR_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_DMA_TDLR1_OFFSET (SMBUS_DMA_TDLR_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_DMA_RDLR0_OFFSET (SMBUS_DMA_RDLR_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_DMA_RDLR1_OFFSET (SMBUS_DMA_RDLR_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_SDA_SETUP0_OFFSET (SMBUS_SDA_SETUP_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_SDA_SETUP1_OFFSET (SMBUS_SDA_SETUP_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_ACK_GENERAL_CALL0_OFFSET (SMBUS_ACK_GENERAL_CALL_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_ACK_GENERAL_CALL1_OFFSET (SMBUS_ACK_GENERAL_CALL_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_ENABLE_STATUS0_OFFSET (SMBUS_ENABLE_STATUS_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_ENABLE_STATUS1_OFFSET (SMBUS_ENABLE_STATUS_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_FS_SPKLEN0_OFFSET (SMBUS_FS_SPKLEN_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_FS_SPKLEN1_OFFSET (SMBUS_FS_SPKLEN_OFFSET+SMBUS_REG1_OFFSET)
#define SMBUS_HS_SPKLEN0_OFFSET (SMBUS_HS_SPKLEN_OFFSET+SMBUS_REG0_OFFSET)
#define SMBUS_HS_SPKLEN1_OFFSET (SMBUS_HS_SPKLEN_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_CLR_RESTART_DET0_OFFSET (SMBUS_CLR_RESTART_DET_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_CLR_RESTART_DET1_OFFSET (SMBUS_CLR_RESTART_DET_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET (SMBUS_SCL_STUCK_AT_LOW_TIMEOUT_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET (SMBUS_SCL_STUCK_AT_LOW_TIMEOUT_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET (SMBUS_SDA_STUCK_AT_LOW_TIMEOUT_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET (SMBUS_SDA_STUCK_AT_LOW_TIMEOUT_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_CLR_SCL_STUCK_DET0_OFFSET (SMBUS_CLR_SCL_STUCK_DET_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_CLR_SCL_STUCK_DET1_OFFSET (SMBUS_CLR_SCL_STUCK_DET_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_DEVICE_ID0_OFFSET (SMBUS_DEVICE_ID_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_DEVICE_ID1_OFFSET (SMBUS_DEVICE_ID_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_CLK_LOW_SEXT0_OFFSET (SMBUS_CLK_LOW_SEXT_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_CLK_LOW_SEXT1_OFFSET (SMBUS_CLK_LOW_SEXT_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_CLK_LOW_MEXT0_OFFSET (SMBUS_CLK_LOW_MEXT_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_CLK_LOW_MEXT1_OFFSET (SMBUS_CLK_LOW_MEXT_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET (SMBUS_THIGH_MAX_IDLE_COUNT_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET (SMBUS_THIGH_MAX_IDLE_COUNT_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_INTR_STAT0_OFFSET (SMBUS_INTR_STAT_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_INTR_STAT1_OFFSET (SMBUS_INTR_STAT_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_INTR_MASK0_OFFSET (SMBUS_INTR_MASK_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_INTR_MASK1_OFFSET (SMBUS_INTR_MASK_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_RAW_INTR_STAT0_OFFSET (SMBUS_RAW_INTR_STAT_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_RAW_INTR_STAT1_OFFSET (SMBUS_RAW_INTR_STAT_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_CLR_SMBUS_INTR0_OFFSET (SMBUS_CLR_SMBUS_INTR_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_CLR_SMBUS_INTR1_OFFSET (SMBUS_CLR_SMBUS_INTR_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_OPTIONAL_SAR0_OFFSET (SMBUS_OPTIONAL_SAR_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_OPTIONAL_SAR1_OFFSET (SMBUS_OPTIONAL_SAR_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_UDID_WORD0_0_OFFSET (SMBUS_UDID_WORD0_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_UDID_WORD0_1_OFFSET (SMBUS_UDID_WORD0_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_UDID_WORD1_0_OFFSET (SMBUS_UDID_WORD1_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_UDID_WORD1_1_OFFSET (SMBUS_UDID_WORD1_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_UDID_WORD2_0_OFFSET (SMBUS_UDID_WORD2_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_UDID_WORD2_1_OFFSET (SMBUS_UDID_WORD2_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_UDID_WORD3_0_OFFSET (SMBUS_UDID_WORD3_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_UDID_WORD3_1_OFFSET (SMBUS_UDID_WORD3_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_REG_TIMEOUT_RST0_OFFSET (SMBUS_REG_TIMEOUT_RST_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_REG_TIMEOUT_RST1_OFFSET (SMBUS_REG_TIMEOUT_RST_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_COMP_PARAM_1_0_OFFSET (SMBUS_COMP_PARAM_1_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_COMP_PARAM_1_1_OFFSET (SMBUS_COMP_PARAM_1_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_COMP_VERSION0_OFFSET (SMBUS_COMP_VERSION_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_COMP_VERSION1_OFFSET (SMBUS_COMP_VERSION_OFFSET+SMBUS_REG1_OFFSET)
// #define SMBUS_COMP_TYPE0_OFFSET (SMBUS_COMP_TYPE_OFFSET+SMBUS_REG0_OFFSET)
// #define SMBUS_COMP_TYPE1_OFFSET (SMBUS_COMP_TYPE_OFFSET+SMBUS_REG1_OFFSET)

#define SMBUS0_REG_ADDR(offset) REG_ADDR(SMBUS0_BASE_ADDR, offset)
#define SMBUS1_REG_ADDR(offset) REG_ADDR(SMBUS1_BASE_ADDR, offset)
#define SMBUS2_REG_ADDR(offset) REG_ADDR(SMBUS2_BASE_ADDR, offset)
#define SMBUS3_REG_ADDR(offset) REG_ADDR(SMBUS3_BASE_ADDR, offset)
#define SMBUS4_REG_ADDR(offset) REG_ADDR(SMBUS4_BASE_ADDR, offset)
#define SMBUS5_REG_ADDR(offset) REG_ADDR(SMBUS5_BASE_ADDR, offset)
#define SMBUS6_REG_ADDR(offset) REG_ADDR(SMBUS6_BASE_ADDR, offset)
#define SMBUS7_REG_ADDR(offset) REG_ADDR(SMBUS7_BASE_ADDR, offset)
#define SMBUS8_REG_ADDR(offset) REG_ADDR(SMBUS8_BASE_ADDR, offset)
#define SMBUSn_REG_ADDR(channel,offset) REG_ADDR(SMBUSn_BASE_ADDR(channel), offset)
// #define SMBUSn_REGn_ADDR(channel,offset,regn) SMBUSn_REG_ADDR(channel,(offset+(regn&1)))

#define SMBUS0_REG(offset) REG16(SMBUS0_REG_ADDR(offset))
#define SMBUS1_REG(offset) REG16(SMBUS1_REG_ADDR(offset))
#define SMBUS2_REG(offset) REG16(SMBUS2_REG_ADDR(offset))
#define SMBUS3_REG(offset) REG16(SMBUS3_REG_ADDR(offset))
#define SMBUS4_REG(offset) REG16(SMBUS4_REG_ADDR(offset))
#define SMBUS5_REG(offset) REG16(SMBUS5_REG_ADDR(offset))
#define SMBUS6_REG(offset) REG16(SMBUS6_REG_ADDR(offset))
#define SMBUS7_REG(offset) REG16(SMBUS7_REG_ADDR(offset))
#define SMBUS8_REG(offset) REG16(SMBUS8_REG_ADDR(offset))
#define SMBUSn_REG(channel,offset) REG16(SMBUSn_REG_ADDR(channel,offset))
// #define SMBUSn_REGn(channel,offset,regn) REG16(SMBUSn_REGn_ADDR(channel,offset,regn))

#define SMBUS0_CON0 SMBUS0_REG(SMBUS_CON0_OFFSET)
#define SMBUS0_CON1 SMBUS0_REG(SMBUS_CON1_OFFSET)
#define SMBUS0_TAR0 SMBUS0_REG(SMBUS_TAR0_OFFSET)
#define SMBUS0_TAR1 SMBUS0_REG(SMBUS_TAR1_OFFSET)
#define SMBUS0_SAR0 SMBUS0_REG(SMBUS_SAR0_OFFSET)
#define SMBUS0_SAR1 SMBUS0_REG(SMBUS_SAR1_OFFSET)
#define SMBUS0_HS_MADDR0 SMBUS0_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS0_HS_MADDR1 SMBUS0_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS0_DATA_CMD0 SMBUS0_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS0_DATA_CMD1 SMBUS0_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS0_SS_SCL_HCNT0 SMBUS0_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS0_SS_SCL_HCNT1 SMBUS0_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS0_SS_SCL_LCNT0 SMBUS0_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS0_SS_SCL_LCNT1 SMBUS0_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS0_FS_SCL_HCNT0 SMBUS0_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS0_FS_SCL_HCNT1 SMBUS0_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS0_FS_SCL_LCNT0 SMBUS0_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS0_FS_SCL_LCNT1 SMBUS0_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS0_HS_SCL_HCNT0 SMBUS0_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS0_HS_SCL_HCNT1 SMBUS0_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS0_HS_SCL_LCNT0 SMBUS0_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS0_HS_SCL_LCNT1 SMBUS0_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS0_INTR_STAT0 SMBUS0_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS0_INTR_STAT1 SMBUS0_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS0_INTR_MASK0 SMBUS0_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS0_INTR_MASK1 SMBUS0_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS0_RAW_INTR_STAT0 SMBUS0_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS0_RAW_INTR_STAT1 SMBUS0_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS0_RX_TL0 SMBUS0_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS0_RX_TL1 SMBUS0_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS0_TX_TL0 SMBUS0_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS0_TX_TL1 SMBUS0_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS0_CLR_INTR0 SMBUS0_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS0_CLR_INTR1 SMBUS0_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS0_CLR_RX_UNDER0 SMBUS0_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS0_CLR_RX_UNDER1 SMBUS0_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS0_CLR_RX_OVER0 SMBUS0_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS0_CLR_RX_OVER1 SMBUS0_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS0_CLR_TX_OVER0 SMBUS0_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS0_CLR_TX_OVER1 SMBUS0_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS0_CLR_RD_REQ0 SMBUS0_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS0_CLR_RD_REQ1 SMBUS0_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS0_CLR_TX_ABRT0 SMBUS0_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS0_CLR_TX_ABRT1 SMBUS0_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS0_CLR_RX_DONE0 SMBUS0_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS0_CLR_RX_DONE1 SMBUS0_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS0_CLR_ACTIVITY0 SMBUS0_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS0_CLR_ACTIVITY1 SMBUS0_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS0_CLR_STOP_DET0 SMBUS0_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS0_CLR_STOP_DET1 SMBUS0_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS0_CLR_START_DET0 SMBUS0_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS0_CLR_START_DET1 SMBUS0_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS0_CLR_GEN_CALL0 SMBUS0_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS0_CLR_GEN_CALL1 SMBUS0_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS0_ENABLE0 SMBUS0_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS0_ENABLE1 SMBUS0_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS0_STATUS0 SMBUS0_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS0_STATUS1 SMBUS0_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS0_TXFLR0 SMBUS0_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS0_TXFLR1 SMBUS0_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS0_RXFLR0 SMBUS0_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS0_RXFLR1 SMBUS0_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS0_SDA_HOLD0 SMBUS0_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS0_SDA_HOLD1 SMBUS0_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS0_TX_ABRT_SOURCE0 SMBUS0_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS0_TX_ABRT_SOURCE1 SMBUS0_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
// #define SMBUS0_SLV_DATA_NAMECK_ONLY0 SMBUS0_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS0_SLV_DATA_NAMECK_ONLY1 SMBUS0_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS0_DMA_CR0 SMBUS0_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS0_DMA_CR1 SMBUS0_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS0_DMA_TDLR0 SMBUS0_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS0_DMA_TDLR1 SMBUS0_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS0_DMA_RDLR0 SMBUS0_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS0_DMA_RDLR1 SMBUS0_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS0_SDA_SETUP0 SMBUS0_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS0_SDA_SETUP1 SMBUS0_REG(SMBUS_SDA_SETUP1_OFFSET)
#define SMBUS0_ACK_GENERAL_CALL0 SMBUS0_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS0_ACK_GENERAL_CALL1 SMBUS0_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS0_ENABLE_STATUS0 SMBUS0_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS0_ENABLE_STATUS1 SMBUS0_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS0_FS_SPKLEN0 SMBUS0_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS0_FS_SPKLEN1 SMBUS0_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS0_HS_SPKLEN0 SMBUS0_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS0_HS_SPKLEN1 SMBUS0_REG(SMBUS_HS_SPKLEN1_OFFSET)
// #define SMBUS0_CLR_RESTART_DET0 SMBUS0_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS0_CLR_RESTART_DET1 SMBUS0_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS0_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS0_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS0_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS0_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS0_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS0_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS0_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS0_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS0_CLR_SCL_STUCK_DET0 SMBUS0_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS0_CLR_SCL_STUCK_DET1 SMBUS0_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS0_DEVICE_ID0 SMBUS0_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS0_DEVICE_ID1 SMBUS0_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS0_CLK_LOW_SEXT0 SMBUS0_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS0_CLK_LOW_SEXT1 SMBUS0_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS0_CLK_LOW_MEXT0 SMBUS0_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS0_CLK_LOW_MEXT1 SMBUS0_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS0_THIGH_MAX_IDLE_COUNT0 SMBUS0_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS0_THIGH_MAX_IDLE_COUNT1 SMBUS0_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS0_INTR_STAT0 SMBUS0_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS0_INTR_STAT1 SMBUS0_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS0_INTR_MASK0 SMBUS0_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS0_INTR_MASK1 SMBUS0_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS0_RAW_INTR_STAT0 SMBUS0_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS0_RAW_INTR_STAT1 SMBUS0_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS0_CLR_SMBUS_INTR0 SMBUS0_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS0_CLR_SMBUS_INTR1 SMBUS0_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS0_OPTIONAL_SAR0 SMBUS0_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS0_OPTIONAL_SAR1 SMBUS0_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS0_UDID_WORD0_0 SMBUS0_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS0_UDID_WORD0_1 SMBUS0_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS0_UDID_WORD1_0 SMBUS0_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS0_UDID_WORD1_1 SMBUS0_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS0_UDID_WORD2_0 SMBUS0_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS0_UDID_WORD2_1 SMBUS0_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS0_UDID_WORD3_0 SMBUS0_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS0_UDID_WORD3_1 SMBUS0_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS0_REG_TIMEOUT_RST0 SMBUS0_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS0_REG_TIMEOUT_RST1 SMBUS0_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS0_COMP_PARAM_1_0 SMBUS0_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS0_COMP_PARAM_1_1 SMBUS0_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS0_COMP_VERSION0 SMBUS0_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS0_COMP_VERSION1 SMBUS0_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS0_COMP_TYPE0 SMBUS0_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS0_COMP_TYPE1 SMBUS0_REG(SMBUS_COMP_TYPE1_OFFSET)

#define SMBUS1_CON0 SMBUS1_REG(SMBUS_CON0_OFFSET)
#define SMBUS1_CON1 SMBUS1_REG(SMBUS_CON1_OFFSET)
#define SMBUS1_TAR0 SMBUS1_REG(SMBUS_TAR0_OFFSET)
#define SMBUS1_TAR1 SMBUS1_REG(SMBUS_TAR1_OFFSET)
#define SMBUS1_SAR0 SMBUS1_REG(SMBUS_SAR0_OFFSET)
#define SMBUS1_SAR1 SMBUS1_REG(SMBUS_SAR1_OFFSET)
#define SMBUS1_HS_MADDR0 SMBUS1_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS1_HS_MADDR1 SMBUS1_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS1_DATA_CMD0 SMBUS1_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS1_DATA_CMD1 SMBUS1_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS1_SS_SCL_HCNT0 SMBUS1_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS1_SS_SCL_HCNT1 SMBUS1_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS1_SS_SCL_LCNT0 SMBUS1_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS1_SS_SCL_LCNT1 SMBUS1_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS1_FS_SCL_HCNT0 SMBUS1_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS1_FS_SCL_HCNT1 SMBUS1_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS1_FS_SCL_LCNT0 SMBUS1_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS1_FS_SCL_LCNT1 SMBUS1_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS1_HS_SCL_HCNT0 SMBUS1_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS1_HS_SCL_HCNT1 SMBUS1_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS1_HS_SCL_LCNT0 SMBUS1_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS1_HS_SCL_LCNT1 SMBUS1_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS1_INTR_STAT0 SMBUS1_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS1_INTR_STAT1 SMBUS1_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS1_INTR_MASK0 SMBUS1_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS1_INTR_MASK1 SMBUS1_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS1_RAW_INTR_STAT0 SMBUS1_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS1_RAW_INTR_STAT1 SMBUS1_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS1_RX_TL0 SMBUS1_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS1_RX_TL1 SMBUS1_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS1_TX_TL0 SMBUS1_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS1_TX_TL1 SMBUS1_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS1_CLR_INTR0 SMBUS1_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS1_CLR_INTR1 SMBUS1_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS1_CLR_RX_UNDER0 SMBUS1_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS1_CLR_RX_UNDER1 SMBUS1_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS1_CLR_RX_OVER0 SMBUS1_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS1_CLR_RX_OVER1 SMBUS1_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS1_CLR_TX_OVER0 SMBUS1_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS1_CLR_TX_OVER1 SMBUS1_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS1_CLR_RD_REQ0 SMBUS1_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS1_CLR_RD_REQ1 SMBUS1_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS1_CLR_TX_ABRT0 SMBUS1_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS1_CLR_TX_ABRT1 SMBUS1_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS1_CLR_RX_DONE0 SMBUS1_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS1_CLR_RX_DONE1 SMBUS1_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS1_CLR_ACTIVITY0 SMBUS1_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS1_CLR_ACTIVITY1 SMBUS1_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS1_CLR_STOP_DET0 SMBUS1_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS1_CLR_STOP_DET1 SMBUS1_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS1_CLR_START_DET0 SMBUS1_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS1_CLR_START_DET1 SMBUS1_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS1_CLR_GEN_CALL0 SMBUS1_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS1_CLR_GEN_CALL1 SMBUS1_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS1_ENABLE0 SMBUS1_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS1_ENABLE1 SMBUS1_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS1_STATUS0 SMBUS1_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS1_STATUS1 SMBUS1_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS1_TXFLR0 SMBUS1_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS1_TXFLR1 SMBUS1_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS1_RXFLR0 SMBUS1_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS1_RXFLR1 SMBUS1_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS1_SDA_HOLD0 SMBUS1_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS1_SDA_HOLD1 SMBUS1_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS1_TX_ABRT_SOURCE0 SMBUS1_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS1_TX_ABRT_SOURCE1 SMBUS1_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
// #define SMBUS1_SLV_DATA_NAMECK_ONLY0 SMBUS1_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS1_SLV_DATA_NAMECK_ONLY1 SMBUS1_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS1_DMA_CR0 SMBUS1_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS1_DMA_CR1 SMBUS1_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS1_DMA_TDLR0 SMBUS1_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS1_DMA_TDLR1 SMBUS1_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS1_DMA_RDLR0 SMBUS1_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS1_DMA_RDLR1 SMBUS1_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS1_SDA_SETUP0 SMBUS1_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS1_SDA_SETUP1 SMBUS1_REG(SMBUS_SDA_SETUP1_OFFSET)
#define SMBUS1_ACK_GENERAL_CALL0 SMBUS1_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS1_ACK_GENERAL_CALL1 SMBUS1_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS1_ENABLE_STATUS0 SMBUS1_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS1_ENABLE_STATUS1 SMBUS1_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS1_FS_SPKLEN0 SMBUS1_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS1_FS_SPKLEN1 SMBUS1_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS1_HS_SPKLEN0 SMBUS1_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS1_HS_SPKLEN1 SMBUS1_REG(SMBUS_HS_SPKLEN1_OFFSET)
// #define SMBUS1_CLR_RESTART_DET0 SMBUS1_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS1_CLR_RESTART_DET1 SMBUS1_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS1_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS1_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS1_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS1_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS1_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS1_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS1_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS1_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS1_CLR_SCL_STUCK_DET0 SMBUS1_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS1_CLR_SCL_STUCK_DET1 SMBUS1_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS1_DEVICE_ID0 SMBUS1_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS1_DEVICE_ID1 SMBUS1_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS1_CLK_LOW_SEXT0 SMBUS1_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS1_CLK_LOW_SEXT1 SMBUS1_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS1_CLK_LOW_MEXT0 SMBUS1_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS1_CLK_LOW_MEXT1 SMBUS1_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS1_THIGH_MAX_IDLE_COUNT0 SMBUS1_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS1_THIGH_MAX_IDLE_COUNT1 SMBUS1_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS1_INTR_STAT0 SMBUS1_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS1_INTR_STAT1 SMBUS1_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS1_INTR_MASK0 SMBUS1_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS1_INTR_MASK1 SMBUS1_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS1_RAW_INTR_STAT0 SMBUS1_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS1_RAW_INTR_STAT1 SMBUS1_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS1_CLR_SMBUS_INTR0 SMBUS1_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS1_CLR_SMBUS_INTR1 SMBUS1_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS1_OPTIONAL_SAR0 SMBUS1_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS1_OPTIONAL_SAR1 SMBUS1_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS1_UDID_WORD0_0 SMBUS1_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS1_UDID_WORD0_1 SMBUS1_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS1_UDID_WORD1_0 SMBUS1_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS1_UDID_WORD1_1 SMBUS1_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS1_UDID_WORD2_0 SMBUS1_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS1_UDID_WORD2_1 SMBUS1_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS1_UDID_WORD3_0 SMBUS1_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS1_UDID_WORD3_1 SMBUS1_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS1_REG_TIMEOUT_RST0 SMBUS1_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS1_REG_TIMEOUT_RST1 SMBUS1_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS1_COMP_PARAM_1_0 SMBUS1_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS1_COMP_PARAM_1_1 SMBUS1_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS1_COMP_VERSION0 SMBUS1_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS1_COMP_VERSION1 SMBUS1_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS1_COMP_TYPE0 SMBUS1_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS1_COMP_TYPE1 SMBUS1_REG(SMBUS_COMP_TYPE1_OFFSET)

#define SMBUS2_CON0 SMBUS2_REG(SMBUS_CON0_OFFSET)
#define SMBUS2_CON1 SMBUS2_REG(SMBUS_CON1_OFFSET)
#define SMBUS2_TAR0 SMBUS2_REG(SMBUS_TAR0_OFFSET)
#define SMBUS2_TAR1 SMBUS2_REG(SMBUS_TAR1_OFFSET)
#define SMBUS2_SAR0 SMBUS2_REG(SMBUS_SAR0_OFFSET)
#define SMBUS2_SAR1 SMBUS2_REG(SMBUS_SAR1_OFFSET)
#define SMBUS2_HS_MADDR0 SMBUS2_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS2_HS_MADDR1 SMBUS2_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS2_DATA_CMD0 SMBUS2_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS2_DATA_CMD1 SMBUS2_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS2_SS_SCL_HCNT0 SMBUS2_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS2_SS_SCL_HCNT1 SMBUS2_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS2_SS_SCL_LCNT0 SMBUS2_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS2_SS_SCL_LCNT1 SMBUS2_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS2_FS_SCL_HCNT0 SMBUS2_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS2_FS_SCL_HCNT1 SMBUS2_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS2_FS_SCL_LCNT0 SMBUS2_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS2_FS_SCL_LCNT1 SMBUS2_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS2_HS_SCL_HCNT0 SMBUS2_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS2_HS_SCL_HCNT1 SMBUS2_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS2_HS_SCL_LCNT0 SMBUS2_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS2_HS_SCL_LCNT1 SMBUS2_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS2_INTR_STAT0 SMBUS2_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS2_INTR_STAT1 SMBUS2_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS2_INTR_MASK0 SMBUS2_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS2_INTR_MASK1 SMBUS2_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS2_RAW_INTR_STAT0 SMBUS2_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS2_RAW_INTR_STAT1 SMBUS2_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS2_RX_TL0 SMBUS2_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS2_RX_TL1 SMBUS2_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS2_TX_TL0 SMBUS2_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS2_TX_TL1 SMBUS2_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS2_CLR_INTR0 SMBUS2_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS2_CLR_INTR1 SMBUS2_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS2_CLR_RX_UNDER0 SMBUS2_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS2_CLR_RX_UNDER1 SMBUS2_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS2_CLR_RX_OVER0 SMBUS2_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS2_CLR_RX_OVER1 SMBUS2_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS2_CLR_TX_OVER0 SMBUS2_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS2_CLR_TX_OVER1 SMBUS2_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS2_CLR_RD_REQ0 SMBUS2_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS2_CLR_RD_REQ1 SMBUS2_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS2_CLR_TX_ABRT0 SMBUS2_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS2_CLR_TX_ABRT1 SMBUS2_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS2_CLR_RX_DONE0 SMBUS2_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS2_CLR_RX_DONE1 SMBUS2_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS2_CLR_ACTIVITY0 SMBUS2_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS2_CLR_ACTIVITY1 SMBUS2_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS2_CLR_STOP_DET0 SMBUS2_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS2_CLR_STOP_DET1 SMBUS2_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS2_CLR_START_DET0 SMBUS2_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS2_CLR_START_DET1 SMBUS2_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS2_CLR_GEN_CALL0 SMBUS2_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS2_CLR_GEN_CALL1 SMBUS2_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS2_ENABLE0 SMBUS2_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS2_ENABLE1 SMBUS2_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS2_STATUS0 SMBUS2_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS2_STATUS1 SMBUS2_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS2_TXFLR0 SMBUS2_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS2_TXFLR1 SMBUS2_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS2_RXFLR0 SMBUS2_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS2_RXFLR1 SMBUS2_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS2_SDA_HOLD0 SMBUS2_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS2_SDA_HOLD1 SMBUS2_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS2_TX_ABRT_SOURCE0 SMBUS2_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS2_TX_ABRT_SOURCE1 SMBUS2_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
// #define SMBUS2_SLV_DATA_NAMECK_ONLY0 SMBUS2_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS2_SLV_DATA_NAMECK_ONLY1 SMBUS2_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS2_DMA_CR0 SMBUS2_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS2_DMA_CR1 SMBUS2_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS2_DMA_TDLR0 SMBUS2_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS2_DMA_TDLR1 SMBUS2_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS2_DMA_RDLR0 SMBUS2_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS2_DMA_RDLR1 SMBUS2_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS2_SDA_SETUP0 SMBUS2_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS2_SDA_SETUP1 SMBUS2_REG(SMBUS_SDA_SETUP1_OFFSET)
#define SMBUS2_ACK_GENERAL_CALL0 SMBUS2_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS2_ACK_GENERAL_CALL1 SMBUS2_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS2_ENABLE_STATUS0 SMBUS2_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS2_ENABLE_STATUS1 SMBUS2_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS2_FS_SPKLEN0 SMBUS2_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS2_FS_SPKLEN1 SMBUS2_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS2_HS_SPKLEN0 SMBUS2_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS2_HS_SPKLEN1 SMBUS2_REG(SMBUS_HS_SPKLEN1_OFFSET)
// #define SMBUS2_CLR_RESTART_DET0 SMBUS2_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS2_CLR_RESTART_DET1 SMBUS2_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS2_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS2_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS2_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS2_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS2_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS2_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS2_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS2_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS2_CLR_SCL_STUCK_DET0 SMBUS2_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS2_CLR_SCL_STUCK_DET1 SMBUS2_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS2_DEVICE_ID0 SMBUS2_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS2_DEVICE_ID1 SMBUS2_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS2_CLK_LOW_SEXT0 SMBUS2_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS2_CLK_LOW_SEXT1 SMBUS2_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS2_CLK_LOW_MEXT0 SMBUS2_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS2_CLK_LOW_MEXT1 SMBUS2_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS2_THIGH_MAX_IDLE_COUNT0 SMBUS2_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS2_THIGH_MAX_IDLE_COUNT1 SMBUS2_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS2_INTR_STAT0 SMBUS2_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS2_INTR_STAT1 SMBUS2_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS2_INTR_MASK0 SMBUS2_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS2_INTR_MASK1 SMBUS2_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS2_RAW_INTR_STAT0 SMBUS2_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS2_RAW_INTR_STAT1 SMBUS2_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS2_CLR_SMBUS_INTR0 SMBUS2_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS2_CLR_SMBUS_INTR1 SMBUS2_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS2_OPTIONAL_SAR0 SMBUS2_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS2_OPTIONAL_SAR1 SMBUS2_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS2_UDID_WORD0_0 SMBUS2_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS2_UDID_WORD0_1 SMBUS2_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS2_UDID_WORD1_0 SMBUS2_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS2_UDID_WORD1_1 SMBUS2_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS2_UDID_WORD2_0 SMBUS2_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS2_UDID_WORD2_1 SMBUS2_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS2_UDID_WORD3_0 SMBUS2_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS2_UDID_WORD3_1 SMBUS2_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS2_REG_TIMEOUT_RST0 SMBUS2_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS2_REG_TIMEOUT_RST1 SMBUS2_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS2_COMP_PARAM_1_0 SMBUS2_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS2_COMP_PARAM_1_1 SMBUS2_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS2_COMP_VERSION0 SMBUS2_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS2_COMP_VERSION1 SMBUS2_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS2_COMP_TYPE0 SMBUS2_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS2_COMP_TYPE1 SMBUS2_REG(SMBUS_COMP_TYPE1_OFFSET)

#define SMBUS3_CON0 SMBUS3_REG(SMBUS_CON0_OFFSET)
#define SMBUS3_CON1 SMBUS3_REG(SMBUS_CON1_OFFSET)
#define SMBUS3_TAR0 SMBUS3_REG(SMBUS_TAR0_OFFSET)
#define SMBUS3_TAR1 SMBUS3_REG(SMBUS_TAR1_OFFSET)
#define SMBUS3_SAR0 SMBUS3_REG(SMBUS_SAR0_OFFSET)
#define SMBUS3_SAR1 SMBUS3_REG(SMBUS_SAR1_OFFSET)
#define SMBUS3_HS_MADDR0 SMBUS3_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS3_HS_MADDR1 SMBUS3_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS3_DATA_CMD0 SMBUS3_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS3_DATA_CMD1 SMBUS3_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS3_SS_SCL_HCNT0 SMBUS3_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS3_SS_SCL_HCNT1 SMBUS3_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS3_SS_SCL_LCNT0 SMBUS3_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS3_SS_SCL_LCNT1 SMBUS3_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS3_FS_SCL_HCNT0 SMBUS3_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS3_FS_SCL_HCNT1 SMBUS3_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS3_FS_SCL_LCNT0 SMBUS3_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS3_FS_SCL_LCNT1 SMBUS3_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS3_HS_SCL_HCNT0 SMBUS3_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS3_HS_SCL_HCNT1 SMBUS3_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS3_HS_SCL_LCNT0 SMBUS3_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS3_HS_SCL_LCNT1 SMBUS3_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS3_INTR_STAT0 SMBUS3_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS3_INTR_STAT1 SMBUS3_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS3_INTR_MASK0 SMBUS3_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS3_INTR_MASK1 SMBUS3_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS3_RAW_INTR_STAT0 SMBUS3_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS3_RAW_INTR_STAT1 SMBUS3_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS3_RX_TL0 SMBUS3_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS3_RX_TL1 SMBUS3_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS3_TX_TL0 SMBUS3_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS3_TX_TL1 SMBUS3_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS3_CLR_INTR0 SMBUS3_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS3_CLR_INTR1 SMBUS3_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS3_CLR_RX_UNDER0 SMBUS3_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS3_CLR_RX_UNDER1 SMBUS3_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS3_CLR_RX_OVER0 SMBUS3_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS3_CLR_RX_OVER1 SMBUS3_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS3_CLR_TX_OVER0 SMBUS3_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS3_CLR_TX_OVER1 SMBUS3_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS3_CLR_RD_REQ0 SMBUS3_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS3_CLR_RD_REQ1 SMBUS3_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS3_CLR_TX_ABRT0 SMBUS3_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS3_CLR_TX_ABRT1 SMBUS3_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS3_CLR_RX_DONE0 SMBUS3_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS3_CLR_RX_DONE1 SMBUS3_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS3_CLR_ACTIVITY0 SMBUS3_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS3_CLR_ACTIVITY1 SMBUS3_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS3_CLR_STOP_DET0 SMBUS3_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS3_CLR_STOP_DET1 SMBUS3_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS3_CLR_START_DET0 SMBUS3_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS3_CLR_START_DET1 SMBUS3_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS3_CLR_GEN_CALL0 SMBUS3_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS3_CLR_GEN_CALL1 SMBUS3_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS3_ENABLE0 SMBUS3_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS3_ENABLE1 SMBUS3_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS3_STATUS0 SMBUS3_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS3_STATUS1 SMBUS3_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS3_TXFLR0 SMBUS3_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS3_TXFLR1 SMBUS3_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS3_RXFLR0 SMBUS3_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS3_RXFLR1 SMBUS3_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS3_SDA_HOLD0 SMBUS3_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS3_SDA_HOLD1 SMBUS3_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS3_TX_ABRT_SOURCE0 SMBUS3_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS3_TX_ABRT_SOURCE1 SMBUS3_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
// #define SMBUS3_SLV_DATA_NAMECK_ONLY0 SMBUS3_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS3_SLV_DATA_NAMECK_ONLY1 SMBUS3_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS3_DMA_CR0 SMBUS3_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS3_DMA_CR1 SMBUS3_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS3_DMA_TDLR0 SMBUS3_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS3_DMA_TDLR1 SMBUS3_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS3_DMA_RDLR0 SMBUS3_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS3_DMA_RDLR1 SMBUS3_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS3_SDA_SETUP0 SMBUS3_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS3_SDA_SETUP1 SMBUS3_REG(SMBUS_SDA_SETUP1_OFFSET)
#define SMBUS3_ACK_GENERAL_CALL0 SMBUS3_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS3_ACK_GENERAL_CALL1 SMBUS3_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS3_ENABLE_STATUS0 SMBUS3_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS3_ENABLE_STATUS1 SMBUS3_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS3_FS_SPKLEN0 SMBUS3_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS3_FS_SPKLEN1 SMBUS3_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS3_HS_SPKLEN0 SMBUS3_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS3_HS_SPKLEN1 SMBUS3_REG(SMBUS_HS_SPKLEN1_OFFSET)
// #define SMBUS3_CLR_RESTART_DET0 SMBUS3_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS3_CLR_RESTART_DET1 SMBUS3_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS3_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS3_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS3_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS3_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS3_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS3_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS3_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS3_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS3_CLR_SCL_STUCK_DET0 SMBUS3_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS3_CLR_SCL_STUCK_DET1 SMBUS3_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS3_DEVICE_ID0 SMBUS3_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS3_DEVICE_ID1 SMBUS3_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS3_CLK_LOW_SEXT0 SMBUS3_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS3_CLK_LOW_SEXT1 SMBUS3_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS3_CLK_LOW_MEXT0 SMBUS3_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS3_CLK_LOW_MEXT1 SMBUS3_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS3_THIGH_MAX_IDLE_COUNT0 SMBUS3_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS3_THIGH_MAX_IDLE_COUNT1 SMBUS3_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS3_INTR_STAT0 SMBUS3_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS3_INTR_STAT1 SMBUS3_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS3_INTR_MASK0 SMBUS3_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS3_INTR_MASK1 SMBUS3_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS3_RAW_INTR_STAT0 SMBUS3_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS3_RAW_INTR_STAT1 SMBUS3_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS3_CLR_SMBUS_INTR0 SMBUS3_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS3_CLR_SMBUS_INTR1 SMBUS3_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS3_OPTIONAL_SAR0 SMBUS3_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS3_OPTIONAL_SAR1 SMBUS3_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS3_UDID_WORD0_0 SMBUS3_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS3_UDID_WORD0_1 SMBUS3_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS3_UDID_WORD1_0 SMBUS3_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS3_UDID_WORD1_1 SMBUS3_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS3_UDID_WORD2_0 SMBUS3_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS3_UDID_WORD2_1 SMBUS3_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS3_UDID_WORD3_0 SMBUS3_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS3_UDID_WORD3_1 SMBUS3_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS3_REG_TIMEOUT_RST0 SMBUS3_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS3_REG_TIMEOUT_RST1 SMBUS3_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS3_COMP_PARAM_1_0 SMBUS3_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS3_COMP_PARAM_1_1 SMBUS3_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS3_COMP_VERSION0 SMBUS3_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS3_COMP_VERSION1 SMBUS3_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS3_COMP_TYPE0 SMBUS3_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS3_COMP_TYPE1 SMBUS3_REG(SMBUS_COMP_TYPE1_OFFSET)

#define SMBUS4_CON0 SMBUS4_REG(SMBUS_CON0_OFFSET)
#define SMBUS4_CON1 SMBUS4_REG(SMBUS_CON1_OFFSET)
#define SMBUS4_TAR0 SMBUS4_REG(SMBUS_TAR0_OFFSET)
#define SMBUS4_TAR1 SMBUS4_REG(SMBUS_TAR1_OFFSET)
#define SMBUS4_SAR0 SMBUS4_REG(SMBUS_SAR0_OFFSET)
#define SMBUS4_SAR1 SMBUS4_REG(SMBUS_SAR1_OFFSET)
#define SMBUS4_HS_MADDR0 SMBUS4_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS4_HS_MADDR1 SMBUS4_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS4_DATA_CMD0 SMBUS4_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS4_DATA_CMD1 SMBUS4_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS4_SS_SCL_HCNT0 SMBUS4_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS4_SS_SCL_HCNT1 SMBUS4_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS4_SS_SCL_LCNT0 SMBUS4_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS4_SS_SCL_LCNT1 SMBUS4_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS4_FS_SCL_HCNT0 SMBUS4_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS4_FS_SCL_HCNT1 SMBUS4_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS4_FS_SCL_LCNT0 SMBUS4_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS4_FS_SCL_LCNT1 SMBUS4_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS4_HS_SCL_HCNT0 SMBUS4_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS4_HS_SCL_HCNT1 SMBUS4_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS4_HS_SCL_LCNT0 SMBUS4_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS4_HS_SCL_LCNT1 SMBUS4_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS4_INTR_STAT0 SMBUS4_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS4_INTR_STAT1 SMBUS4_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS4_INTR_MASK0 SMBUS4_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS4_INTR_MASK1 SMBUS4_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS4_RAW_INTR_STAT0 SMBUS4_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS4_RAW_INTR_STAT1 SMBUS4_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS4_RX_TL0 SMBUS4_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS4_RX_TL1 SMBUS4_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS4_TX_TL0 SMBUS4_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS4_TX_TL1 SMBUS4_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS4_CLR_INTR0 SMBUS4_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS4_CLR_INTR1 SMBUS4_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS4_CLR_RX_UNDER0 SMBUS4_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS4_CLR_RX_UNDER1 SMBUS4_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS4_CLR_RX_OVER0 SMBUS4_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS4_CLR_RX_OVER1 SMBUS4_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS4_CLR_TX_OVER0 SMBUS4_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS4_CLR_TX_OVER1 SMBUS4_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS4_CLR_RD_REQ0 SMBUS4_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS4_CLR_RD_REQ1 SMBUS4_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS4_CLR_TX_ABRT0 SMBUS4_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS4_CLR_TX_ABRT1 SMBUS4_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS4_CLR_RX_DONE0 SMBUS4_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS4_CLR_RX_DONE1 SMBUS4_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS4_CLR_ACTIVITY0 SMBUS4_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS4_CLR_ACTIVITY1 SMBUS4_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS4_CLR_STOP_DET0 SMBUS4_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS4_CLR_STOP_DET1 SMBUS4_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS4_CLR_START_DET0 SMBUS4_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS4_CLR_START_DET1 SMBUS4_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS4_CLR_GEN_CALL0 SMBUS4_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS4_CLR_GEN_CALL1 SMBUS4_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS4_ENABLE0 SMBUS4_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS4_ENABLE1 SMBUS4_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS4_STATUS0 SMBUS4_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS4_STATUS1 SMBUS4_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS4_TXFLR0 SMBUS4_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS4_TXFLR1 SMBUS4_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS4_RXFLR0 SMBUS4_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS4_RXFLR1 SMBUS4_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS4_SDA_HOLD0 SMBUS4_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS4_SDA_HOLD1 SMBUS4_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS4_TX_ABRT_SOURCE0 SMBUS4_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS4_TX_ABRT_SOURCE1 SMBUS4_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
// #define SMBUS4_SLV_DATA_NAMECK_ONLY0 SMBUS4_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS4_SLV_DATA_NAMECK_ONLY1 SMBUS4_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS4_DMA_CR0 SMBUS4_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS4_DMA_CR1 SMBUS4_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS4_DMA_TDLR0 SMBUS4_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS4_DMA_TDLR1 SMBUS4_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS4_DMA_RDLR0 SMBUS4_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS4_DMA_RDLR1 SMBUS4_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS4_SDA_SETUP0 SMBUS4_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS4_SDA_SETUP1 SMBUS4_REG(SMBUS_SDA_SETUP1_OFFSET)
#define SMBUS4_ACK_GENERAL_CALL0 SMBUS4_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS4_ACK_GENERAL_CALL1 SMBUS4_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS4_ENABLE_STATUS0 SMBUS4_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS4_ENABLE_STATUS1 SMBUS4_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS4_FS_SPKLEN0 SMBUS4_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS4_FS_SPKLEN1 SMBUS4_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS4_HS_SPKLEN0 SMBUS4_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS4_HS_SPKLEN1 SMBUS4_REG(SMBUS_HS_SPKLEN1_OFFSET)
// #define SMBUS4_CLR_RESTART_DET0 SMBUS4_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS4_CLR_RESTART_DET1 SMBUS4_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS4_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS4_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS4_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS4_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS4_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS4_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS4_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS4_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS4_CLR_SCL_STUCK_DET0 SMBUS4_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS4_CLR_SCL_STUCK_DET1 SMBUS4_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS4_DEVICE_ID0 SMBUS4_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS4_DEVICE_ID1 SMBUS4_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS4_CLK_LOW_SEXT0 SMBUS4_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS4_CLK_LOW_SEXT1 SMBUS4_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS4_CLK_LOW_MEXT0 SMBUS4_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS4_CLK_LOW_MEXT1 SMBUS4_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS4_THIGH_MAX_IDLE_COUNT0 SMBUS4_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS4_THIGH_MAX_IDLE_COUNT1 SMBUS4_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS4_INTR_STAT0 SMBUS4_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS4_INTR_STAT1 SMBUS4_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS4_INTR_MASK0 SMBUS4_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS4_INTR_MASK1 SMBUS4_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS4_RAW_INTR_STAT0 SMBUS4_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS4_RAW_INTR_STAT1 SMBUS4_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS4_CLR_SMBUS_INTR0 SMBUS4_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS4_CLR_SMBUS_INTR1 SMBUS4_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS4_OPTIONAL_SAR0 SMBUS4_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS4_OPTIONAL_SAR1 SMBUS4_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS4_UDID_WORD0_0 SMBUS4_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS4_UDID_WORD0_1 SMBUS4_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS4_UDID_WORD1_0 SMBUS4_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS4_UDID_WORD1_1 SMBUS4_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS4_UDID_WORD2_0 SMBUS4_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS4_UDID_WORD2_1 SMBUS4_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS4_UDID_WORD3_0 SMBUS4_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS4_UDID_WORD3_1 SMBUS4_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS4_REG_TIMEOUT_RST0 SMBUS4_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS4_REG_TIMEOUT_RST1 SMBUS4_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS4_COMP_PARAM_1_0 SMBUS4_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS4_COMP_PARAM_1_1 SMBUS4_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS4_COMP_VERSION0 SMBUS4_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS4_COMP_VERSION1 SMBUS4_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS4_COMP_TYPE0 SMBUS4_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS4_COMP_TYPE1 SMBUS4_REG(SMBUS_COMP_TYPE1_OFFSET)

#define SMBUS5_CON0 SMBUS5_REG(SMBUS_CON0_OFFSET)
#define SMBUS5_CON1 SMBUS5_REG(SMBUS_CON1_OFFSET)
#define SMBUS5_TAR0 SMBUS5_REG(SMBUS_TAR0_OFFSET)
#define SMBUS5_TAR1 SMBUS5_REG(SMBUS_TAR1_OFFSET)
#define SMBUS5_SAR0 SMBUS5_REG(SMBUS_SAR0_OFFSET)
#define SMBUS5_SAR1 SMBUS5_REG(SMBUS_SAR1_OFFSET)
#define SMBUS5_HS_MADDR0 SMBUS5_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS5_HS_MADDR1 SMBUS5_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS5_DATA_CMD0 SMBUS5_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS5_DATA_CMD1 SMBUS5_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS5_SS_SCL_HCNT0 SMBUS5_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS5_SS_SCL_HCNT1 SMBUS5_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS5_SS_SCL_LCNT0 SMBUS5_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS5_SS_SCL_LCNT1 SMBUS5_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS5_FS_SCL_HCNT0 SMBUS5_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS5_FS_SCL_HCNT1 SMBUS5_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS5_FS_SCL_LCNT0 SMBUS5_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS5_FS_SCL_LCNT1 SMBUS5_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS5_HS_SCL_HCNT0 SMBUS5_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS5_HS_SCL_HCNT1 SMBUS5_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS5_HS_SCL_LCNT0 SMBUS5_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS5_HS_SCL_LCNT1 SMBUS5_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS5_INTR_STAT0 SMBUS5_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS5_INTR_STAT1 SMBUS5_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS5_INTR_MASK0 SMBUS5_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS5_INTR_MASK1 SMBUS5_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS5_RAW_INTR_STAT0 SMBUS5_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS5_RAW_INTR_STAT1 SMBUS5_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS5_RX_TL0 SMBUS5_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS5_RX_TL1 SMBUS5_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS5_TX_TL0 SMBUS5_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS5_TX_TL1 SMBUS5_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS5_CLR_INTR0 SMBUS5_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS5_CLR_INTR1 SMBUS5_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS5_CLR_RX_UNDER0 SMBUS5_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS5_CLR_RX_UNDER1 SMBUS5_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS5_CLR_RX_OVER0 SMBUS5_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS5_CLR_RX_OVER1 SMBUS5_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS5_CLR_TX_OVER0 SMBUS5_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS5_CLR_TX_OVER1 SMBUS5_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS5_CLR_RD_REQ0 SMBUS5_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS5_CLR_RD_REQ1 SMBUS5_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS5_CLR_TX_ABRT0 SMBUS5_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS5_CLR_TX_ABRT1 SMBUS5_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS5_CLR_RX_DONE0 SMBUS5_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS5_CLR_RX_DONE1 SMBUS5_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS5_CLR_ACTIVITY0 SMBUS5_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS5_CLR_ACTIVITY1 SMBUS5_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS5_CLR_STOP_DET0 SMBUS5_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS5_CLR_STOP_DET1 SMBUS5_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS5_CLR_START_DET0 SMBUS5_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS5_CLR_START_DET1 SMBUS5_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS5_CLR_GEN_CALL0 SMBUS5_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS5_CLR_GEN_CALL1 SMBUS5_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS5_ENABLE0 SMBUS5_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS5_ENABLE1 SMBUS5_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS5_STATUS0 SMBUS5_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS5_STATUS1 SMBUS5_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS5_TXFLR0 SMBUS5_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS5_TXFLR1 SMBUS5_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS5_RXFLR0 SMBUS5_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS5_RXFLR1 SMBUS5_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS5_SDA_HOLD0 SMBUS5_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS5_SDA_HOLD1 SMBUS5_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS5_TX_ABRT_SOURCE0 SMBUS5_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS5_TX_ABRT_SOURCE1 SMBUS5_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
// #define SMBUS5_SLV_DATA_NAMECK_ONLY0 SMBUS5_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS5_SLV_DATA_NAMECK_ONLY1 SMBUS5_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS5_DMA_CR0 SMBUS5_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS5_DMA_CR1 SMBUS5_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS5_DMA_TDLR0 SMBUS5_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS5_DMA_TDLR1 SMBUS5_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS5_DMA_RDLR0 SMBUS5_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS5_DMA_RDLR1 SMBUS5_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS5_SDA_SETUP0 SMBUS5_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS5_SDA_SETUP1 SMBUS5_REG(SMBUS_SDA_SETUP1_OFFSET)
#define SMBUS5_ACK_GENERAL_CALL0 SMBUS5_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS5_ACK_GENERAL_CALL1 SMBUS5_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS5_ENABLE_STATUS0 SMBUS5_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS5_ENABLE_STATUS1 SMBUS5_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS5_FS_SPKLEN0 SMBUS5_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS5_FS_SPKLEN1 SMBUS5_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS5_HS_SPKLEN0 SMBUS5_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS5_HS_SPKLEN1 SMBUS5_REG(SMBUS_HS_SPKLEN1_OFFSET)
// #define SMBUS5_CLR_RESTART_DET0 SMBUS5_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS5_CLR_RESTART_DET1 SMBUS5_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS5_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS5_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS5_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS5_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS5_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS5_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS5_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS5_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS5_CLR_SCL_STUCK_DET0 SMBUS5_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS5_CLR_SCL_STUCK_DET1 SMBUS5_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS5_DEVICE_ID0 SMBUS5_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS5_DEVICE_ID1 SMBUS5_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS5_CLK_LOW_SEXT0 SMBUS5_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS5_CLK_LOW_SEXT1 SMBUS5_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS5_CLK_LOW_MEXT0 SMBUS5_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS5_CLK_LOW_MEXT1 SMBUS5_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS5_THIGH_MAX_IDLE_COUNT0 SMBUS5_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS5_THIGH_MAX_IDLE_COUNT1 SMBUS5_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS5_INTR_STAT0 SMBUS5_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS5_INTR_STAT1 SMBUS5_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS5_INTR_MASK0 SMBUS5_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS5_INTR_MASK1 SMBUS5_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS5_RAW_INTR_STAT0 SMBUS5_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS5_RAW_INTR_STAT1 SMBUS5_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS5_CLR_SMBUS_INTR0 SMBUS5_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS5_CLR_SMBUS_INTR1 SMBUS5_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS5_OPTIONAL_SAR0 SMBUS5_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS5_OPTIONAL_SAR1 SMBUS5_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS5_UDID_WORD0_0 SMBUS5_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS5_UDID_WORD0_1 SMBUS5_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS5_UDID_WORD1_0 SMBUS5_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS5_UDID_WORD1_1 SMBUS5_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS5_UDID_WORD2_0 SMBUS5_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS5_UDID_WORD2_1 SMBUS5_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS5_UDID_WORD3_0 SMBUS5_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS5_UDID_WORD3_1 SMBUS5_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS5_REG_TIMEOUT_RST0 SMBUS5_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS5_REG_TIMEOUT_RST1 SMBUS5_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS5_COMP_PARAM_1_0 SMBUS5_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS5_COMP_PARAM_1_1 SMBUS5_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS5_COMP_VERSION0 SMBUS5_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS5_COMP_VERSION1 SMBUS5_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS5_COMP_TYPE0 SMBUS5_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS5_COMP_TYPE1 SMBUS5_REG(SMBUS_COMP_TYPE1_OFFSET)

#define SMBUS6_CON0 SMBUS6_REG(SMBUS_CON0_OFFSET)
#define SMBUS6_CON1 SMBUS6_REG(SMBUS_CON1_OFFSET)
#define SMBUS6_TAR0 SMBUS6_REG(SMBUS_TAR0_OFFSET)
#define SMBUS6_TAR1 SMBUS6_REG(SMBUS_TAR1_OFFSET)
#define SMBUS6_SAR0 SMBUS6_REG(SMBUS_SAR0_OFFSET)
#define SMBUS6_SAR1 SMBUS6_REG(SMBUS_SAR1_OFFSET)
#define SMBUS6_HS_MADDR0 SMBUS6_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS6_HS_MADDR1 SMBUS6_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS6_DATA_CMD0 SMBUS6_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS6_DATA_CMD1 SMBUS6_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS6_SS_SCL_HCNT0 SMBUS6_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS6_SS_SCL_HCNT1 SMBUS6_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS6_SS_SCL_LCNT0 SMBUS6_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS6_SS_SCL_LCNT1 SMBUS6_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS6_FS_SCL_HCNT0 SMBUS6_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS6_FS_SCL_HCNT1 SMBUS6_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS6_FS_SCL_LCNT0 SMBUS6_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS6_FS_SCL_LCNT1 SMBUS6_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS6_HS_SCL_HCNT0 SMBUS6_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS6_HS_SCL_HCNT1 SMBUS6_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS6_HS_SCL_LCNT0 SMBUS6_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS6_HS_SCL_LCNT1 SMBUS6_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS6_INTR_STAT0 SMBUS6_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS6_INTR_STAT1 SMBUS6_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS6_INTR_MASK0 SMBUS6_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS6_INTR_MASK1 SMBUS6_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS6_RAW_INTR_STAT0 SMBUS6_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS6_RAW_INTR_STAT1 SMBUS6_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS6_RX_TL0 SMBUS6_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS6_RX_TL1 SMBUS6_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS6_TX_TL0 SMBUS6_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS6_TX_TL1 SMBUS6_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS6_CLR_INTR0 SMBUS6_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS6_CLR_INTR1 SMBUS6_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS6_CLR_RX_UNDER0 SMBUS6_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS6_CLR_RX_UNDER1 SMBUS6_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS6_CLR_RX_OVER0 SMBUS6_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS6_CLR_RX_OVER1 SMBUS6_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS6_CLR_TX_OVER0 SMBUS6_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS6_CLR_TX_OVER1 SMBUS6_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS6_CLR_RD_REQ0 SMBUS6_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS6_CLR_RD_REQ1 SMBUS6_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS6_CLR_TX_ABRT0 SMBUS6_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS6_CLR_TX_ABRT1 SMBUS6_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS6_CLR_RX_DONE0 SMBUS6_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS6_CLR_RX_DONE1 SMBUS6_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS6_CLR_ACTIVITY0 SMBUS6_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS6_CLR_ACTIVITY1 SMBUS6_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS6_CLR_STOP_DET0 SMBUS6_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS6_CLR_STOP_DET1 SMBUS6_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS6_CLR_START_DET0 SMBUS6_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS6_CLR_START_DET1 SMBUS6_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS6_CLR_GEN_CALL0 SMBUS6_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS6_CLR_GEN_CALL1 SMBUS6_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS6_ENABLE0 SMBUS6_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS6_ENABLE1 SMBUS6_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS6_STATUS0 SMBUS6_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS6_STATUS1 SMBUS6_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS6_TXFLR0 SMBUS6_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS6_TXFLR1 SMBUS6_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS6_RXFLR0 SMBUS6_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS6_RXFLR1 SMBUS6_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS6_SDA_HOLD0 SMBUS6_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS6_SDA_HOLD1 SMBUS6_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS6_TX_ABRT_SOURCE0 SMBUS6_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS6_TX_ABRT_SOURCE1 SMBUS6_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
// #define SMBUS6_SLV_DATA_NAMECK_ONLY0 SMBUS6_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS6_SLV_DATA_NAMECK_ONLY1 SMBUS6_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS6_DMA_CR0 SMBUS6_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS6_DMA_CR1 SMBUS6_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS6_DMA_TDLR0 SMBUS6_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS6_DMA_TDLR1 SMBUS6_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS6_DMA_RDLR0 SMBUS6_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS6_DMA_RDLR1 SMBUS6_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS6_SDA_SETUP0 SMBUS6_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS6_SDA_SETUP1 SMBUS6_REG(SMBUS_SDA_SETUP1_OFFSET)
#define SMBUS6_ACK_GENERAL_CALL0 SMBUS6_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS6_ACK_GENERAL_CALL1 SMBUS6_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS6_ENABLE_STATUS0 SMBUS6_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS6_ENABLE_STATUS1 SMBUS6_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS6_FS_SPKLEN0 SMBUS6_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS6_FS_SPKLEN1 SMBUS6_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS6_HS_SPKLEN0 SMBUS6_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS6_HS_SPKLEN1 SMBUS6_REG(SMBUS_HS_SPKLEN1_OFFSET)
// #define SMBUS6_CLR_RESTART_DET0 SMBUS6_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS6_CLR_RESTART_DET1 SMBUS6_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS6_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS6_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS6_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS6_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS6_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS6_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS6_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS6_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS6_CLR_SCL_STUCK_DET0 SMBUS6_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS6_CLR_SCL_STUCK_DET1 SMBUS6_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS6_DEVICE_ID0 SMBUS6_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS6_DEVICE_ID1 SMBUS6_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS6_CLK_LOW_SEXT0 SMBUS6_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS6_CLK_LOW_SEXT1 SMBUS6_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS6_CLK_LOW_MEXT0 SMBUS6_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS6_CLK_LOW_MEXT1 SMBUS6_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS6_THIGH_MAX_IDLE_COUNT0 SMBUS6_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS6_THIGH_MAX_IDLE_COUNT1 SMBUS6_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS6_INTR_STAT0 SMBUS6_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS6_INTR_STAT1 SMBUS6_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS6_INTR_MASK0 SMBUS6_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS6_INTR_MASK1 SMBUS6_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS6_RAW_INTR_STAT0 SMBUS6_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS6_RAW_INTR_STAT1 SMBUS6_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS6_CLR_SMBUS_INTR0 SMBUS6_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS6_CLR_SMBUS_INTR1 SMBUS6_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS6_OPTIONAL_SAR0 SMBUS6_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS6_OPTIONAL_SAR1 SMBUS6_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS6_UDID_WORD0_0 SMBUS6_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS6_UDID_WORD0_1 SMBUS6_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS6_UDID_WORD1_0 SMBUS6_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS6_UDID_WORD1_1 SMBUS6_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS6_UDID_WORD2_0 SMBUS6_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS6_UDID_WORD2_1 SMBUS6_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS6_UDID_WORD3_0 SMBUS6_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS6_UDID_WORD3_1 SMBUS6_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS6_REG_TIMEOUT_RST0 SMBUS6_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS6_REG_TIMEOUT_RST1 SMBUS6_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS6_COMP_PARAM_1_0 SMBUS6_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS6_COMP_PARAM_1_1 SMBUS6_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS6_COMP_VERSION0 SMBUS6_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS6_COMP_VERSION1 SMBUS6_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS6_COMP_TYPE0 SMBUS6_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS6_COMP_TYPE1 SMBUS6_REG(SMBUS_COMP_TYPE1_OFFSET)

#define SMBUS7_CON0 SMBUS7_REG(SMBUS_CON0_OFFSET)
#define SMBUS7_CON1 SMBUS7_REG(SMBUS_CON1_OFFSET)
#define SMBUS7_TAR0 SMBUS7_REG(SMBUS_TAR0_OFFSET)
#define SMBUS7_TAR1 SMBUS7_REG(SMBUS_TAR1_OFFSET)
#define SMBUS7_SAR0 SMBUS7_REG(SMBUS_SAR0_OFFSET)
#define SMBUS7_SAR1 SMBUS7_REG(SMBUS_SAR1_OFFSET)
#define SMBUS7_HS_MADDR0 SMBUS7_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS7_HS_MADDR1 SMBUS7_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS7_DATA_CMD0 SMBUS7_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS7_DATA_CMD1 SMBUS7_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS7_SS_SCL_HCNT0 SMBUS7_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS7_SS_SCL_HCNT1 SMBUS7_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS7_SS_SCL_LCNT0 SMBUS7_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS7_SS_SCL_LCNT1 SMBUS7_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS7_FS_SCL_HCNT0 SMBUS7_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS7_FS_SCL_HCNT1 SMBUS7_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS7_FS_SCL_LCNT0 SMBUS7_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS7_FS_SCL_LCNT1 SMBUS7_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS7_HS_SCL_HCNT0 SMBUS7_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS7_HS_SCL_HCNT1 SMBUS7_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS7_HS_SCL_LCNT0 SMBUS7_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS7_HS_SCL_LCNT1 SMBUS7_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS7_INTR_STAT0 SMBUS7_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS7_INTR_STAT1 SMBUS7_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS7_INTR_MASK0 SMBUS7_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS7_INTR_MASK1 SMBUS7_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS7_RAW_INTR_STAT0 SMBUS7_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS7_RAW_INTR_STAT1 SMBUS7_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS7_RX_TL0 SMBUS7_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS7_RX_TL1 SMBUS7_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS7_TX_TL0 SMBUS7_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS7_TX_TL1 SMBUS7_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS7_CLR_INTR0 SMBUS7_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS7_CLR_INTR1 SMBUS7_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS7_CLR_RX_UNDER0 SMBUS7_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS7_CLR_RX_UNDER1 SMBUS7_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS7_CLR_RX_OVER0 SMBUS7_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS7_CLR_RX_OVER1 SMBUS7_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS7_CLR_TX_OVER0 SMBUS7_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS7_CLR_TX_OVER1 SMBUS7_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS7_CLR_RD_REQ0 SMBUS7_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS7_CLR_RD_REQ1 SMBUS7_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS7_CLR_TX_ABRT0 SMBUS7_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS7_CLR_TX_ABRT1 SMBUS7_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS7_CLR_RX_DONE0 SMBUS7_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS7_CLR_RX_DONE1 SMBUS7_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS7_CLR_ACTIVITY0 SMBUS7_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS7_CLR_ACTIVITY1 SMBUS7_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS7_CLR_STOP_DET0 SMBUS7_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS7_CLR_STOP_DET1 SMBUS7_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS7_CLR_START_DET0 SMBUS7_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS7_CLR_START_DET1 SMBUS7_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS7_CLR_GEN_CALL0 SMBUS7_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS7_CLR_GEN_CALL1 SMBUS7_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS7_ENABLE0 SMBUS7_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS7_ENABLE1 SMBUS7_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS7_STATUS0 SMBUS7_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS7_STATUS1 SMBUS7_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS7_TXFLR0 SMBUS7_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS7_TXFLR1 SMBUS7_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS7_RXFLR0 SMBUS7_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS7_RXFLR1 SMBUS7_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS7_SDA_HOLD0 SMBUS7_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS7_SDA_HOLD1 SMBUS7_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS7_TX_ABRT_SOURCE0 SMBUS7_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS7_TX_ABRT_SOURCE1 SMBUS7_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
// #define SMBUS7_SLV_DATA_NAMECK_ONLY0 SMBUS7_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS7_SLV_DATA_NAMECK_ONLY1 SMBUS7_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS7_DMA_CR0 SMBUS7_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS7_DMA_CR1 SMBUS7_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS7_DMA_TDLR0 SMBUS7_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS7_DMA_TDLR1 SMBUS7_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS7_DMA_RDLR0 SMBUS7_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS7_DMA_RDLR1 SMBUS7_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS7_SDA_SETUP0 SMBUS7_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS7_SDA_SETUP1 SMBUS7_REG(SMBUS_SDA_SETUP1_OFFSET)
#define SMBUS7_ACK_GENERAL_CALL0 SMBUS7_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS7_ACK_GENERAL_CALL1 SMBUS7_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS7_ENABLE_STATUS0 SMBUS7_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS7_ENABLE_STATUS1 SMBUS7_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS7_FS_SPKLEN0 SMBUS7_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS7_FS_SPKLEN1 SMBUS7_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS7_HS_SPKLEN0 SMBUS7_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS7_HS_SPKLEN1 SMBUS7_REG(SMBUS_HS_SPKLEN1_OFFSET)
// #define SMBUS7_CLR_RESTART_DET0 SMBUS7_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS7_CLR_RESTART_DET1 SMBUS7_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS7_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS7_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS7_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS7_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS7_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS7_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS7_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS7_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS7_CLR_SCL_STUCK_DET0 SMBUS7_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS7_CLR_SCL_STUCK_DET1 SMBUS7_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS7_DEVICE_ID0 SMBUS7_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS7_DEVICE_ID1 SMBUS7_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS7_CLK_LOW_SEXT0 SMBUS7_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS7_CLK_LOW_SEXT1 SMBUS7_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS7_CLK_LOW_MEXT0 SMBUS7_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS7_CLK_LOW_MEXT1 SMBUS7_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS7_THIGH_MAX_IDLE_COUNT0 SMBUS7_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS7_THIGH_MAX_IDLE_COUNT1 SMBUS7_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS7_INTR_STAT0 SMBUS7_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS7_INTR_STAT1 SMBUS7_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS7_INTR_MASK0 SMBUS7_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS7_INTR_MASK1 SMBUS7_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS7_RAW_INTR_STAT0 SMBUS7_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS7_RAW_INTR_STAT1 SMBUS7_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS7_CLR_SMBUS_INTR0 SMBUS7_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS7_CLR_SMBUS_INTR1 SMBUS7_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS7_OPTIONAL_SAR0 SMBUS7_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS7_OPTIONAL_SAR1 SMBUS7_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS7_UDID_WORD0_0 SMBUS7_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS7_UDID_WORD0_1 SMBUS7_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS7_UDID_WORD1_0 SMBUS7_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS7_UDID_WORD1_1 SMBUS7_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS7_UDID_WORD2_0 SMBUS7_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS7_UDID_WORD2_1 SMBUS7_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS7_UDID_WORD3_0 SMBUS7_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS7_UDID_WORD3_1 SMBUS7_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS7_REG_TIMEOUT_RST0 SMBUS7_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS7_REG_TIMEOUT_RST1 SMBUS7_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS7_COMP_PARAM_1_0 SMBUS7_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS7_COMP_PARAM_1_1 SMBUS7_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS7_COMP_VERSION0 SMBUS7_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS7_COMP_VERSION1 SMBUS7_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS7_COMP_TYPE0 SMBUS7_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS7_COMP_TYPE1 SMBUS7_REG(SMBUS_COMP_TYPE1_OFFSET)

#define SMBUS8_CON0 SMBUS8_REG(SMBUS_CON0_OFFSET)
#define SMBUS8_CON1 SMBUS8_REG(SMBUS_CON1_OFFSET)
#define SMBUS8_TAR0 SMBUS8_REG(SMBUS_TAR0_OFFSET)
#define SMBUS8_TAR1 SMBUS8_REG(SMBUS_TAR1_OFFSET)
#define SMBUS8_SAR0 SMBUS8_REG(SMBUS_SAR0_OFFSET)
#define SMBUS8_SAR1 SMBUS8_REG(SMBUS_SAR1_OFFSET)
#define SMBUS8_HS_MADDR0 SMBUS8_REG(SMBUS_HS_MADDR0_OFFSET)
#define SMBUS8_HS_MADDR1 SMBUS8_REG(SMBUS_HS_MADDR1_OFFSET)
#define SMBUS8_DATA_CMD0 SMBUS8_REG(SMBUS_DATA_CMD0_OFFSET)
#define SMBUS8_DATA_CMD1 SMBUS8_REG(SMBUS_DATA_CMD1_OFFSET)
#define SMBUS8_SS_SCL_HCNT0 SMBUS8_REG(SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUS8_SS_SCL_HCNT1 SMBUS8_REG(SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUS8_SS_SCL_LCNT0 SMBUS8_REG(SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUS8_SS_SCL_LCNT1 SMBUS8_REG(SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUS8_FS_SCL_HCNT0 SMBUS8_REG(SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUS8_FS_SCL_HCNT1 SMBUS8_REG(SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUS8_FS_SCL_LCNT0 SMBUS8_REG(SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUS8_FS_SCL_LCNT1 SMBUS8_REG(SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUS8_HS_SCL_HCNT0 SMBUS8_REG(SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUS8_HS_SCL_HCNT1 SMBUS8_REG(SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUS8_HS_SCL_LCNT0 SMBUS8_REG(SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUS8_HS_SCL_LCNT1 SMBUS8_REG(SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUS8_INTR_STAT0 SMBUS8_REG(SMBUS_INTR_STAT0_OFFSET)
#define SMBUS8_INTR_STAT1 SMBUS8_REG(SMBUS_INTR_STAT1_OFFSET)
#define SMBUS8_INTR_MASK0 SMBUS8_REG(SMBUS_INTR_MASK0_OFFSET)
#define SMBUS8_INTR_MASK1 SMBUS8_REG(SMBUS_INTR_MASK1_OFFSET)
#define SMBUS8_RAW_INTR_STAT0 SMBUS8_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUS8_RAW_INTR_STAT1 SMBUS8_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUS8_RX_TL0 SMBUS8_REG(SMBUS_RX_TL0_OFFSET)
#define SMBUS8_RX_TL1 SMBUS8_REG(SMBUS_RX_TL1_OFFSET)
#define SMBUS8_TX_TL0 SMBUS8_REG(SMBUS_TX_TL0_OFFSET)
#define SMBUS8_TX_TL1 SMBUS8_REG(SMBUS_TX_TL1_OFFSET)
#define SMBUS8_CLR_INTR0 SMBUS8_REG(SMBUS_CLR_INTR0_OFFSET)
#define SMBUS8_CLR_INTR1 SMBUS8_REG(SMBUS_CLR_INTR1_OFFSET)
#define SMBUS8_CLR_RX_UNDER0 SMBUS8_REG(SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUS8_CLR_RX_UNDER1 SMBUS8_REG(SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUS8_CLR_RX_OVER0 SMBUS8_REG(SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUS8_CLR_RX_OVER1 SMBUS8_REG(SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUS8_CLR_TX_OVER0 SMBUS8_REG(SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUS8_CLR_TX_OVER1 SMBUS8_REG(SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUS8_CLR_RD_REQ0 SMBUS8_REG(SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUS8_CLR_RD_REQ1 SMBUS8_REG(SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUS8_CLR_TX_ABRT0 SMBUS8_REG(SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUS8_CLR_TX_ABRT1 SMBUS8_REG(SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUS8_CLR_RX_DONE0 SMBUS8_REG(SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUS8_CLR_RX_DONE1 SMBUS8_REG(SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUS8_CLR_ACTIVITY0 SMBUS8_REG(SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUS8_CLR_ACTIVITY1 SMBUS8_REG(SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUS8_CLR_STOP_DET0 SMBUS8_REG(SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUS8_CLR_STOP_DET1 SMBUS8_REG(SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUS8_CLR_START_DET0 SMBUS8_REG(SMBUS_CLR_START_DET0_OFFSET)
#define SMBUS8_CLR_START_DET1 SMBUS8_REG(SMBUS_CLR_START_DET1_OFFSET)
#define SMBUS8_CLR_GEN_CALL0 SMBUS8_REG(SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUS8_CLR_GEN_CALL1 SMBUS8_REG(SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUS8_ENABLE0 SMBUS8_REG(SMBUS_ENABLE0_OFFSET)
#define SMBUS8_ENABLE1 SMBUS8_REG(SMBUS_ENABLE1_OFFSET)
#define SMBUS8_STATUS0 SMBUS8_REG(SMBUS_STATUS0_OFFSET)
#define SMBUS8_STATUS1 SMBUS8_REG(SMBUS_STATUS1_OFFSET)
#define SMBUS8_TXFLR0 SMBUS8_REG(SMBUS_TXFLR0_OFFSET)
#define SMBUS8_TXFLR1 SMBUS8_REG(SMBUS_TXFLR1_OFFSET)
#define SMBUS8_RXFLR0 SMBUS8_REG(SMBUS_RXFLR0_OFFSET)
#define SMBUS8_RXFLR1 SMBUS8_REG(SMBUS_RXFLR1_OFFSET)
#define SMBUS8_SDA_HOLD0 SMBUS8_REG(SMBUS_SDA_HOLD0_OFFSET)
#define SMBUS8_SDA_HOLD1 SMBUS8_REG(SMBUS_SDA_HOLD1_OFFSET)
#define SMBUS8_TX_ABRT_SOURCE0 SMBUS8_REG(SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUS8_TX_ABRT_SOURCE1 SMBUS8_REG(SMBUS_TX_ABRT_SOURCE1_OFFSET)
// #define SMBUS8_SLV_DATA_NAMECK_ONLY0 SMBUS8_REG(SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUS8_SLV_DATA_NAMECK_ONLY1 SMBUS8_REG(SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUS8_DMA_CR0 SMBUS8_REG(SMBUS_DMA_CR0_OFFSET)
// #define SMBUS8_DMA_CR1 SMBUS8_REG(SMBUS_DMA_CR1_OFFSET)
// #define SMBUS8_DMA_TDLR0 SMBUS8_REG(SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUS8_DMA_TDLR1 SMBUS8_REG(SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUS8_DMA_RDLR0 SMBUS8_REG(SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUS8_DMA_RDLR1 SMBUS8_REG(SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUS8_SDA_SETUP0 SMBUS8_REG(SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUS8_SDA_SETUP1 SMBUS8_REG(SMBUS_SDA_SETUP1_OFFSET)
#define SMBUS8_ACK_GENERAL_CALL0 SMBUS8_REG(SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUS8_ACK_GENERAL_CALL1 SMBUS8_REG(SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUS8_ENABLE_STATUS0 SMBUS8_REG(SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUS8_ENABLE_STATUS1 SMBUS8_REG(SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUS8_FS_SPKLEN0 SMBUS8_REG(SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUS8_FS_SPKLEN1 SMBUS8_REG(SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUS8_HS_SPKLEN0 SMBUS8_REG(SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUS8_HS_SPKLEN1 SMBUS8_REG(SMBUS_HS_SPKLEN1_OFFSET)
// #define SMBUS8_CLR_RESTART_DET0 SMBUS8_REG(SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUS8_CLR_RESTART_DET1 SMBUS8_REG(SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUS8_SCL_STUCK_AT_LOW_TIMEOUT0 SMBUS8_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS8_SCL_STUCK_AT_LOW_TIMEOUT1 SMBUS8_REG(SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS8_SDA_STUCK_AT_LOW_TIMEOUT0 SMBUS8_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUS8_SDA_STUCK_AT_LOW_TIMEOUT1 SMBUS8_REG(SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUS8_CLR_SCL_STUCK_DET0 SMBUS8_REG(SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUS8_CLR_SCL_STUCK_DET1 SMBUS8_REG(SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUS8_DEVICE_ID0 SMBUS8_REG(SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUS8_DEVICE_ID1 SMBUS8_REG(SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUS8_CLK_LOW_SEXT0 SMBUS8_REG(SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUS8_CLK_LOW_SEXT1 SMBUS8_REG(SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUS8_CLK_LOW_MEXT0 SMBUS8_REG(SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUS8_CLK_LOW_MEXT1 SMBUS8_REG(SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUS8_THIGH_MAX_IDLE_COUNT0 SMBUS8_REG(SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUS8_THIGH_MAX_IDLE_COUNT1 SMBUS8_REG(SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUS8_INTR_STAT0 SMBUS8_REG(SMBUS_INTR_STAT0_OFFSET)
// #define SMBUS8_INTR_STAT1 SMBUS8_REG(SMBUS_INTR_STAT1_OFFSET)
// #define SMBUS8_INTR_MASK0 SMBUS8_REG(SMBUS_INTR_MASK0_OFFSET)
// #define SMBUS8_INTR_MASK1 SMBUS8_REG(SMBUS_INTR_MASK1_OFFSET)
// #define SMBUS8_RAW_INTR_STAT0 SMBUS8_REG(SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUS8_RAW_INTR_STAT1 SMBUS8_REG(SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUS8_CLR_SMBUS_INTR0 SMBUS8_REG(SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUS8_CLR_SMBUS_INTR1 SMBUS8_REG(SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUS8_OPTIONAL_SAR0 SMBUS8_REG(SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUS8_OPTIONAL_SAR1 SMBUS8_REG(SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUS8_UDID_WORD0_0 SMBUS8_REG(SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUS8_UDID_WORD0_1 SMBUS8_REG(SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUS8_UDID_WORD1_0 SMBUS8_REG(SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUS8_UDID_WORD1_1 SMBUS8_REG(SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUS8_UDID_WORD2_0 SMBUS8_REG(SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUS8_UDID_WORD2_1 SMBUS8_REG(SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUS8_UDID_WORD3_0 SMBUS8_REG(SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUS8_UDID_WORD3_1 SMBUS8_REG(SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUS8_REG_TIMEOUT_RST0 SMBUS8_REG(SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUS8_REG_TIMEOUT_RST1 SMBUS8_REG(SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUS8_COMP_PARAM_1_0 SMBUS8_REG(SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUS8_COMP_PARAM_1_1 SMBUS8_REG(SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUS8_COMP_VERSION0 SMBUS8_REG(SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUS8_COMP_VERSION1 SMBUS8_REG(SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUS8_COMP_TYPE0 SMBUS8_REG(SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUS8_COMP_TYPE1 SMBUS8_REG(SMBUS_COMP_TYPE1_OFFSET)

#define SMBUSn_CON0(channel) SMBUSn_REG(channel,SMBUS_CON0_OFFSET)
#define SMBUSn_CON1(channel) SMBUSn_REG(channel,SMBUS_CON1_OFFSET)
#define SMBUSn_TAR0(channel) SMBUSn_REG(channel,SMBUS_TAR0_OFFSET)
#define SMBUSn_TAR1(channel) SMBUSn_REG(channel,SMBUS_TAR1_OFFSET)
#define SMBUSn_SAR0(channel) SMBUSn_REG(channel,SMBUS_SAR0_OFFSET)
#define SMBUSn_SAR1(channel) SMBUSn_REG(channel,SMBUS_SAR1_OFFSET)
#define SMBUSn_HS_MADDR0(channel) SMBUSn_REG(channel,SMBUS_HS_MADDR0_OFFSET)
#define SMBUSn_HS_MADDR1(channel) SMBUSn_REG(channel,SMBUS_HS_MADDR1_OFFSET)
#define SMBUSn_DATA_CMD0(channel) SMBUSn_REG(channel,SMBUS_DATA_CMD0_OFFSET)
#define SMBUSn_DATA_CMD1(channel) SMBUSn_REG(channel,SMBUS_DATA_CMD1_OFFSET)
#define SMBUSn_SS_SCL_HCNT0(channel) SMBUSn_REG(channel,SMBUS_SS_SCL_HCNT0_OFFSET)
#define SMBUSn_SS_SCL_HCNT1(channel) SMBUSn_REG(channel,SMBUS_SS_SCL_HCNT1_OFFSET)
#define SMBUSn_SS_SCL_LCNT0(channel) SMBUSn_REG(channel,SMBUS_SS_SCL_LCNT0_OFFSET)
#define SMBUSn_SS_SCL_LCNT1(channel) SMBUSn_REG(channel,SMBUS_SS_SCL_LCNT1_OFFSET)
#define SMBUSn_FS_SCL_HCNT0(channel) SMBUSn_REG(channel,SMBUS_FS_SCL_HCNT0_OFFSET)
#define SMBUSn_FS_SCL_HCNT1(channel) SMBUSn_REG(channel,SMBUS_FS_SCL_HCNT1_OFFSET)
#define SMBUSn_FS_SCL_LCNT0(channel) SMBUSn_REG(channel,SMBUS_FS_SCL_LCNT0_OFFSET)
#define SMBUSn_FS_SCL_LCNT1(channel) SMBUSn_REG(channel,SMBUS_FS_SCL_LCNT1_OFFSET)
#define SMBUSn_HS_SCL_HCNT0(channel) SMBUSn_REG(channel,SMBUS_HS_SCL_HCNT0_OFFSET)
#define SMBUSn_HS_SCL_HCNT1(channel) SMBUSn_REG(channel,SMBUS_HS_SCL_HCNT1_OFFSET)
#define SMBUSn_HS_SCL_LCNT0(channel) SMBUSn_REG(channel,SMBUS_HS_SCL_LCNT0_OFFSET)
#define SMBUSn_HS_SCL_LCNT1(channel) SMBUSn_REG(channel,SMBUS_HS_SCL_LCNT1_OFFSET)
#define SMBUSn_INTR_STAT0(channel) SMBUSn_REG(channel,SMBUS_INTR_STAT0_OFFSET)
#define SMBUSn_INTR_STAT1(channel) SMBUSn_REG(channel,SMBUS_INTR_STAT1_OFFSET)
#define SMBUSn_INTR_MASK0(channel) SMBUSn_REG(channel,SMBUS_INTR_MASK0_OFFSET)
#define SMBUSn_INTR_MASK1(channel) SMBUSn_REG(channel,SMBUS_INTR_MASK1_OFFSET)
#define SMBUSn_RAW_INTR_STAT0(channel) SMBUSn_REG(channel,SMBUS_RAW_INTR_STAT0_OFFSET)
#define SMBUSn_RAW_INTR_STAT1(channel) SMBUSn_REG(channel,SMBUS_RAW_INTR_STAT1_OFFSET)
#define SMBUSn_RX_TL0(channel) SMBUSn_REG(channel,SMBUS_RX_TL0_OFFSET)
#define SMBUSn_RX_TL1(channel) SMBUSn_REG(channel,SMBUS_RX_TL1_OFFSET)
#define SMBUSn_TX_TL0(channel) SMBUSn_REG(channel,SMBUS_TX_TL0_OFFSET)
#define SMBUSn_TX_TL1(channel) SMBUSn_REG(channel,SMBUS_TX_TL1_OFFSET)
#define SMBUSn_CLR_INTR0(channel) SMBUSn_REG(channel,SMBUS_CLR_INTR0_OFFSET)
#define SMBUSn_CLR_INTR1(channel) SMBUSn_REG(channel,SMBUS_CLR_INTR1_OFFSET)
#define SMBUSn_CLR_RX_UNDER0(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_UNDER0_OFFSET)
#define SMBUSn_CLR_RX_UNDER1(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_UNDER1_OFFSET)
#define SMBUSn_CLR_RX_OVER0(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_OVER0_OFFSET)
#define SMBUSn_CLR_RX_OVER1(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_OVER1_OFFSET)
#define SMBUSn_CLR_TX_OVER0(channel) SMBUSn_REG(channel,SMBUS_CLR_TX_OVER0_OFFSET)
#define SMBUSn_CLR_TX_OVER1(channel) SMBUSn_REG(channel,SMBUS_CLR_TX_OVER1_OFFSET)
#define SMBUSn_CLR_RD_REQ0(channel) SMBUSn_REG(channel,SMBUS_CLR_RD_REQ0_OFFSET)
#define SMBUSn_CLR_RD_REQ1(channel) SMBUSn_REG(channel,SMBUS_CLR_RD_REQ1_OFFSET)
#define SMBUSn_CLR_TX_ABRT0(channel) SMBUSn_REG(channel,SMBUS_CLR_TX_ABRT0_OFFSET)
#define SMBUSn_CLR_TX_ABRT1(channel) SMBUSn_REG(channel,SMBUS_CLR_TX_ABRT1_OFFSET)
#define SMBUSn_CLR_RX_DONE0(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_DONE0_OFFSET)
#define SMBUSn_CLR_RX_DONE1(channel) SMBUSn_REG(channel,SMBUS_CLR_RX_DONE1_OFFSET)
#define SMBUSn_CLR_ACTIVITY0(channel) SMBUSn_REG(channel,SMBUS_CLR_ACTIVITY0_OFFSET)
#define SMBUSn_CLR_ACTIVITY1(channel) SMBUSn_REG(channel,SMBUS_CLR_ACTIVITY1_OFFSET)
#define SMBUSn_CLR_STOP_DET0(channel) SMBUSn_REG(channel,SMBUS_CLR_STOP_DET0_OFFSET)
#define SMBUSn_CLR_STOP_DET1(channel) SMBUSn_REG(channel,SMBUS_CLR_STOP_DET1_OFFSET)
#define SMBUSn_CLR_START_DET0(channel) SMBUSn_REG(channel,SMBUS_CLR_START_DET0_OFFSET)
#define SMBUSn_CLR_START_DET1(channel) SMBUSn_REG(channel,SMBUS_CLR_START_DET1_OFFSET)
#define SMBUSn_CLR_GEN_CALL0(channel) SMBUSn_REG(channel,SMBUS_CLR_GEN_CALL0_OFFSET)
#define SMBUSn_CLR_GEN_CALL1(channel) SMBUSn_REG(channel,SMBUS_CLR_GEN_CALL1_OFFSET)
#define SMBUSn_ENABLE0(channel) SMBUSn_REG(channel,SMBUS_ENABLE0_OFFSET)
#define SMBUSn_ENABLE1(channel) SMBUSn_REG(channel,SMBUS_ENABLE1_OFFSET)
#define SMBUSn_STATUS0(channel) SMBUSn_REG(channel,SMBUS_STATUS0_OFFSET)
#define SMBUSn_STATUS1(channel) SMBUSn_REG(channel,SMBUS_STATUS1_OFFSET)
#define SMBUSn_TXFLR0(channel) SMBUSn_REG(channel,SMBUS_TXFLR0_OFFSET)
#define SMBUSn_TXFLR1(channel) SMBUSn_REG(channel,SMBUS_TXFLR1_OFFSET)
#define SMBUSn_RXFLR0(channel) SMBUSn_REG(channel,SMBUS_RXFLR0_OFFSET)
#define SMBUSn_RXFLR1(channel) SMBUSn_REG(channel,SMBUS_RXFLR1_OFFSET)
#define SMBUSn_SDA_HOLD0(channel) SMBUSn_REG(channel,SMBUS_SDA_HOLD0_OFFSET)
#define SMBUSn_SDA_HOLD1(channel) SMBUSn_REG(channel,SMBUS_SDA_HOLD1_OFFSET)
#define SMBUSn_TX_ABRT_SOURCE0(channel) SMBUSn_REG(channel,SMBUS_TX_ABRT_SOURCE0_OFFSET)
#define SMBUSn_TX_ABRT_SOURCE1(channel) SMBUSn_REG(channel,SMBUS_TX_ABRT_SOURCE1_OFFSET)
// #define SMBUSn_SLV_DATA_NAMECK_ONLY0(channel) SMBUSn_REG(channel,SMBUS_SLV_DATA_NAMECK_ONLY0_OFFSET)
// #define SMBUSn_SLV_DATA_NAMECK_ONLY1(channel) SMBUSn_REG(channel,SMBUS_SLV_DATA_NAMECK_ONLY1_OFFSET)
// #define SMBUSn_DMA_CR0(channel) SMBUSn_REG(channel,SMBUS_DMA_CR0_OFFSET)
// #define SMBUSn_DMA_CR1(channel) SMBUSn_REG(channel,SMBUS_DMA_CR1_OFFSET)
// #define SMBUSn_DMA_TDLR0(channel) SMBUSn_REG(channel,SMBUS_DMA_TDLR0_OFFSET)
// #define SMBUSn_DMA_TDLR1(channel) SMBUSn_REG(channel,SMBUS_DMA_TDLR1_OFFSET)
// #define SMBUSn_DMA_RDLR0(channel) SMBUSn_REG(channel,SMBUS_DMA_RDLR0_OFFSET)
// #define SMBUSn_DMA_RDLR1(channel) SMBUSn_REG(channel,SMBUS_DMA_RDLR1_OFFSET)
// #define SMBUSn_SDA_SETUP0(channel) SMBUSn_REG(channel,SMBUS_SDA_SETUP0_OFFSET)
// #define SMBUSn_SDA_SETUP1(channel) SMBUSn_REG(channel,SMBUS_SDA_SETUP1_OFFSET)
#define SMBUSn_ACK_GENERAL_CALL0(channel) SMBUSn_REG(channel,SMBUS_ACK_GENERAL_CALL0_OFFSET)
#define SMBUSn_ACK_GENERAL_CALL1(channel) SMBUSn_REG(channel,SMBUS_ACK_GENERAL_CALL1_OFFSET)
#define SMBUSn_ENABLE_STATUS0(channel) SMBUSn_REG(channel,SMBUS_ENABLE_STATUS0_OFFSET)
#define SMBUSn_ENABLE_STATUS1(channel) SMBUSn_REG(channel,SMBUS_ENABLE_STATUS1_OFFSET)
#define SMBUSn_FS_SPKLEN0(channel) SMBUSn_REG(channel,SMBUS_FS_SPKLEN0_OFFSET)
#define SMBUSn_FS_SPKLEN1(channel) SMBUSn_REG(channel,SMBUS_FS_SPKLEN1_OFFSET)
#define SMBUSn_HS_SPKLEN0(channel) SMBUSn_REG(channel,SMBUS_HS_SPKLEN0_OFFSET)
#define SMBUSn_HS_SPKLEN1(channel) SMBUSn_REG(channel,SMBUS_HS_SPKLEN1_OFFSET)
// #define SMBUSn_CLR_RESTART_DET0(channel) SMBUSn_REG(channel,SMBUS_CLR_RESTART_DET0_OFFSET)
// #define SMBUSn_CLR_RESTART_DET1(channel) SMBUSn_REG(channel,SMBUS_CLR_RESTART_DET1_OFFSET)
// #define SMBUSn_SCL_STUCK_AT_LOW_TIMEOUT0(channel) SMBUSn_REG(channel,SMBUS_SCL_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUSn_SCL_STUCK_AT_LOW_TIMEOUT1(channel) SMBUSn_REG(channel,SMBUS_SCL_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUSn_SDA_STUCK_AT_LOW_TIMEOUT0(channel) SMBUSn_REG(channel,SMBUS_SDA_STUCK_AT_LOW_TIMEOUT0_OFFSET)
// #define SMBUSn_SDA_STUCK_AT_LOW_TIMEOUT1(channel) SMBUSn_REG(channel,SMBUS_SDA_STUCK_AT_LOW_TIMEOUT1_OFFSET)
// #define SMBUSn_CLR_SCL_STUCK_DET0(channel) SMBUSn_REG(channel,SMBUS_CLR_SCL_STUCK_DET0_OFFSET)
// #define SMBUSn_CLR_SCL_STUCK_DET1(channel) SMBUSn_REG(channel,SMBUS_CLR_SCL_STUCK_DET1_OFFSET)
// #define SMBUSn_DEVICE_ID0(channel) SMBUSn_REG(channel,SMBUS_DEVICE_ID0_OFFSET)
// #define SMBUSn_DEVICE_ID1(channel) SMBUSn_REG(channel,SMBUS_DEVICE_ID1_OFFSET)
// #define SMBUSn_CLK_LOW_SEXT0(channel) SMBUSn_REG(channel,SMBUS_CLK_LOW_SEXT0_OFFSET)
// #define SMBUSn_CLK_LOW_SEXT1(channel) SMBUSn_REG(channel,SMBUS_CLK_LOW_SEXT1_OFFSET)
// #define SMBUSn_CLK_LOW_MEXT0(channel) SMBUSn_REG(channel,SMBUS_CLK_LOW_MEXT0_OFFSET)
// #define SMBUSn_CLK_LOW_MEXT1(channel) SMBUSn_REG(channel,SMBUS_CLK_LOW_MEXT1_OFFSET)
// #define SMBUSn_THIGH_MAX_IDLE_COUNT0(channel) SMBUSn_REG(channel,SMBUS_THIGH_MAX_IDLE_COUNT0_OFFSET)
// #define SMBUSn_THIGH_MAX_IDLE_COUNT1(channel) SMBUSn_REG(channel,SMBUS_THIGH_MAX_IDLE_COUNT1_OFFSET)
// #define SMBUSn_INTR_STAT0(channel) SMBUSn_REG(channel,SMBUS_INTR_STAT0_OFFSET)
// #define SMBUSn_INTR_STAT1(channel) SMBUSn_REG(channel,SMBUS_INTR_STAT1_OFFSET)
// #define SMBUSn_INTR_MASK0(channel) SMBUSn_REG(channel,SMBUS_INTR_MASK0_OFFSET)
// #define SMBUSn_INTR_MASK1(channel) SMBUSn_REG(channel,SMBUS_INTR_MASK1_OFFSET)
// #define SMBUSn_RAW_INTR_STAT0(channel) SMBUSn_REG(channel,SMBUS_RAW_INTR_STAT0_OFFSET)
// #define SMBUSn_RAW_INTR_STAT1(channel) SMBUSn_REG(channel,SMBUS_RAW_INTR_STAT1_OFFSET)
// #define SMBUSn_CLR_SMBUS_INTR0(channel) SMBUSn_REG(channel,SMBUS_CLR_SMBUS_INTR0_OFFSET)
// #define SMBUSn_CLR_SMBUS_INTR1(channel) SMBUSn_REG(channel,SMBUS_CLR_SMBUS_INTR1_OFFSET)
// #define SMBUSn_OPTIONAL_SAR0(channel) SMBUSn_REG(channel,SMBUS_OPTIONAL_SAR0_OFFSET)
// #define SMBUSn_OPTIONAL_SAR1(channel) SMBUSn_REG(channel,SMBUS_OPTIONAL_SAR1_OFFSET)
// #define SMBUSn_UDID_WORD0_0(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD0_0_OFFSET)
// #define SMBUSn_UDID_WORD0_1(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD0_1_OFFSET)
// #define SMBUSn_UDID_WORD1_0(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD1_0_OFFSET)
// #define SMBUSn_UDID_WORD1_1(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD1_1_OFFSET)
// #define SMBUSn_UDID_WORD2_0(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD2_0_OFFSET)
// #define SMBUSn_UDID_WORD2_1(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD2_1_OFFSET)
// #define SMBUSn_UDID_WORD3_0(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD3_0_OFFSET)
// #define SMBUSn_UDID_WORD3_1(channel) SMBUSn_REG(channel,SMBUS_UDID_WORD3_1_OFFSET)
// #define SMBUSn_REG_TIMEOUT_RST0(channel) SMBUSn_REG(channel,SMBUS_REG_TIMEOUT_RST0_OFFSET)
// #define SMBUSn_REG_TIMEOUT_RST1(channel) SMBUSn_REG(channel,SMBUS_REG_TIMEOUT_RST1_OFFSET)
// #define SMBUSn_COMP_PARAM_1_0(channel) SMBUSn_REG(channel,SMBUS_COMP_PARAM_1_0_OFFSET)
// #define SMBUSn_COMP_PARAM_1_1(channel) SMBUSn_REG(channel,SMBUS_COMP_PARAM_1_1_OFFSET)
// #define SMBUSn_COMP_VERSION0(channel) SMBUSn_REG(channel,SMBUS_COMP_VERSION0_OFFSET)
// #define SMBUSn_COMP_VERSION1(channel) SMBUSn_REG(channel,SMBUS_COMP_VERSION1_OFFSET)
// #define SMBUSn_COMP_TYPE0(channel) SMBUSn_REG(channel,SMBUS_COMP_TYPE0_OFFSET)
// #define SMBUSn_COMP_TYPE1(channel) SMBUSn_REG(channel,SMBUS_COMP_TYPE1_OFFSET)
#else
#define I2C_CON_OFFSET 0x0
#define I2C_TAR_OFFSET 0x4
#define I2C_SAR_OFFSET 0x8
#define I2C_HS_MADDR_OFFSET 0xC
#define I2C_DATA_CMD_OFFSET 0x10
#define I2C_SS_SCL_HCNT_OFFSET 0x14
#define I2C_SS_SCL_LCNT_OFFSET 0x18
#define I2C_FS_SCL_HCNT_OFFSET 0x1C
#define I2C_FS_SCL_LCNT_OFFSET 0x20
#define I2C_HS_SCL_HCNT_OFFSET 0x24
#define I2C_HS_SCL_LCNT_OFFSET 0x28
#define I2C_INTR_STAT_OFFSET 0x2C
#define I2C_INTR_MASK_OFFSET 0x30
#define I2C_RAW_INTR_STAT_OFFSET 0x34
#define I2C_RX_TL_OFFSET 0x38
#define I2C_TX_TL_OFFSET 0x3C
#define I2C_CLR_INTR_OFFSET 0x40
#define I2C_CLR_RX_UNDER_OFFSET 0x44
#define I2C_CLR_RX_OVER_OFFSET 0x48
#define I2C_CLR_TX_OVER_OFFSET 0x4C
#define I2C_CLR_RD_REQ_OFFSET 0x50
#define I2C_CLR_TX_ABRT_OFFSET 0x54
#define I2C_CLR_RX_DONE_OFFSET 0x58
#define I2C_CLR_ACTIVITY_OFFSET 0x5C
#define I2C_CLR_STOP_DET_OFFSET 0x60
#define I2C_CLR_START_DET_OFFSET 0x64
#define I2C_CLR_GEN_CALL_OFFSET 0x68
#define I2C_ENABLE_OFFSET 0x6C
#define I2C_STATUS_OFFSET 0x70
#define I2C_TXFLR_OFFSET 0x74
#define I2C_RXFLR_OFFSET 0x78
#define I2C_SDA_HOLD_OFFSET 0x7C
#define I2C_TX_ABRT_SOURCE_OFFSET 0x80
#define I2C_DMA_CR_OFFSET 0x88
#define I2C_DMA_TDLR_OFFSET 0x8C
#define I2C_DMA_RDLR_OFFSET 0x90
#define I2C_ACK_GENERAL_CALL_OFFSET 0x98
#define I2C_ENABLE_STATUS_OFFSET 0x9C
#define I2C_FS_SPKLEN_OFFSET 0xA0
#define I2C_HS_SPKLEN_OFFSET 0xA4

#define I2C0_REG_ADDR(offset) REG_ADDR(SMBUS0_BASE_ADDR, offset)
#define I2C1_REG_ADDR(offset) REG_ADDR(SMBUS1_BASE_ADDR, offset)
#define I2C2_REG_ADDR(offset) REG_ADDR(SMBUS2_BASE_ADDR, offset)
#define I2C3_REG_ADDR(offset) REG_ADDR(SMBUS3_BASE_ADDR, offset)
#define I2C4_REG_ADDR(offset) REG_ADDR(SMBUS4_BASE_ADDR, offset)
#define I2C5_REG_ADDR(offset) REG_ADDR(SMBUS5_BASE_ADDR, offset)
#define I2C6_REG_ADDR(offset) REG_ADDR(SMBUS6_BASE_ADDR, offset)
#define I2C7_REG_ADDR(offset) REG_ADDR(SMBUS7_BASE_ADDR, offset)
#define I2C8_REG_ADDR(offset) REG_ADDR(SMBUS8_BASE_ADDR, offset)

#define I2C0_REG(offset) REG16(I2C0_REG_ADDR(offset))
#define I2C1_REG(offset) REG16(I2C1_REG_ADDR(offset))
#define I2C2_REG(offset) REG16(I2C2_REG_ADDR(offset))
#define I2C3_REG(offset) REG16(I2C3_REG_ADDR(offset))
#define I2C4_REG(offset) REG16(I2C4_REG_ADDR(offset))
#define I2C5_REG(offset) REG16(I2C5_REG_ADDR(offset))
#define I2C6_REG(offset) REG16(I2C6_REG_ADDR(offset))
#define I2C7_REG(offset) REG16(I2C7_REG_ADDR(offset))
#define I2C8_REG(offset) REG16(I2C8_REG_ADDR(offset))

// #define I2C0_CON I2C0_REG(I2C_CON_OFFSET)
// #define I2C0_TAR I2C0_REG(I2C_TAR_OFFSET)
// #define I2C0_SAR I2C0_REG(I2C_SAR_OFFSET)
// #define I2C0_HS_MADDR I2C0_REG(I2C_HS_MADDR_OFFSET)
// #define I2C0_DATA_CMD I2C0_REG(I2C_DATA_CMD_OFFSET)
// #define I2C0_SS_SCL_HCNT I2C0_REG(I2C_SS_SCL_HCNT_OFFSET)
// #define I2C0_SS_SCL_LCNT I2C0_REG(I2C_SS_SCL_LCNT_OFFSET)
// #define I2C0_FS_SCL_HCNT I2C0_REG(I2C_FS_SCL_HCNT_OFFSET)
// #define I2C0_FS_SCL_LCNT I2C0_REG(I2C_FS_SCL_LCNT_OFFSET)
// #define I2C0_HS_SCL_HCNT I2C0_REG(I2C_HS_SCL_HCNT_OFFSET)
// #define I2C0_HS_SCL_LCNT I2C0_REG(I2C_HS_SCL_LCNT_OFFSET)
// #define I2C0_INTR_STAT I2C0_REG(I2C_INTR_STAT_OFFSET)
// #define I2C0_INTR_MASK I2C0_REG(I2C_INTR_MASK_OFFSET)
// #define I2C0_RAW_INTR_STAT I2C0_REG(I2C_RAW_INTR_STAT_OFFSET)
// #define I2C0_RX_TL I2C0_REG(I2C_RX_TL_OFFSET)
// #define I2C0_TX_TL I2C0_REG(I2C_TX_TL_OFFSET)
// #define I2C0_CLR_INTR I2C0_REG(I2C_CLR_INTR_OFFSET)
// #define I2C0_CLR_RX_UNDER I2C0_REG(I2C_CLR_RX_UNDER_OFFSET)
// #define I2C0_CLR_RX_OVER I2C0_REG(I2C_CLR_RX_OVER_OFFSET)
// #define I2C0_CLR_TX_OVER I2C0_REG(I2C_CLR_TX_OVER_OFFSET)
// #define I2C0_CLR_RD_REQ I2C0_REG(I2C_CLR_RD_REQ_OFFSET)
// #define I2C0_CLR_TX_ABRT I2C0_REG(I2C_CLR_TX_ABRT_OFFSET)
// #define I2C0_CLR_RX_DONE I2C0_REG(I2C_CLR_RX_DONE_OFFSET)
// #define I2C0_CLR_ACTIVITY I2C0_REG(I2C_CLR_ACTIVITY_OFFSET)
// #define I2C0_CLR_STOP_DET I2C0_REG(I2C_CLR_STOP_DET_OFFSET)
// #define I2C0_CLR_START_DET I2C0_REG(I2C_CLR_START_DET_OFFSET)
// #define I2C0_CLR_GEN_CALL I2C0_REG(I2C_CLR_GEN_CALL_OFFSET)
// #define I2C0_ENABLE I2C0_REG(I2C_ENABLE_OFFSET)
// #define I2C0_STATUS I2C0_REG(I2C_STATUS_OFFSET)
// #define I2C0_TXFLR I2C0_REG(I2C_TXFLR_OFFSET)
// #define I2C0_RXFLR I2C0_REG(I2C_RXFLR_OFFSET)
// #define I2C0_SDA_HOLD I2C0_REG(I2C_SDA_HOLD_OFFSET)
// #define I2C0_TX_ABRT_SOURCE I2C0_REG(I2C_TX_ABRT_SOURCE_OFFSET)
// #define I2C0_DMA_CR I2C0_REG(I2C_DMA_CR_OFFSET)
// #define I2C0_DMA_TDLR I2C0_REG(I2C_DMA_TDLR_OFFSET)
// #define I2C0_DMA_RDLR I2C0_REG(I2C_DMA_RDLR_OFFSET)
// #define I2C0_ACK_GENERAL_CALL I2C0_REG(I2C_ACK_GENERAL_CALL_OFFSET)
// #define I2C0_ENABLE_STATUS I2C0_REG(I2C_ENABLE_STATUS_OFFSET)
// #define I2C0_FS_SPKLEN I2C0_REG(I2C_FS_SPKLEN_OFFSET)
// #define I2C0_HS_SPKLEN I2C0_REG(I2C_HS_SPKLEN_OFFSET)
// #define I2C1_CON I2C1_REG(I2C_CON_OFFSET)
// #define I2C1_TAR I2C1_REG(I2C_TAR_OFFSET)
// #define I2C1_SAR I2C1_REG(I2C_SAR_OFFSET)
// #define I2C1_HS_MADDR I2C1_REG(I2C_HS_MADDR_OFFSET)
// #define I2C1_DATA_CMD I2C1_REG(I2C_DATA_CMD_OFFSET)
// #define I2C1_SS_SCL_HCNT I2C1_REG(I2C_SS_SCL_HCNT_OFFSET)
// #define I2C1_SS_SCL_LCNT I2C1_REG(I2C_SS_SCL_LCNT_OFFSET)
// #define I2C1_FS_SCL_HCNT I2C1_REG(I2C_FS_SCL_HCNT_OFFSET)
// #define I2C1_FS_SCL_LCNT I2C1_REG(I2C_FS_SCL_LCNT_OFFSET)
// #define I2C1_HS_SCL_HCNT I2C1_REG(I2C_HS_SCL_HCNT_OFFSET)
// #define I2C1_HS_SCL_LCNT I2C1_REG(I2C_HS_SCL_LCNT_OFFSET)
// #define I2C1_INTR_STAT I2C1_REG(I2C_INTR_STAT_OFFSET)
// #define I2C1_INTR_MASK I2C1_REG(I2C_INTR_MASK_OFFSET)
// #define I2C1_RAW_INTR_STAT I2C1_REG(I2C_RAW_INTR_STAT_OFFSET)
// #define I2C1_RX_TL I2C1_REG(I2C_RX_TL_OFFSET)
// #define I2C1_TX_TL I2C1_REG(I2C_TX_TL_OFFSET)
// #define I2C1_CLR_INTR I2C1_REG(I2C_CLR_INTR_OFFSET)
// #define I2C1_CLR_RX_UNDER I2C1_REG(I2C_CLR_RX_UNDER_OFFSET)
// #define I2C1_CLR_RX_OVER I2C1_REG(I2C_CLR_RX_OVER_OFFSET)
// #define I2C1_CLR_TX_OVER I2C1_REG(I2C_CLR_TX_OVER_OFFSET)
// #define I2C1_CLR_RD_REQ I2C1_REG(I2C_CLR_RD_REQ_OFFSET)
// #define I2C1_CLR_TX_ABRT I2C1_REG(I2C_CLR_TX_ABRT_OFFSET)
// #define I2C1_CLR_RX_DONE I2C1_REG(I2C_CLR_RX_DONE_OFFSET)
// #define I2C1_CLR_ACTIVITY I2C1_REG(I2C_CLR_ACTIVITY_OFFSET)
// #define I2C1_CLR_STOP_DET I2C1_REG(I2C_CLR_STOP_DET_OFFSET)
// #define I2C1_CLR_START_DET I2C1_REG(I2C_CLR_START_DET_OFFSET)
// #define I2C1_CLR_GEN_CALL I2C1_REG(I2C_CLR_GEN_CALL_OFFSET)
// #define I2C1_ENABLE I2C1_REG(I2C_ENABLE_OFFSET)
// #define I2C1_STATUS I2C1_REG(I2C_STATUS_OFFSET)
// #define I2C1_TXFLR I2C1_REG(I2C_TXFLR_OFFSET)
// #define I2C1_RXFLR I2C1_REG(I2C_RXFLR_OFFSET)
// #define I2C1_SDA_HOLD I2C1_REG(I2C_SDA_HOLD_OFFSET)
// #define I2C1_TX_ABRT_SOURCE I2C1_REG(I2C_TX_ABRT_SOURCE_OFFSET)
// #define I2C1_DMA_CR I2C1_REG(I2C_DMA_CR_OFFSET)
// #define I2C1_DMA_TDLR I2C1_REG(I2C_DMA_TDLR_OFFSET)
// #define I2C1_DMA_RDLR I2C1_REG(I2C_DMA_RDLR_OFFSET)
// #define I2C1_ACK_GENERAL_CALL I2C1_REG(I2C_ACK_GENERAL_CALL_OFFSET)
// #define I2C1_ENABLE_STATUS I2C1_REG(I2C_ENABLE_STATUS_OFFSET)
// #define I2C1_FS_SPKLEN I2C1_REG(I2C_FS_SPKLEN_OFFSET)
// #define I2C1_HS_SPKLEN I2C1_REG(I2C_HS_SPKLEN_OFFSET)
// #define I2C2_CON I2C2_REG(I2C_CON_OFFSET)
// #define I2C2_TAR I2C2_REG(I2C_TAR_OFFSET)
// #define I2C2_SAR I2C2_REG(I2C_SAR_OFFSET)
// #define I2C2_HS_MADDR I2C2_REG(I2C_HS_MADDR_OFFSET)
// #define I2C2_DATA_CMD I2C2_REG(I2C_DATA_CMD_OFFSET)
// #define I2C2_SS_SCL_HCNT I2C2_REG(I2C_SS_SCL_HCNT_OFFSET)
// #define I2C2_SS_SCL_LCNT I2C2_REG(I2C_SS_SCL_LCNT_OFFSET)
// #define I2C2_FS_SCL_HCNT I2C2_REG(I2C_FS_SCL_HCNT_OFFSET)
// #define I2C2_FS_SCL_LCNT I2C2_REG(I2C_FS_SCL_LCNT_OFFSET)
// #define I2C2_HS_SCL_HCNT I2C2_REG(I2C_HS_SCL_HCNT_OFFSET)
// #define I2C2_HS_SCL_LCNT I2C2_REG(I2C_HS_SCL_LCNT_OFFSET)
// #define I2C2_INTR_STAT I2C2_REG(I2C_INTR_STAT_OFFSET)
// #define I2C2_INTR_MASK I2C2_REG(I2C_INTR_MASK_OFFSET)
// #define I2C2_RAW_INTR_STAT I2C2_REG(I2C_RAW_INTR_STAT_OFFSET)
// #define I2C2_RX_TL I2C2_REG(I2C_RX_TL_OFFSET)
// #define I2C2_TX_TL I2C2_REG(I2C_TX_TL_OFFSET)
// #define I2C2_CLR_INTR I2C2_REG(I2C_CLR_INTR_OFFSET)
// #define I2C2_CLR_RX_UNDER I2C2_REG(I2C_CLR_RX_UNDER_OFFSET)
// #define I2C2_CLR_RX_OVER I2C2_REG(I2C_CLR_RX_OVER_OFFSET)
// #define I2C2_CLR_TX_OVER I2C2_REG(I2C_CLR_TX_OVER_OFFSET)
// #define I2C2_CLR_RD_REQ I2C2_REG(I2C_CLR_RD_REQ_OFFSET)
// #define I2C2_CLR_TX_ABRT I2C2_REG(I2C_CLR_TX_ABRT_OFFSET)
// #define I2C2_CLR_RX_DONE I2C2_REG(I2C_CLR_RX_DONE_OFFSET)
// #define I2C2_CLR_ACTIVITY I2C2_REG(I2C_CLR_ACTIVITY_OFFSET)
// #define I2C2_CLR_STOP_DET I2C2_REG(I2C_CLR_STOP_DET_OFFSET)
// #define I2C2_CLR_START_DET I2C2_REG(I2C_CLR_START_DET_OFFSET)
// #define I2C2_CLR_GEN_CALL I2C2_REG(I2C_CLR_GEN_CALL_OFFSET)
// #define I2C2_ENABLE I2C2_REG(I2C_ENABLE_OFFSET)
// #define I2C2_STATUS I2C2_REG(I2C_STATUS_OFFSET)
// #define I2C2_TXFLR I2C2_REG(I2C_TXFLR_OFFSET)
// #define I2C2_RXFLR I2C2_REG(I2C_RXFLR_OFFSET)
// #define I2C2_SDA_HOLD I2C2_REG(I2C_SDA_HOLD_OFFSET)
// #define I2C2_TX_ABRT_SOURCE I2C2_REG(I2C_TX_ABRT_SOURCE_OFFSET)
// #define I2C2_DMA_CR I2C2_REG(I2C_DMA_CR_OFFSET)
// #define I2C2_DMA_TDLR I2C2_REG(I2C_DMA_TDLR_OFFSET)
// #define I2C2_DMA_RDLR I2C2_REG(I2C_DMA_RDLR_OFFSET)
// #define I2C2_ACK_GENERAL_CALL I2C2_REG(I2C_ACK_GENERAL_CALL_OFFSET)
// #define I2C2_ENABLE_STATUS I2C2_REG(I2C_ENABLE_STATUS_OFFSET)
// #define I2C2_FS_SPKLEN I2C2_REG(I2C_FS_SPKLEN_OFFSET)
// #define I2C2_HS_SPKLEN I2C2_REG(I2C_HS_SPKLEN_OFFSET)
// #define I2C3_CON I2C3_REG(I2C_CON_OFFSET)
// #define I2C3_TAR I2C3_REG(I2C_TAR_OFFSET)
// #define I2C3_SAR I2C3_REG(I2C_SAR_OFFSET)
// #define I2C3_HS_MADDR I2C3_REG(I2C_HS_MADDR_OFFSET)
// #define I2C3_DATA_CMD I2C3_REG(I2C_DATA_CMD_OFFSET)
// #define I2C3_SS_SCL_HCNT I2C3_REG(I2C_SS_SCL_HCNT_OFFSET)
// #define I2C3_SS_SCL_LCNT I2C3_REG(I2C_SS_SCL_LCNT_OFFSET)
// #define I2C3_FS_SCL_HCNT I2C3_REG(I2C_FS_SCL_HCNT_OFFSET)
// #define I2C3_FS_SCL_LCNT I2C3_REG(I2C_FS_SCL_LCNT_OFFSET)
// #define I2C3_HS_SCL_HCNT I2C3_REG(I2C_HS_SCL_HCNT_OFFSET)
// #define I2C3_HS_SCL_LCNT I2C3_REG(I2C_HS_SCL_LCNT_OFFSET)
// #define I2C3_INTR_STAT I2C3_REG(I2C_INTR_STAT_OFFSET)
// #define I2C3_INTR_MASK I2C3_REG(I2C_INTR_MASK_OFFSET)
// #define I2C3_RAW_INTR_STAT I2C3_REG(I2C_RAW_INTR_STAT_OFFSET)
// #define I2C3_RX_TL I2C3_REG(I2C_RX_TL_OFFSET)
// #define I2C3_TX_TL I2C3_REG(I2C_TX_TL_OFFSET)
// #define I2C3_CLR_INTR I2C3_REG(I2C_CLR_INTR_OFFSET)
// #define I2C3_CLR_RX_UNDER I2C3_REG(I2C_CLR_RX_UNDER_OFFSET)
// #define I2C3_CLR_RX_OVER I2C3_REG(I2C_CLR_RX_OVER_OFFSET)
// #define I2C3_CLR_TX_OVER I2C3_REG(I2C_CLR_TX_OVER_OFFSET)
// #define I2C3_CLR_RD_REQ I2C3_REG(I2C_CLR_RD_REQ_OFFSET)
// #define I2C3_CLR_TX_ABRT I2C3_REG(I2C_CLR_TX_ABRT_OFFSET)
// #define I2C3_CLR_RX_DONE I2C3_REG(I2C_CLR_RX_DONE_OFFSET)
// #define I2C3_CLR_ACTIVITY I2C3_REG(I2C_CLR_ACTIVITY_OFFSET)
// #define I2C3_CLR_STOP_DET I2C3_REG(I2C_CLR_STOP_DET_OFFSET)
// #define I2C3_CLR_START_DET I2C3_REG(I2C_CLR_START_DET_OFFSET)
// #define I2C3_CLR_GEN_CALL I2C3_REG(I2C_CLR_GEN_CALL_OFFSET)
// #define I2C3_ENABLE I2C3_REG(I2C_ENABLE_OFFSET)
// #define I2C3_STATUS I2C3_REG(I2C_STATUS_OFFSET)
// #define I2C3_TXFLR I2C3_REG(I2C_TXFLR_OFFSET)
// #define I2C3_RXFLR I2C3_REG(I2C_RXFLR_OFFSET)
// #define I2C3_SDA_HOLD I2C3_REG(I2C_SDA_HOLD_OFFSET)
// #define I2C3_TX_ABRT_SOURCE I2C3_REG(I2C_TX_ABRT_SOURCE_OFFSET)
// #define I2C3_DMA_CR I2C3_REG(I2C_DMA_CR_OFFSET)
// #define I2C3_DMA_TDLR I2C3_REG(I2C_DMA_TDLR_OFFSET)
// #define I2C3_DMA_RDLR I2C3_REG(I2C_DMA_RDLR_OFFSET)
// #define I2C3_ACK_GENERAL_CALL I2C3_REG(I2C_ACK_GENERAL_CALL_OFFSET)
// #define I2C3_ENABLE_STATUS I2C3_REG(I2C_ENABLE_STATUS_OFFSET)
// #define I2C3_FS_SPKLEN I2C3_REG(I2C_FS_SPKLEN_OFFSET)
// #define I2C3_HS_SPKLEN I2C3_REG(I2C_HS_SPKLEN_OFFSET)
// #define I2C4_CON I2C4_REG(I2C_CON_OFFSET)
// #define I2C4_TAR I2C4_REG(I2C_TAR_OFFSET)
// #define I2C4_HS_MADDR I2C4_REG(I2C_HS_MADDR_OFFSET)
// #define I2C4_DATA_CMD I2C4_REG(I2C_DATA_CMD_OFFSET)
// #define I2C4_SS_SCL_HCNT I2C4_REG(I2C_SS_SCL_HCNT_OFFSET)
// #define I2C4_SS_SCL_LCNT I2C4_REG(I2C_SS_SCL_LCNT_OFFSET)
// #define I2C4_FS_SCL_HCNT I2C4_REG(I2C_FS_SCL_HCNT_OFFSET)
// #define I2C4_FS_SCL_LCNT I2C4_REG(I2C_FS_SCL_LCNT_OFFSET)
// #define I2C4_HS_SCL_HCNT I2C4_REG(I2C_HS_SCL_HCNT_OFFSET)
// #define I2C4_HS_SCL_LCNT I2C4_REG(I2C_HS_SCL_LCNT_OFFSET)
// #define I2C4_INTR_STAT I2C4_REG(I2C_INTR_STAT_OFFSET)
// #define I2C4_INTR_MASK I2C4_REG(I2C_INTR_MASK_OFFSET)
// #define I2C4_RAW_INTR_STAT I2C4_REG(I2C_RAW_INTR_STAT_OFFSET)
// #define I2C4_RX_TL I2C4_REG(I2C_RX_TL_OFFSET)
// #define I2C4_TX_TL I2C4_REG(I2C_TX_TL_OFFSET)
// #define I2C4_CLR_INTR I2C4_REG(I2C_CLR_INTR_OFFSET)
// #define I2C4_CLR_RX_UNDER I2C4_REG(I2C_CLR_RX_UNDER_OFFSET)
// #define I2C4_CLR_RX_OVER I2C4_REG(I2C_CLR_RX_OVER_OFFSET)
// #define I2C4_CLR_TX_OVER I2C4_REG(I2C_CLR_TX_OVER_OFFSET)
// #define I2C4_CLR_RD_REQ I2C4_REG(I2C_CLR_RD_REQ_OFFSET)
// #define I2C4_CLR_TX_ABRT I2C4_REG(I2C_CLR_TX_ABRT_OFFSET)
// #define I2C4_CLR_RX_DONE I2C4_REG(I2C_CLR_RX_DONE_OFFSET)
// #define I2C4_CLR_ACTIVITY I2C4_REG(I2C_CLR_ACTIVITY_OFFSET)
// #define I2C4_CLR_STOP_DET I2C4_REG(I2C_CLR_STOP_DET_OFFSET)
// #define I2C4_CLR_START_DET I2C4_REG(I2C_CLR_START_DET_OFFSET)
// #define I2C4_CLR_GEN_CALL I2C4_REG(I2C_CLR_GEN_CALL_OFFSET)
// #define I2C4_ENABLE I2C4_REG(I2C_ENABLE_OFFSET)
// #define I2C4_STATUS I2C4_REG(I2C_STATUS_OFFSET)
// #define I2C4_TXFLR I2C4_REG(I2C_TXFLR_OFFSET)
// #define I2C4_RXFLR I2C4_REG(I2C_RXFLR_OFFSET)
// #define I2C4_SDA_HOLD I2C4_REG(I2C_SDA_HOLD_OFFSET)
// #define I2C4_TX_ABRT_SOURCE I2C4_REG(I2C_TX_ABRT_SOURCE_OFFSET)
// #define I2C4_DMA_CR I2C4_REG(I2C_DMA_CR_OFFSET)
// #define I2C4_DMA_TDLR I2C4_REG(I2C_DMA_TDLR_OFFSET)
// #define I2C4_DMA_RDLR I2C4_REG(I2C_DMA_RDLR_OFFSET)
// #define I2C4_ACK_GENERAL_CALL I2C4_REG(I2C_ACK_GENERAL_CALL_OFFSET)
// #define I2C4_ENABLE_STATUS I2C4_REG(I2C_ENABLE_STATUS_OFFSET)
// #define I2C4_FS_SPKLEN I2C4_REG(I2C_FS_SPKLEN_OFFSET)
// #define I2C4_HS_SPKLEN I2C4_REG(I2C_HS_SPKLEN_OFFSET)
// #define I2C5_CON I2C5_REG(I2C_CON_OFFSET)
// #define I2C5_TAR I2C5_REG(I2C_TAR_OFFSET)
// #define I2C5_HS_MADDR I2C5_REG(I2C_HS_MADDR_OFFSET)
// #define I2C5_DATA_CMD I2C5_REG(I2C_DATA_CMD_OFFSET)
// #define I2C5_SS_SCL_HCNT I2C5_REG(I2C_SS_SCL_HCNT_OFFSET)
// #define I2C5_SS_SCL_LCNT I2C5_REG(I2C_SS_SCL_LCNT_OFFSET)
// #define I2C5_FS_SCL_HCNT I2C5_REG(I2C_FS_SCL_HCNT_OFFSET)
// #define I2C5_FS_SCL_LCNT I2C5_REG(I2C_FS_SCL_LCNT_OFFSET)
// #define I2C5_HS_SCL_HCNT I2C5_REG(I2C_HS_SCL_HCNT_OFFSET)
// #define I2C5_HS_SCL_LCNT I2C5_REG(I2C_HS_SCL_LCNT_OFFSET)
// #define I2C5_INTR_STAT I2C5_REG(I2C_INTR_STAT_OFFSET)
// #define I2C5_INTR_MASK I2C5_REG(I2C_INTR_MASK_OFFSET)
// #define I2C5_RAW_INTR_STAT I2C5_REG(I2C_RAW_INTR_STAT_OFFSET)
// #define I2C5_RX_TL I2C5_REG(I2C_RX_TL_OFFSET)
// #define I2C5_TX_TL I2C5_REG(I2C_TX_TL_OFFSET)
// #define I2C5_CLR_INTR I2C5_REG(I2C_CLR_INTR_OFFSET)
// #define I2C5_CLR_RX_UNDER I2C5_REG(I2C_CLR_RX_UNDER_OFFSET)
// #define I2C5_CLR_RX_OVER I2C5_REG(I2C_CLR_RX_OVER_OFFSET)
// #define I2C5_CLR_TX_OVER I2C5_REG(I2C_CLR_TX_OVER_OFFSET)
// #define I2C5_CLR_RD_REQ I2C5_REG(I2C_CLR_RD_REQ_OFFSET)
// #define I2C5_CLR_TX_ABRT I2C5_REG(I2C_CLR_TX_ABRT_OFFSET)
// #define I2C5_CLR_RX_DONE I2C5_REG(I2C_CLR_RX_DONE_OFFSET)
// #define I2C5_CLR_ACTIVITY I2C5_REG(I2C_CLR_ACTIVITY_OFFSET)
// #define I2C5_CLR_STOP_DET I2C5_REG(I2C_CLR_STOP_DET_OFFSET)
// #define I2C5_CLR_START_DET I2C5_REG(I2C_CLR_START_DET_OFFSET)
// #define I2C5_CLR_GEN_CALL I2C5_REG(I2C_CLR_GEN_CALL_OFFSET)
// #define I2C5_ENABLE I2C5_REG(I2C_ENABLE_OFFSET)
// #define I2C5_STATUS I2C5_REG(I2C_STATUS_OFFSET)
// #define I2C5_TXFLR I2C5_REG(I2C_TXFLR_OFFSET)
// #define I2C5_RXFLR I2C5_REG(I2C_RXFLR_OFFSET)
// #define I2C5_SDA_HOLD I2C5_REG(I2C_SDA_HOLD_OFFSET)
// #define I2C5_TX_ABRT_SOURCE I2C5_REG(I2C_TX_ABRT_SOURCE_OFFSET)
// #define I2C5_DMA_CR I2C5_REG(I2C_DMA_CR_OFFSET)
// #define I2C5_DMA_TDLR I2C5_REG(I2C_DMA_TDLR_OFFSET)
// #define I2C5_DMA_RDLR I2C5_REG(I2C_DMA_RDLR_OFFSET)
// #define I2C5_ACK_GENERAL_CALL I2C5_REG(I2C_ACK_GENERAL_CALL_OFFSET)
// #define I2C5_ENABLE_STATUS I2C5_REG(I2C_ENABLE_STATUS_OFFSET)
// #define I2C5_FS_SPKLEN I2C5_REG(I2C_FS_SPKLEN_OFFSET)
// #define I2C5_HS_SPKLEN I2C5_REG(I2C_HS_SPKLEN_OFFSET)
// #define I2C6_CON I2C6_REG(I2C_CON_OFFSET)
// #define I2C6_TAR I2C6_REG(I2C_TAR_OFFSET)
// #define I2C6_HS_MADDR I2C6_REG(I2C_HS_MADDR_OFFSET)
// #define I2C6_DATA_CMD I2C6_REG(I2C_DATA_CMD_OFFSET)
// #define I2C6_SS_SCL_HCNT I2C6_REG(I2C_SS_SCL_HCNT_OFFSET)
// #define I2C6_SS_SCL_LCNT I2C6_REG(I2C_SS_SCL_LCNT_OFFSET)
// #define I2C6_FS_SCL_HCNT I2C6_REG(I2C_FS_SCL_HCNT_OFFSET)
// #define I2C6_FS_SCL_LCNT I2C6_REG(I2C_FS_SCL_LCNT_OFFSET)
// #define I2C6_HS_SCL_HCNT I2C6_REG(I2C_HS_SCL_HCNT_OFFSET)
// #define I2C6_HS_SCL_LCNT I2C6_REG(I2C_HS_SCL_LCNT_OFFSET)
// #define I2C6_INTR_STAT I2C6_REG(I2C_INTR_STAT_OFFSET)
// #define I2C6_INTR_MASK I2C6_REG(I2C_INTR_MASK_OFFSET)
// #define I2C6_RAW_INTR_STAT I2C6_REG(I2C_RAW_INTR_STAT_OFFSET)
// #define I2C6_RX_TL I2C6_REG(I2C_RX_TL_OFFSET)
// #define I2C6_TX_TL I2C6_REG(I2C_TX_TL_OFFSET)
// #define I2C6_CLR_INTR I2C6_REG(I2C_CLR_INTR_OFFSET)
// #define I2C6_CLR_RX_UNDER I2C6_REG(I2C_CLR_RX_UNDER_OFFSET)
// #define I2C6_CLR_RX_OVER I2C6_REG(I2C_CLR_RX_OVER_OFFSET)
// #define I2C6_CLR_TX_OVER I2C6_REG(I2C_CLR_TX_OVER_OFFSET)
// #define I2C6_CLR_RD_REQ I2C6_REG(I2C_CLR_RD_REQ_OFFSET)
// #define I2C6_CLR_TX_ABRT I2C6_REG(I2C_CLR_TX_ABRT_OFFSET)
// #define I2C6_CLR_RX_DONE I2C6_REG(I2C_CLR_RX_DONE_OFFSET)
// #define I2C6_CLR_ACTIVITY I2C6_REG(I2C_CLR_ACTIVITY_OFFSET)
// #define I2C6_CLR_STOP_DET I2C6_REG(I2C_CLR_STOP_DET_OFFSET)
// #define I2C6_CLR_START_DET I2C6_REG(I2C_CLR_START_DET_OFFSET)
// #define I2C6_CLR_GEN_CALL I2C6_REG(I2C_CLR_GEN_CALL_OFFSET)
// #define I2C6_ENABLE I2C6_REG(I2C_ENABLE_OFFSET)
// #define I2C6_STATUS I2C6_REG(I2C_STATUS_OFFSET)
// #define I2C6_TXFLR I2C6_REG(I2C_TXFLR_OFFSET)
// #define I2C6_RXFLR I2C6_REG(I2C_RXFLR_OFFSET)
// #define I2C6_SDA_HOLD I2C6_REG(I2C_SDA_HOLD_OFFSET)
// #define I2C6_TX_ABRT_SOURCE I2C6_REG(I2C_TX_ABRT_SOURCE_OFFSET)
// #define I2C6_DMA_CR I2C6_REG(I2C_DMA_CR_OFFSET)
// #define I2C6_DMA_TDLR I2C6_REG(I2C_DMA_TDLR_OFFSET)
// #define I2C6_DMA_RDLR I2C6_REG(I2C_DMA_RDLR_OFFSET)
// #define I2C6_ACK_GENERAL_CALL I2C6_REG(I2C_ACK_GENERAL_CALL_OFFSET)
// #define I2C6_ENABLE_STATUS I2C6_REG(I2C_ENABLE_STATUS_OFFSET)
// #define I2C6_FS_SPKLEN I2C6_REG(I2C_FS_SPKLEN_OFFSET)
// #define I2C6_HS_SPKLEN I2C6_REG(I2C_HS_SPKLEN_OFFSET)
// #define I2C7_CON I2C7_REG(I2C_CON_OFFSET)
// #define I2C7_TAR I2C7_REG(I2C_TAR_OFFSET)
// #define I2C7_HS_MADDR I2C7_REG(I2C_HS_MADDR_OFFSET)
// #define I2C7_DATA_CMD I2C7_REG(I2C_DATA_CMD_OFFSET)
// #define I2C7_SS_SCL_HCNT I2C7_REG(I2C_SS_SCL_HCNT_OFFSET)
// #define I2C7_SS_SCL_LCNT I2C7_REG(I2C_SS_SCL_LCNT_OFFSET)
// #define I2C7_FS_SCL_HCNT I2C7_REG(I2C_FS_SCL_HCNT_OFFSET)
// #define I2C7_FS_SCL_LCNT I2C7_REG(I2C_FS_SCL_LCNT_OFFSET)
// #define I2C7_HS_SCL_HCNT I2C7_REG(I2C_HS_SCL_HCNT_OFFSET)
// #define I2C7_HS_SCL_LCNT I2C7_REG(I2C_HS_SCL_LCNT_OFFSET)
// #define I2C7_INTR_STAT I2C7_REG(I2C_INTR_STAT_OFFSET)
// #define I2C7_INTR_MASK I2C7_REG(I2C_INTR_MASK_OFFSET)
// #define I2C7_RAW_INTR_STAT I2C7_REG(I2C_RAW_INTR_STAT_OFFSET)
// #define I2C7_RX_TL I2C7_REG(I2C_RX_TL_OFFSET)
// #define I2C7_TX_TL I2C7_REG(I2C_TX_TL_OFFSET)
// #define I2C7_CLR_INTR I2C7_REG(I2C_CLR_INTR_OFFSET)
// #define I2C7_CLR_RX_UNDER I2C7_REG(I2C_CLR_RX_UNDER_OFFSET)
// #define I2C7_CLR_RX_OVER I2C7_REG(I2C_CLR_RX_OVER_OFFSET)
// #define I2C7_CLR_TX_OVER I2C7_REG(I2C_CLR_TX_OVER_OFFSET)
// #define I2C7_CLR_RD_REQ I2C7_REG(I2C_CLR_RD_REQ_OFFSET)
// #define I2C7_CLR_TX_ABRT I2C7_REG(I2C_CLR_TX_ABRT_OFFSET)
// #define I2C7_CLR_RX_DONE I2C7_REG(I2C_CLR_RX_DONE_OFFSET)
// #define I2C7_CLR_ACTIVITY I2C7_REG(I2C_CLR_ACTIVITY_OFFSET)
// #define I2C7_CLR_STOP_DET I2C7_REG(I2C_CLR_STOP_DET_OFFSET)
// #define I2C7_CLR_START_DET I2C7_REG(I2C_CLR_START_DET_OFFSET)
// #define I2C7_CLR_GEN_CALL I2C7_REG(I2C_CLR_GEN_CALL_OFFSET)
// #define I2C7_ENABLE I2C7_REG(I2C_ENABLE_OFFSET)
// #define I2C7_STATUS I2C7_REG(I2C_STATUS_OFFSET)
// #define I2C7_TXFLR I2C7_REG(I2C_TXFLR_OFFSET)
// #define I2C7_RXFLR I2C7_REG(I2C_RXFLR_OFFSET)
// #define I2C7_SDA_HOLD I2C7_REG(I2C_SDA_HOLD_OFFSET)
// #define I2C7_TX_ABRT_SOURCE I2C7_REG(I2C_TX_ABRT_SOURCE_OFFSET)
// #define I2C7_DMA_CR I2C7_REG(I2C_DMA_CR_OFFSET)
// #define I2C7_DMA_TDLR I2C7_REG(I2C_DMA_TDLR_OFFSET)
// #define I2C7_DMA_RDLR I2C7_REG(I2C_DMA_RDLR_OFFSET)
// #define I2C7_ACK_GENERAL_CALL I2C7_REG(I2C_ACK_GENERAL_CALL_OFFSET)
// #define I2C7_ENABLE_STATUS I2C7_REG(I2C_ENABLE_STATUS_OFFSET)
// #define I2C7_FS_SPKLEN I2C7_REG(I2C_FS_SPKLEN_OFFSET)
// #define I2C7_HS_SPKLEN I2C7_REG(I2C_HS_SPKLEN_OFFSET)
// #define I2C8_CON I2C8_REG(I2C_CON_OFFSET)
// #define I2C8_TAR I2C8_REG(I2C_TAR_OFFSET)
// #define I2C8_HS_MADDR I2C8_REG(I2C_HS_MADDR_OFFSET)
// #define I2C8_DATA_CMD I2C8_REG(I2C_DATA_CMD_OFFSET)
// #define I2C8_SS_SCL_HCNT I2C8_REG(I2C_SS_SCL_HCNT_OFFSET)
// #define I2C8_SS_SCL_LCNT I2C8_REG(I2C_SS_SCL_LCNT_OFFSET)
// #define I2C8_FS_SCL_HCNT I2C8_REG(I2C_FS_SCL_HCNT_OFFSET)
// #define I2C8_FS_SCL_LCNT I2C8_REG(I2C_FS_SCL_LCNT_OFFSET)
// #define I2C8_HS_SCL_HCNT I2C8_REG(I2C_HS_SCL_HCNT_OFFSET)
// #define I2C8_HS_SCL_LCNT I2C8_REG(I2C_HS_SCL_LCNT_OFFSET)
// #define I2C8_INTR_STAT I2C8_REG(I2C_INTR_STAT_OFFSET)
// #define I2C8_INTR_MASK I2C8_REG(I2C_INTR_MASK_OFFSET)
// #define I2C8_RAW_INTR_STAT I2C8_REG(I2C_RAW_INTR_STAT_OFFSET)
// #define I2C8_RX_TL I2C8_REG(I2C_RX_TL_OFFSET)
// #define I2C8_TX_TL I2C8_REG(I2C_TX_TL_OFFSET)
// #define I2C8_CLR_INTR I2C8_REG(I2C_CLR_INTR_OFFSET)
// #define I2C8_CLR_RX_UNDER I2C8_REG(I2C_CLR_RX_UNDER_OFFSET)
// #define I2C8_CLR_RX_OVER I2C8_REG(I2C_CLR_RX_OVER_OFFSET)
// #define I2C8_CLR_TX_OVER I2C8_REG(I2C_CLR_TX_OVER_OFFSET)
// #define I2C8_CLR_RD_REQ I2C8_REG(I2C_CLR_RD_REQ_OFFSET)
// #define I2C8_CLR_TX_ABRT I2C8_REG(I2C_CLR_TX_ABRT_OFFSET)
// #define I2C8_CLR_RX_DONE I2C8_REG(I2C_CLR_RX_DONE_OFFSET)
// #define I2C8_CLR_ACTIVITY I2C8_REG(I2C_CLR_ACTIVITY_OFFSET)
// #define I2C8_CLR_STOP_DET I2C8_REG(I2C_CLR_STOP_DET_OFFSET)
// #define I2C8_CLR_START_DET I2C8_REG(I2C_CLR_START_DET_OFFSET)
// #define I2C8_CLR_GEN_CALL I2C8_REG(I2C_CLR_GEN_CALL_OFFSET)
// #define I2C8_ENABLE I2C8_REG(I2C_ENABLE_OFFSET)
// #define I2C8_STATUS I2C8_REG(I2C_STATUS_OFFSET)
// #define I2C8_TXFLR I2C8_REG(I2C_TXFLR_OFFSET)
// #define I2C8_RXFLR I2C8_REG(I2C_RXFLR_OFFSET)
// #define I2C8_SDA_HOLD I2C8_REG(I2C_SDA_HOLD_OFFSET)
// #define I2C8_TX_ABRT_SOURCE I2C8_REG(I2C_TX_ABRT_SOURCE_OFFSET)
// #define I2C8_DMA_CR I2C8_REG(I2C_DMA_CR_OFFSET)
// #define I2C8_DMA_TDLR I2C8_REG(I2C_DMA_TDLR_OFFSET)
// #define I2C8_DMA_RDLR I2C8_REG(I2C_DMA_RDLR_OFFSET)
// #define I2C8_ACK_GENERAL_CALL I2C8_REG(I2C_ACK_GENERAL_CALL_OFFSET)
// #define I2C8_ENABLE_STATUS I2C8_REG(I2C_ENABLE_STATUS_OFFSET)
// #define I2C8_FS_SPKLEN I2C8_REG(I2C_FS_SPKLEN_OFFSET)
// #define I2C8_HS_SPKLEN I2C8_REG(I2C_HS_SPKLEN_OFFSET)
#endif
#endif
/***********************************CEC  Register Set**********************************/
#ifndef CEC_BASE_ADDR_DEFINE
#define CEC_BASE_ADDR_DEFINE

#define CEC_BASE_ADDR 0x4400UL
#define CECn_BASE_ADDR(n) (CEC_BASE_ADDR + (((n) & 1) << 7))
#define CEC0_BASE_ADDR 0x4400UL
#define CEC1_BASE_ADDR 0x4480UL

#define CEC_CTRL_OFFSET 0x00
#define CEC_ADDR_OFFSET 0x02
#define CEC_CPSR_OFFSET 0x04
#define CEC_SR_OFFSET 0x06
#define CEC_IER_OFFSET 0x08
#define CEC_ISR_OFFSET 0x0A
#define CEC_FIFOCNT_OFFSET 0x0C
#define CEC_DA_OFFSET 0x10
#define CEC_TIMING0_OFFSET 0x20
#define CEC_TIMING1_OFFSET 0x22
#define CEC_TIMING2_OFFSET 0x24

#define CECn_REG_ADDR(n,offset) REG_ADDR(CECn_BASE_ADDR(n), offset)
#define CECn_REG(n,offset) REG16(CECn_REG_ADDR(n,offset))
#define CEC0_REG_ADDR(offset) REG_ADDR(CEC0_BASE_ADDR, offset)
#define CEC0_REG(offset) REG16(CEC0_REG_ADDR(offset))
#define CEC1_REG_ADDR(offset) REG_ADDR(CEC1_BASE_ADDR, offset)
#define CEC1_REG(offset) REG16(CEC1_REG_ADDR(offset))

#define CECn_CTRL(n) CECn_REG(n,CEC_CTRL_OFFSET)
#define CECn_ADDR(n) CECn_REG(n,CEC_ADDR_OFFSET)
#define CECn_CPSR(n) CECn_REG(n,CEC_CPSR_OFFSET)
#define CECn_SR(n) CECn_REG(n,CEC_SR_OFFSET)
#define CECn_IER(n) CECn_REG(n,CEC_IER_OFFSET)
#define CECn_ISR(n) CECn_REG(n,CEC_ISR_OFFSET)
#define CECn_FIFOCNT(n) CECn_REG(n,CEC_FIFOCNT_OFFSET)
#define CECn_DA(n) CECn_REG(n,CEC_DA_OFFSET)
#define CECn_TIMING0(n) CECn_REG(n,CEC_TIMING0_OFFSET)
#define CECn_TIMING1(n) CECn_REG(n,CEC_TIMING1_OFFSET)
#define CECn_TIMING2(n) CECn_REG(n,CEC_TIMING2_OFFSET)

#define CEC0_CTRL CEC0_REG(CEC_CTRL_OFFSET)
#define CEC0_ADDR CEC0_REG(CEC_ADDR_OFFSET)
#define CEC0_CPSR CEC0_REG(CEC_CPSR_OFFSET)
#define CEC0_SR CEC0_REG(CEC_SR_OFFSET)
#define CEC0_IER CEC0_REG(CEC_IER_OFFSET)
#define CEC0_ISR CEC0_REG(CEC_ISR_OFFSET)
#define CEC0_FIFOCNT CEC0_REG(CEC_FIFOCNT_OFFSET)
#define CEC0_DA CEC0_REG(CEC_DA_OFFSET)
#define CEC0_TIMING0 CEC0_REG(CEC_TIMING0_OFFSET)
#define CEC0_TIMING1 CEC0_REG(CEC_TIMING1_OFFSET)
#define CEC0_TIMING2 CEC0_REG(CEC_TIMING2_OFFSET)

#define CEC1_CTRL CEC1_REG(CEC_CTRL_OFFSET)
#define CEC1_ADDR CEC1_REG(CEC_ADDR_OFFSET)
#define CEC1_CPSR CEC1_REG(CEC_CPSR_OFFSET)
#define CEC1_SR CEC1_REG(CEC_SR_OFFSET)
#define CEC1_IER CEC1_REG(CEC_IER_OFFSET)
#define CEC1_ISR CEC1_REG(CEC_ISR_OFFSET)
#define CEC1_FIFOCNT CEC1_REG(CEC_FIFOCNT_OFFSET)
#define CEC1_DA CEC1_REG(CEC_DA_OFFSET)
#define CEC1_TIMING0 CEC1_REG(CEC_TIMING0_OFFSET)
#define CEC1_TIMING1 CEC1_REG(CEC_TIMING1_OFFSET)
#define CEC1_TIMING2 CEC1_REG(CEC_TIMING2_OFFSET)
#endif
/***********************************ADC  Register Set**********************************/
#ifndef ADC_BASE_ADDR_DEFINE
#define ADC_BASE_ADDR_DEFINE

#define ADC_BASE_ADDR 0x4800UL

#define ADC_REG_SIZE DEC16

#define ADC_CTRL_OFFSET 0x00
#define ADC_CHAN_EN_OFFSET 0x04
#define ADC_TRIGGER_OFFSET 0x06
#define ADC_INTMASK_OFFSET 0x0C
#define ADC_INTSTAT_OFFSET 0x0E
#define ADC_TESTCTRL_OFFSET 0x14
#define ADC_CNT0_OFFSET 0x16
#define ADC_CNT1_OFFSET 0x18
#define ADC_CMP_0_THR_OFFSET 0x1A
#define ADC_CMP_1_THR_OFFSET 0x1C
#define ADC_A_VALUE_OFFSET 0x20
#define ADC_B_VALUE_OFFSET 0x22
#define ADC_X_VALUE_OFFSET 0x24
#define ADC_AX_H_VALUE_OFFSET 0x26
#define ADC_AX_L_VALUE_OFFSET 0x28
#define ADC_DATA_0_OFFSET 0x2A
#define ADC_DATA_1_OFFSET 0x2C
#define ADC_DATA_2_OFFSET 0x2E
#define ADC_DATA_3_OFFSET 0x30
#define ADC_DATA_4_OFFSET 0x32
#define ADC_DATA_5_OFFSET 0x34
#define ADC_DATA_6_OFFSET 0x36
#define ADC_DATA_7_OFFSET 0x38
#define ADC_DATA_0_CHAN_OFFSET 0x3A
#define ADC_DATA_1_CHAN_OFFSET 0x3C
#define ADC_DATA_2_CHAN_OFFSET 0x3E
#define ADC_DATA_3_CHAN_OFFSET 0x40
#define ADC_CMP_2_THR_OFFSET 0x42
#define ADC_CMP_0_CTRL_OFFSET 0x44
#define ADC_CMP_1_CTRL_OFFSET 0x46
#define ADC_CMP_2_CTRL_OFFSET 0x48
#define ADC_CMP_LOCK_EN_OFFSET 0x4A
#define ADC_OUTPUT_TYPE_OFFSET 0x4C
#define ADC_DATA_4567_CHAN_OFFSET 0x4E
#define ADC_CTRL_1_OFFSET 0x50

#define ADC_REG_ADDR(offset) REG_ADDR(ADC_BASE_ADDR, offset)
#define ADC_REG(offset) REG16(ADC_REG_ADDR(offset))

#define ADC_CTRL ADC_REG(ADC_CTRL_OFFSET)
#define ADC_CHAN_EN ADC_REG(ADC_CHAN_EN_OFFSET)
#define ADC_TRIGGER ADC_REG(ADC_TRIGGER_OFFSET)
#define ADC_INTMASK ADC_REG(ADC_INTMASK_OFFSET)
#define ADC_INTSTAT ADC_REG(ADC_INTSTAT_OFFSET)
#define ADC_TESTCTRL ADC_REG(ADC_TESTCTRL_OFFSET)
#define ADC_CNT0 ADC_REG(ADC_CNT0_OFFSET)
#define ADC_CNT1 ADC_REG(ADC_CNT1_OFFSET)
#define ADC_CMP_0_THR ADC_REG(ADC_CMP_0_THR_OFFSET)
#define ADC_CMP_1_THR ADC_REG(ADC_CMP_1_THR_OFFSET)
#define ADC_A_VALUE ADC_REG(ADC_A_VALUE_OFFSET)
#define ADC_B_VALUE ADC_REG(ADC_B_VALUE_OFFSET)
#define ADC_X_VALUE ADC_REG(ADC_X_VALUE_OFFSET)
#define ADC_AX_H_VALUE ADC_REG(ADC_AX_H_VALUE_OFFSET)
#define ADC_AX_L_VALUE ADC_REG(ADC_AX_L_VALUE_OFFSET)
#define ADC_DATA_0 ADC_REG(ADC_DATA_0_OFFSET)
#define ADC_DATA_1 ADC_REG(ADC_DATA_1_OFFSET)
#define ADC_DATA_2 ADC_REG(ADC_DATA_2_OFFSET)
#define ADC_DATA_3 ADC_REG(ADC_DATA_3_OFFSET)
#define ADC_DATA_4 ADC_REG(ADC_DATA_4_OFFSET)
#define ADC_DATA_5 ADC_REG(ADC_DATA_5_OFFSET)
#define ADC_DATA_6 ADC_REG(ADC_DATA_6_OFFSET)
#define ADC_DATA_7 ADC_REG(ADC_DATA_7_OFFSET)
#define ADC_DATA_0_CHAN ADC_REG(ADC_DATA_0_CHAN_OFFSET)
#define ADC_DATA_1_CHAN ADC_REG(ADC_DATA_1_CHAN_OFFSET)
#define ADC_DATA_2_CHAN ADC_REG(ADC_DATA_2_CHAN_OFFSET)
#define ADC_DATA_3_CHAN ADC_REG(ADC_DATA_3_CHAN_OFFSET)
#define ADC_CMP_2_THR ADC_REG(ADC_CMP_2_THR_OFFSET)
#define ADC_CMP_0_CTRL ADC_REG(ADC_CMP_0_CTRL_OFFSET)
#define ADC_CMP_1_CTRL ADC_REG(ADC_CMP_1_CTRL_OFFSET)
#define ADC_CMP_2_CTRL ADC_REG(ADC_CMP_2_CTRL_OFFSET)
#define ADC_CMP_LOCK_EN ADC_REG(ADC_CMP_LOCK_EN_OFFSET)
#define ADC_OUTPUT_TYPE ADC_REG(ADC_OUTPUT_TYPE_OFFSET)
#define ADC_DATA_4567_CHAN ADC_REG(ADC_DATA_4567_CHAN_OFFSET)
#define ADC_CTRL_1 ADC_REG(ADC_CTRL_1_OFFSET)
#endif
/***********************************PWM TACH  Register Set**********************************/
#ifndef PWM_TACH_BASE_ADDR_DEFINE
#define PWM_TACH_BASE_ADDR_DEFINE

#define PWM_TACH_BASE_ADDR 0x4C00UL
#define PWM_BASE_ADDR 0x4C00UL
#define TACH_BASE_ADDR 0x4C20UL

#define PWM_REG_SIZE DEC16
#define TACH_REG_SIZE DEC16

/*PWM Register*/
#define PWM_CTRL_OFFSET 0x00
#define PWM_MODE_OFFSET 0x02
#define PWM_SCALER0_OFFSET 0x04
#define PWM_SCALER1_OFFSET 0x06
#define PWM_SCALER2_OFFSET 0x08
#define PWM_SCALER3_OFFSET 0x0A
#define PWM_CTR0_1_OFFSET 0x0C
#define PWM_CTR2_3_OFFSET 0x0E
#define PWM_CLK_SEL_OFFSET 0x10
#define PWM_CTR_SEL_OFFSET 0x12
#define PWM_DCR0_1_OFFSET 0x14
#define PWM_DCR2_3_OFFSET 0x16
#define PWM_DCR4_5_OFFSET 0x18
#define PWM_DCR6_7_OFFSET 0x1A
#define PWM_STEP3_0_OFFSET 0x1C
#define PWM_STEP7_4_OFFSET 0x1E
/*TACH Register*/
#define TACH_CTRL_OFFSET 0x00
#define TACH_INT_OFFSET 0x02
#define TACH0_DATA_OFFSET 0x04
#define TACH1_DATA_OFFSET 0x06
#define TACH2_DATA_OFFSET 0x08
#define TACH3_DATA_OFFSET 0x0A

#define PWM_REG_ADDR(offset) REG_ADDR(PWM_BASE_ADDR, offset)
#define PWM_REG(offset) REG16(PWM_REG_ADDR(offset))
#define TACH_REG_ADDR(offset) REG_ADDR(TACH_BASE_ADDR, offset)
#define TACH_REG(offset) REG16(TACH_REG_ADDR(offset))

#define PWM_CTRL PWM_REG(PWM_CTRL_OFFSET)
#define PWM_MODE PWM_REG(PWM_MODE_OFFSET)
#define PWM_SCALER0 PWM_REG(PWM_SCALER0_OFFSET)
#define PWM_SCALER1 PWM_REG(PWM_SCALER1_OFFSET)
#define PWM_SCALER2 PWM_REG(PWM_SCALER2_OFFSET)
#define PWM_SCALER3 PWM_REG(PWM_SCALER3_OFFSET)
#define PWM_CTR0_1 PWM_REG(PWM_CTR0_1_OFFSET)
#define PWM_CTR2_3 PWM_REG(PWM_CTR2_3_OFFSET)
#define PWM_CLK_SEL PWM_REG(PWM_CLK_SEL_OFFSET)
#define PWM_CTR_SEL PWM_REG(PWM_CTR_SEL_OFFSET)
#define PWM_DCR0_1 PWM_REG(PWM_DCR0_1_OFFSET)
#define PWM_DCR2_3 PWM_REG(PWM_DCR2_3_OFFSET)
#define PWM_DCR4_5 PWM_REG(PWM_DCR4_5_OFFSET)
#define PWM_DCR6_7 PWM_REG(PWM_DCR6_7_OFFSET)
#define PWM_STEP3_0 PWM_REG(PWM_STEP3_0_OFFSET)
#define PWM_STEP7_4 PWM_REG(PWM_STEP7_4_OFFSET)
/*TACH Register*/
#define TACH_CTRL TACH_REG(TACH_CTRL_OFFSET)
#define TACH_INT TACH_REG(TACH_INT_OFFSET)
#define TACH0_DATA TACH_REG(TACH0_DATA_OFFSET)
#define TACH1_DATA TACH_REG(TACH1_DATA_OFFSET)
#define TACH2_DATA TACH_REG(TACH2_DATA_OFFSET)
#define TACH3_DATA TACH_REG(TACH3_DATA_OFFSET)
#endif
/***********************************UART  Register Set**********************************/
#ifndef UART_BASE_ADDR_DEFINE
#define UART_BASE_ADDR_DEFINE

#define UART_BASE_ADDR 0x5000UL
#define UARTA_BASE_ADDR 0x5000UL
#define UARTB_BASE_ADDR 0x5400UL
#define UART0_BASE_ADDR 0x5800UL
#define UART1_BASE_ADDR 0x5C00UL
#define UARTn_BASE_ADDR(n) ((n)>=UARTA_CHANNEL? UARTA_BASE_ADDR:UART0_BASE_ADDR + (( (n) & 1 ) << 10))

#define UART_REG_SIZE DEC8

#define UART_RBR_OFFSET 0x00
#define UART_THR_OFFSET 0x00
#define UART_DLL_OFFSET 0x00
#define UART_DLH_OFFSET 0x01
#define UART_IER_OFFSET 0x01
#define UART_IIR_OFFSET 0x02
#define UART_FCR_OFFSET 0x02
#define UART_LCR_OFFSET 0x03
#define UART_MICR_OFFSET 0x04
#define UART_LSR_OFFSET 0x05
#define UART_MSR_OFFSET 0x06
#define UART_USR_OFFSET 0x1F

#define UARTA_REG_ADDR(offset) REG_ADDR(UARTA_BASE_ADDR, offset)
#define UARTB_REG_ADDR(offset) REG_ADDR(UARTB_BASE_ADDR, offset)
#define UART0_REG_ADDR(offset) REG_ADDR(UART0_BASE_ADDR, offset)
#define UART1_REG_ADDR(offset) REG_ADDR(UART1_BASE_ADDR, offset)
#define UARTn_REG_ADDR(n,offset) REG_ADDR(UARTn_BASE_ADDR(n), offset)

#define UARTA_REG(offset) REG8(UARTA_REG_ADDR(offset))
#define UARTB_REG(offset) REG8(UARTB_REG_ADDR(offset))
#define UART0_REG(offset) REG8(UART0_REG_ADDR(offset))
#define UART1_REG(offset) REG8(UART1_REG_ADDR(offset))
#define UARTn_REG(n,offset) REG8(UARTn_REG_ADDR(n,offset))

#define UARTA_RX UARTA_REG(UART_RBR_OFFSET)
#define UARTA_TX UARTA_REG(UART_THR_OFFSET)
#define UARTA_DLL UARTA_REG(UART_DLL_OFFSET)
#define UARTA_DLH UARTA_REG(UART_DLH_OFFSET)
#define UARTA_IER UARTA_REG(UART_IER_OFFSET)
#define UARTA_IIR UARTA_REG(UART_IIR_OFFSET)
#define UARTA_FCR UARTA_REG(UART_FCR_OFFSET)
#define UARTA_LCR UARTA_REG(UART_LCR_OFFSET)
#define UARTA_MICR UARTA_REG(UART_MICR_OFFSET)
#define UARTA_LSR UARTA_REG(UART_LSR_OFFSET)
#define UARTA_MSR UARTA_REG(UART_MSR_OFFSET)
#define UARTA_USR UARTA_REG(UART_USR_OFFSET)

#define UARTB_RX UARTB_REG(UART_RBR_OFFSET)
#define UARTB_TX UARTB_REG(UART_THR_OFFSET)
#define UARTB_DLL UARTB_REG(UART_DLL_OFFSET)
#define UARTB_DLH UARTB_REG(UART_DLH_OFFSET)
#define UARTB_IER UARTB_REG(UART_IER_OFFSET)
#define UARTB_IIR UARTB_REG(UART_IIR_OFFSET)
#define UARTB_FCR UARTB_REG(UART_FCR_OFFSET)
#define UARTB_LCR UARTB_REG(UART_LCR_OFFSET)
#define UARTB_MICR UARTB_REG(UART_MICR_OFFSET)
#define UARTB_LSR UARTB_REG(UART_LSR_OFFSET)
#define UARTB_MSR UARTB_REG(UART_MSR_OFFSET)
#define UARTB_USR UARTB_REG(UART_USR_OFFSET)

#define UART0_RX UART0_REG(UART_RBR_OFFSET)
#define UART0_TX UART0_REG(UART_THR_OFFSET)
#define UART0_DLL UART0_REG(UART_DLL_OFFSET)
#define UART0_DLH UART0_REG(UART_DLH_OFFSET)
#define UART0_IER UART0_REG(UART_IER_OFFSET)
#define UART0_IIR UART0_REG(UART_IIR_OFFSET)
#define UART0_FCR UART0_REG(UART_FCR_OFFSET)
#define UART0_LCR UART0_REG(UART_LCR_OFFSET)
// #define UART0_MICR UART0_REG(UART_MICR_OFFSET)
#define UART0_LSR UART0_REG(UART_LSR_OFFSET)
// #define UART0_MSR UART0_REG(UART_MSR_OFFSET)
// #define UART0_USR UART0_REG(UART_USR_OFFSET)

#define UART1_RX UART1_REG(UART_RBR_OFFSET)
#define UART1_TX UART1_REG(UART_THR_OFFSET)
#define UART1_DLL UART1_REG(UART_DLL_OFFSET)
#define UART1_DLH UART1_REG(UART_DLH_OFFSET)
#define UART1_IER UART1_REG(UART_IER_OFFSET)
#define UART1_IIR UART1_REG(UART_IIR_OFFSET)
#define UART1_FCR UART1_REG(UART_FCR_OFFSET)
#define UART1_LCR UART1_REG(UART_LCR_OFFSET)
// #define UART1_MICR UART1_REG(UART_MICR_OFFSET)
#define UART1_LSR UART1_REG(UART_LSR_OFFSET)
// #define UART1_MSR UART1_REG(UART_MSR_OFFSET)
// #define UART1_USR UART1_REG(UART_USR_OFFSET)

#define UARTn_RX(n) UARTn_REG(n,UART_RBR_OFFSET)
#define UARTn_TX(n) UARTn_REG(n,UART_THR_OFFSET)
#define UARTn_DLL(n) UARTn_REG(n,UART_DLL_OFFSET)
#define UARTn_DLH(n) UARTn_REG(n,UART_DLH_OFFSET)
#define UARTn_IER(n) UARTn_REG(n,UART_IER_OFFSET)
#define UARTn_IIR(n) UARTn_REG(n,UART_IIR_OFFSET)
#define UARTn_FCR(n) UARTn_REG(n,UART_FCR_OFFSET)
#define UARTn_LCR(n) UARTn_REG(n,UART_LCR_OFFSET)
#define UARTn_MICR(n) UARTn_REG(n,UART_MICR_OFFSET)
#define UARTn_LSR(n) UARTn_REG(n,UART_LSR_OFFSET)
#define UARTn_MSR(n) UARTn_REG(n,UART_MSR_OFFSET)
#define UARTn_USR(n) UARTn_REG(n,UART_USR_OFFSET)
#endif
/***********************************SPIM  Register Set**********************************/
#ifndef SPIM_BASE_ADDR_DEFINE
#define SPIM_BASE_ADDR_DEFINE

#define SPIM_BASE_ADDR 0x6000UL

#define SPIM_REG_SIZE DEC16

#define SPIM_CTRL_OFFSET 0x00
#define SPIM_CPSR_OFFSET 0x02
#define SPIM_TXFTLR_OFFSET 0x04
#define SPIM_RXFTLR_OFFSET 0x06
#define SPIM_TXFLR_OFFSET 0x08
#define SPIM_RXFLR_OFFSET 0x0A
#define SPIM_SR_OFFSET 0x0C
#define SPIM_IMSR_OFFSET 0x0E
#define SPIM_ISR_OFFSET 0x10
#define SPIM_DA_OFFSET 0x12
#define SPIM_CSN0_OFFSET 0x14
#define SPIM_CSN1_OFFSET 0x16
#define SPIM_MODE_OFFSET 0x18
#define SPIM_RDNUM_OFFSET 0x1A
#define SPIM_SAMPDELAY_OFFSET 0x1C

#define SPIM_REG_ADDR(offset) REG_ADDR(SPIM_BASE_ADDR, offset)
#define SPIM_REG(offset) REG16(SPIM_REG_ADDR(offset))

#define SPIM_CTRL SPIM_REG(SPIM_CTRL_OFFSET)
#define SPIM_CPSR SPIM_REG(SPIM_CPSR_OFFSET)
#define SPIM_TXFTLR SPIM_REG(SPIM_TXFTLR_OFFSET)
#define SPIM_RXFTLR SPIM_REG(SPIM_RXFTLR_OFFSET)
#define SPIM_TXFLR SPIM_REG(SPIM_TXFLR_OFFSET)
#define SPIM_RXFLR SPIM_REG(SPIM_RXFLR_OFFSET)
#define SPIM_SR SPIM_REG(SPIM_SR_OFFSET)
#define SPIM_IMSR SPIM_REG(SPIM_IMSR_OFFSET)
#define SPIM_ISR SPIM_REG(SPIM_ISR_OFFSET)
#define SPIM_DA SPIM_REG(SPIM_DA_OFFSET)
#define SPIM_CSN0 SPIM_REG(SPIM_CSN0_OFFSET)
#define SPIM_CSN1 SPIM_REG(SPIM_CSN1_OFFSET)
#define SPIM_MODE SPIM_REG(SPIM_MODE_OFFSET)
#define SPIM_RDNUM SPIM_REG(SPIM_RDNUM_OFFSET)
#define SPIM_SAMPDELAY SPIM_REG(SPIM_SAMPDELAY_OFFSET)
#endif
/***********************************PECI  Register Set**********************************/
#ifndef PECI_BASE_ADDR_DEFINE
#define PECI_BASE_ADDR_DEFINE

#define PECI_BASE_ADDR 0x7C00UL

#define PECI_REG_SIZE DEC8

#define PECI_STAR_OFFSET 0x00
#define PECI_CTRL1R_OFFSET 0x01
#define PECI_CMDR_OFFSET 0x02
#define PECI_TAR_ADDR_OFFSET 0x03
#define PECI_WRLR_OFFSET 0x04
#define PECI_RDLR_OFFSET 0x05
#define PECI_WRDAR_OFFSET 0x06
#define PECI_RDDAR_OFFSET 0x07
#define PECI_CTRL2R_OFFSET 0x01
#define PECI_RWRFCSR_OFFSET 0x02
#define PECI_RRDFCSR_OFFSET 0x03
#define PECI_WRFCSR_OFFSET 0x04
#define PECI_RDFCSR_OFFSET 0x05
#define PECI_AWFCSR_OFFSET 0x06
#define PECI_PADCTLR_OFFSET 0x07

#define PECI_REG_ADDR(offset) REG_ADDR(PECI_BASE_ADDR, offset)
#define PECI_REG(offset) REG8(PECI_REG_ADDR(offset))

#define PECI_STAR PECI_REG(PECI_STAR_OFFSET)
#define PECI_CTRL1R PECI_REG(PECI_CTRL1R_OFFSET)
#define PECI_CMDR PECI_REG(PECI_CMDR_OFFSET)
#define PECI_TAR_ADDR PECI_REG(PECI_TAR_ADDR_OFFSET)
#define PECI_WRLR PECI_REG(PECI_WRLR_OFFSET)
#define PECI_RDLR PECI_REG(PECI_RDLR_OFFSET)
#define PECI_WRDAR PECI_REG(PECI_WRDAR_OFFSET)
#define PECI_RDDAR PECI_REG(PECI_RDDAR_OFFSET)
#define PECI_CTRL2R PECI_REG(PECI_CTRL2R_OFFSET)
#define PECI_RWRFCSR PECI_REG(PECI_RWRFCSR_OFFSET)
#define PECI_RRDFCSR PECI_REG(PECI_RRDFCSR_OFFSET)
#define PECI_WRFCSR PECI_REG(PECI_WRFCSR_OFFSET)
#define PECI_RDFCSR PECI_REG(PECI_RDFCSR_OFFSET)
#define PECI_AWFCSR PECI_REG(PECI_AWFCSR_OFFSET)
#define PECI_PADCTLR PECI_REG(PECI_PADCTLR_OFFSET)
#endif
/**************************************** ROM ****************************************/
#ifndef ROM_BASE_ADDR_DEFINE
#define ROM_BASE_ADDR_DEFINE

#define ROM_BASE_ADDR 0x10000UL // 0x17FFF-32K

#define BOOT_ROM_ADDR(offset) REG_ADDR(ROM_BASE_ADDR,((offset)&0x7FFF))

#define BOOT_ROM32(offset) REG32(BOOT_ROM_ADDR((offset)&(~0b11)))
#define BOOT_ROM16(offset) REG16(BOOT_ROM_ADDR((offset)&(~0b1)))
#define BOOT_ROM8(offset) REG8(BOOT_ROM_ADDR((offset)))
#endif
/**************************************** RAM ****************************************/
#ifndef RAM_BASE_ADDR_DEFINE
#define RAM_BASE_ADDR_DEFINE

#define DRAM_BASE_ADDR 0x20000UL // 0x27FFF-32k
#define IRAM_BASE_ADDR 0x28000UL // 0x2FFFF-32k
#define IRAM0_BASE_ADDR IRAM_BASE_ADDR

#define DATA_DRAM_ADDR(offset) REG_ADDR(DRAM_BASE_ADDR,((offset)&0x7FFF))
#define DATA_IRAM_ADDR(offset) REG_ADDR(IRAM_BASE_ADDR,((offset)&0x7FFF))
#define DATA_RAM_ADDR(offset) REG_ADDR(DRAM_BASE_ADDR,((offset)&0xFFFF))

#define DATA_DRAM32(offset) REG32(DATA_DRAM_ADDR((offset)&(~0b11)))
#define DATA_DRAM16(offset) REG16(DATA_DRAM_ADDR((offset)&(~0b1)))
#define DATA_DRAM8(offset) REG8(DATA_DRAM_ADDR((offset)))

#define DATA_IRAM32(offset) REG32(DATA_IRAM_ADDR((offset)&(~0b11)))
#define DATA_IRAM16(offset) REG16(DATA_IRAM_ADDR((offset)&(~0b1)))
#define DATA_IRAM8(offset) REG8(DATA_IRAM_ADDR((offset)))

#define DATA_RAM32(offset) REG32(DATA_RAM_ADDR((offset)&(~0b11)))
#define DATA_RAM16(offset) REG16(DATA_RAM_ADDR((offset)&(~0b1)))
#define DATA_RAM8(offset) REG8(DATA_RAM_ADDR((offset)))
#endif
/***********************************SPI External Flash Control Register Set**********************************/
#ifndef SPIFE_BASE_ADDR_DEFINE
#define SPIFE_BASE_ADDR_DEFINE

#define SPIFE_BASE_ADDR 0x30000UL

#define SPIFE_REG_SIZE DEC32

#define SPIFE_CTL0_OFFSET 0x00
#define SPIFE_FCNT_OFFSET 0x04
#define SPIFE_STA_OFFSET 0x08
#define SPIFE_RDY_OFFSET 0x0C
#define SPIFE_INTMASK_OFFSET 0x10
#define SPIFE_DLYCNT_OFFSET 0x14
#define SPIFE_DBYTE_OFFSET 0x18
#define SPIFE_FTOP_OFFSET 0x1C

#define SPIFE_REG_ADDR(offset) REG_ADDR(SPIFE_BASE_ADDR, offset)
#define SPIFE_REG(offset) REG32(SPIFE_REG_ADDR(offset))

#define SPIFE_CTL0 SPIFE_REG(SPIFE_CTL0_OFFSET)
#define SPIFE_FCNT SPIFE_REG(SPIFE_FCNT_OFFSET)
#define SPIFE_STA SPIFE_REG(SPIFE_STA_OFFSET)
#define SPIFE_RDY SPIFE_REG(SPIFE_RDY_OFFSET)
#define SPIFE_INTMASK SPIFE_REG(SPIFE_INTMASK_OFFSET)
#define SPIFE_DLYCNT SPIFE_REG(SPIFE_DLYCNT_OFFSET)
#define SPIFE_DBYTE SPIFE_REG(SPIFE_DBYTE_OFFSET)
#define SPIFE_FTOP SPIFE_REG(SPIFE_FTOP_OFFSET)
#endif
/***********************************SYSCTL  Register Set**********************************/
#ifndef SYSCTL_BASE_ADDR_DEFINE
#define SYSCTL_BASE_ADDR_DEFINE

#define SYSCTL_BASE_ADDR 0x30400UL

#define SYSCTL_REG_SIZE DEC32

#define SYSCTL_PNPKEY_OFFSET 0x00
#define SYSCTL_IDVER_OFFSET 0x04
#define SYSCTL_HDEVEN_OFFSET 0x08
#define SYSCTL_PORTCFG_OFFSET 0x0C
#define SYSCTL_SPCTL0_OFFSET 0x10
#define SYSCTL_SPCTL1_OFFSET 0x14
#define SYSCTL_RESERVER_OFFSET 0x18
#define SYSCTL_ESTAT_OFFSET 0x1C
#define SYSCTL_MODEN0_OFFSET 0x20
#define SYSCTL_MODEN1_OFFSET 0x24
#define SYSCTL_RST0_OFFSET 0x28
#define SYSCTL_RST1_OFFSET 0x2C
#define SYSCTL_CLKDIV_SLEEP_GPIODB_OFFSET 0x30
// #define SYSCTL_CLKDIV_OWI_OFFSET 0x34
#define SYSCTL_CLKDIV_CEC_OFFSET 0x38
#define SYSCTL_CLKDIV_TMR0_OFFSET 0x3C
#define SYSCTL_CLKDIV_TMR1_OFFSET 0x40
#define SYSCTL_CLKDIV_TMR2_OFFSET 0x44
#define SYSCTL_CLKDIV_TMR3_OFFSET 0x48
#define SYSCTL_WDT_CFG_OFFSET 0x4C
#define SYSCTL_CLKDIV_GPIODB_OFFSET 0x50
#define SYSCTL_PIO0_CFG_OFFSET 0x54
#define SYSCTL_PIO1_CFG_OFFSET 0x58
#define SYSCTL_PIO2_CFG_OFFSET 0x5C
#define SYSCTL_PIO3_CFG_OFFSET 0x60
#define SYSCTL_PIO4_CFG_OFFSET 0x64
#define SYSCTL_PIO5_CFG_OFFSET 0x68
#define SYSCTL_PIOA_UPCFG_OFFSET 0x6C
#define SYSCTL_PIOB_UPCFG_OFFSET 0x70
#define SYSCTL_PIOCD_UPCFG_OFFSET 0x74
#define SYSCTL_PIOE_UPCFG_OFFSET 0x78
#define SYSCTL_PIO_CFG_OFFSET 0x7C
#define SYSCTL_CRYPTODBG_FLAG_OFFSET 0x80
#define SYSCTL_CLKDIV_SMB_OFFSET 0x84
#define SYSCTL_CLKDIV_UART_OFFSET 0x88
#define SYSCTL_TRSMAX_OFFSET 0x8C
#define SYSCTL_CLKDIV_PS2_OFFSET 0x90
#define SYSCTL_CLKDIV_SPIM_OFFSET 0x94
#define SYSCTL_PMUCSR_OFFSET 0x98
#define SYSCTL_PWRSWCSR_OFFSET 0x9C
#define SYSCTL_PMCODEN_OFFSET 0xA0
#define SYSCTL_PIOA_IECFG_OFFSET 0xA4
#define SYSCTL_PIOB_IECFG_OFFSET 0xA8
#define SYSCTL_PIOCD_IECFG_OFFSET 0xAC
#define SYSCTL_PIOE_IECFG_OFFSET 0xB0
#define SYSCTL_CLKDIV_I3C_OFFSET 0xB4
#define SYSCTL_CLKDIV_PECI_OFFSET 0xB8
#define SYSCTL_PORINT_OFFSET 0xBC
#define SYSCTL_CFG_OFFSET 0xC0
#define SYSCTL_DBG_STATE_OFFSET 0xC4
#define SYSCTL_SERIRQ_PS_OFFSET 0xC8
#define SYSCTL_CLKDIV_OSC96M_OFFSET 0xCC
#define SYSCTL_CLKDIV_OSC96M_ADC_OFFSET 0xD0
#define SYSCTL_SLEEPCFG_OFFSET 0xD4
#define SYSCTL_OSCTRIM_OFFSET 0xD8
#define SYSCTL_DVDD_EN_OFFSET 0xDC
#define SYSCTL_PAD_1P8EN0_OFFSET 0xE0
#define SYSCTL_PECI_PAD_CTRL_OFFSET 0xE4
#define SYSCTL_P80_ADDR_CFG_OFFSET 0xE8
#define SYSCTL_SPIFE_SAMPLE_DELAY_OFFSET 0xEC
#define SYSCTL_PIOA_PDCFG_OFFSET 0xF0
#define SYSCTL_PIOB_PDCFG_OFFSET 0xF4
#define SYSCTL_PIOCD_PDCFG_OFFSET 0xF8
#define SYSCTL_PIOE_PDCFG_OFFSET 0xFC
#define SYSCTL_DMA_SEL_OFFSET 0x100
#define SYSCTL_PMU_CFG_OFFSET 0x108
#define SYSCTL_PSW_ACK_OFFSET 0x10C
#define SYSCTL_RET_CTRL_OFFSET 0x110
#define SYSCTL_PAD_1P8EN1_OFFSET 0x114
#define SYSCTL_ESPI_P80_CFG_OFFSET 0x118

#define SYSCTL_REG_ADDR(offset) REG_ADDR(SYSCTL_BASE_ADDR, offset)
#define SYSCTL_REG(offset) REG32(SYSCTL_REG_ADDR(offset))

#define SYSCTL_PNPKEY SYSCTL_REG(SYSCTL_PNPKEY_OFFSET)
#define SYSCTL_IDVER SYSCTL_REG(SYSCTL_IDVER_OFFSET)
#define SYSCTL_HDEVEN SYSCTL_REG(SYSCTL_HDEVEN_OFFSET)
#define SYSCTL_PORTCFG SYSCTL_REG(SYSCTL_PORTCFG_OFFSET)
#define SYSCTL_SPCTL0 SYSCTL_REG(SYSCTL_SPCTL0_OFFSET)
#define SYSCTL_SPCTL1 SYSCTL_REG(SYSCTL_SPCTL1_OFFSET)
#define SYSCTL_RESERVER SYSCTL_REG(SYSCTL_RESERVER_OFFSET)
#define SYSCTL_ESTAT SYSCTL_REG(SYSCTL_ESTAT_OFFSET)
#define SYSCTL_MODEN0 SYSCTL_REG(SYSCTL_MODEN0_OFFSET)
#define SYSCTL_MODEN1 SYSCTL_REG(SYSCTL_MODEN1_OFFSET)
#define SYSCTL_RST0 SYSCTL_REG(SYSCTL_RST0_OFFSET)
#define SYSCTL_RST1 SYSCTL_REG(SYSCTL_RST1_OFFSET)
#define SYSCTL_CLKDIV_SLEEP_GPIODB SYSCTL_REG(SYSCTL_CLKDIV_SLEEP_GPIODB_OFFSET)
// #define SYSCTL_CLKDIV_OWI SYSCTL_REG(SYSCTL_CLKDIV_OWI_OFFSET)
#define SYSCTL_CLKDIV_CEC SYSCTL_REG(SYSCTL_CLKDIV_CEC_OFFSET)
#define SYSCTL_CLKDIV_TMR0 SYSCTL_REG(SYSCTL_CLKDIV_TMR0_OFFSET)
#define SYSCTL_CLKDIV_TMR1 SYSCTL_REG(SYSCTL_CLKDIV_TMR1_OFFSET)
#define SYSCTL_CLKDIV_TMR2 SYSCTL_REG(SYSCTL_CLKDIV_TMR2_OFFSET)
#define SYSCTL_CLKDIV_TMR3 SYSCTL_REG(SYSCTL_CLKDIV_TMR3_OFFSET)
#define SYSCTL_WDT_CFG SYSCTL_REG(SYSCTL_WDT_CFG_OFFSET)
#define SYSCTL_CLKDIV_GPIODB SYSCTL_REG(SYSCTL_CLKDIV_GPIODB_OFFSET)
#define SYSCTL_PIO0_CFG SYSCTL_REG(SYSCTL_PIO0_CFG_OFFSET)
#define SYSCTL_PIO1_CFG SYSCTL_REG(SYSCTL_PIO1_CFG_OFFSET)
#define SYSCTL_PIO2_CFG SYSCTL_REG(SYSCTL_PIO2_CFG_OFFSET)
#define SYSCTL_PIO3_CFG SYSCTL_REG(SYSCTL_PIO3_CFG_OFFSET)
#define SYSCTL_PIO4_CFG SYSCTL_REG(SYSCTL_PIO4_CFG_OFFSET)
#define SYSCTL_PIO5_CFG SYSCTL_REG(SYSCTL_PIO5_CFG_OFFSET)
#define SYSCTL_PIOA_UPCFG SYSCTL_REG(SYSCTL_PIOA_UPCFG_OFFSET)
#define SYSCTL_PIOB_UPCFG SYSCTL_REG(SYSCTL_PIOB_UPCFG_OFFSET)
#define SYSCTL_PIOCD_UPCFG SYSCTL_REG(SYSCTL_PIOCD_UPCFG_OFFSET)
#define SYSCTL_PIOE_UPCFG SYSCTL_REG(SYSCTL_PIOE_UPCFG_OFFSET)
#define SYSCTL_PIO_CFG SYSCTL_REG(SYSCTL_PIO_CFG_OFFSET)
#define SYSCTL_CRYPTODBG_FLAG SYSCTL_REG(SYSCTL_CRYPTODBG_FLAG_OFFSET)
#define SYSCTL_CLKDIV_SMB SYSCTL_REG(SYSCTL_CLKDIV_SMB_OFFSET)
#define SYSCTL_CLKDIV_UART SYSCTL_REG(SYSCTL_CLKDIV_UART_OFFSET)
#define SYSCTL_TRSMAX SYSCTL_REG(SYSCTL_TRSMAX_OFFSET)
#define SYSCTL_CLKDIV_PS2 SYSCTL_REG(SYSCTL_CLKDIV_PS2_OFFSET)
#define SYSCTL_CLKDIV_SPIM SYSCTL_REG(SYSCTL_CLKDIV_SPIM_OFFSET)
#define SYSCTL_PMUCSR SYSCTL_REG(SYSCTL_PMUCSR_OFFSET)
#define SYSCTL_PWRSWCSR SYSCTL_REG(SYSCTL_PWRSWCSR_OFFSET)
#define SYSCTL_PMCODEN SYSCTL_REG(SYSCTL_PMCODEN_OFFSET)
#define SYSCTL_PIOA_IECFG SYSCTL_REG(SYSCTL_PIOA_IECFG_OFFSET)
#define SYSCTL_PIOB_IECFG SYSCTL_REG(SYSCTL_PIOB_IECFG_OFFSET)
#define SYSCTL_PIOCD_IECFG SYSCTL_REG(SYSCTL_PIOCD_IECFG_OFFSET)
#define SYSCTL_PIOE_IECFG SYSCTL_REG(SYSCTL_PIOE_IECFG_OFFSET)
#define SYSCTL_CLKDIV_I3C SYSCTL_REG(SYSCTL_CLKDIV_I3C_OFFSET)
#define SYSCTL_CLKDIV_PECI SYSCTL_REG(SYSCTL_CLKDIV_PECI_OFFSET)
#define SYSCTL_PORINT SYSCTL_REG(SYSCTL_PORINT_OFFSET)
#define SYSCTL_CFG SYSCTL_REG(SYSCTL_CFG_OFFSET)
#define SYSCTL_DBG_STATE SYSCTL_REG(SYSCTL_DBG_STATE_OFFSET)
#define SYSCTL_SERIRQ_PS SYSCTL_REG(SYSCTL_SERIRQ_PS_OFFSET)
#define SYSCTL_CLKDIV_OSC96M SYSCTL_REG(SYSCTL_CLKDIV_OSC96M_OFFSET)
#define SYSCTL_CLKDIV_OSC96M_ADC SYSCTL_REG(SYSCTL_CLKDIV_OSC96M_ADC_OFFSET)
#define SYSCTL_SLEEPCFG SYSCTL_REG(SYSCTL_SLEEPCFG_OFFSET)
#define SYSCTL_OSCTRIM SYSCTL_REG(SYSCTL_OSCTRIM_OFFSET)
#define SYSCTL_DVDD_EN SYSCTL_REG(SYSCTL_DVDD_EN_OFFSET)
#define SYSCTL_PAD_1P8EN0 SYSCTL_REG(SYSCTL_PAD_1P8EN0_OFFSET)
#define SYSCTL_PECI_PAD_CTRL SYSCTL_REG(SYSCTL_PECI_PAD_CTRL_OFFSET)
#define SYSCTL_P80_ADDR_CFG SYSCTL_REG(SYSCTL_P80_ADDR_CFG_OFFSET)
#define SYSCTL_SPIFE_SAMPLE_DELAY SYSCTL_REG(SYSCTL_SPIFE_SAMPLE_DELAY_OFFSET)
#define SYSCTL_PIOA_PDCFG SYSCTL_REG(SYSCTL_PIOA_PDCFG_OFFSET)
#define SYSCTL_PIOB_PDCFG SYSCTL_REG(SYSCTL_PIOB_PDCFG_OFFSET)
#define SYSCTL_PIOCD_PDCFG SYSCTL_REG(SYSCTL_PIOCD_PDCFG_OFFSET)
#define SYSCTL_PIOE_PDCFG SYSCTL_REG(SYSCTL_PIOE_PDCFG_OFFSET)
#define SYSCTL_DMA_SEL SYSCTL_REG(SYSCTL_DMA_SEL_OFFSET)
#define SYSCTL_PMU_CFG SYSCTL_REG(SYSCTL_PMU_CFG_OFFSET)
#define SYSCTL_PSW_ACK SYSCTL_REG(SYSCTL_PSW_ACK_OFFSET)
#define SYSCTL_RET_CTRL SYSCTL_REG(SYSCTL_RET_CTRL_OFFSET)
#define SYSCTL_PAD_1P8EN1 SYSCTL_REG(SYSCTL_PAD_1P8EN1_OFFSET)
#define SYSCTL_ESPI_P80_CFG SYSCTL_REG(SYSCTL_ESPI_P80_CFG_OFFSET)
#endif
/*********************************** IVT **********************************/
#ifndef IVT_BASE_ADDR_DEFINE
#define IVT_BASE_ADDR_DEFINE

#define IVT_BASE_ADDR 0x30800UL
#define IVTn_BASE_ADDR(n) (IVT_BASE_ADDR +(((n)&31)<<2))
#define TRAP_JMP_INST_BASE_ADDR 0x30880UL

#define IVT_REG_SIZE DEC32
#define TRAP_JMP_INST_REG_SIZE DEC32

#define IVT_CPUS_ADDR_OFFSET 0x00
#define IVT_CPUT_ADDR_OFFSET 0x04
#define IVT_CPUR_ADDR_OFFSET 0x08
#define IVT_SWUC_ADDR_OFFSET 0x0C
#define IVT_LPC_ESPI_RST_ADDR_OFFSET 0x10
#define IVT_PWRSW_ADDR_OFFSET 0x14
#define IVT_PS2_0_ADDR_OFFSET 0x18
#define IVT_KBS_SDV_ADDR_OFFSET 0x1C
#define IVT_KBS_PRESS_ADDR_OFFSET 0x20
#define IVT_TACH0_ADDR_OFFSET 0x24
#define IVT_TACH1_ADDR_OFFSET 0x28
#define IVT_TACH2_ADDR_OFFSET 0x2C
#define IVT_TACH3_ADDR_OFFSET 0x30
#define IVT_KBC_IBF_ADDR_OFFSET 0x34
#define IVT_KBC_OBE_ADDR_OFFSET 0x38
#define IVT_PMC1_IBF_ADDR_OFFSET 0x3C
#define IVT_PMC1_OBE_ADDR_OFFSET 0x40
#define IVT_WU42_ADDR_OFFSET 0x44
#define IVT_RTC_ADDR_OFFSET 0x48
#define IVT_WDT_ADDR_OFFSET 0x4C
#define IVT_ADC_ADDR_OFFSET 0x50
#define IVT_UART0_ADDR_OFFSET 0x54
#define IVT_UARTA_ADDR_OFFSET 0x58
#define IVT_UARTB_ADDR_OFFSET 0x5C
#define IVT_SM_EC_ADDR_OFFSET 0x60
#define IVT_SM_HOST_ADDR_OFFSET 0x64
#define IVT_TIMER0_ADDR_OFFSET 0x68
#define IVT_TIMER1_ADDR_OFFSET 0x6C
#define IVT_TIMER2_ADDR_OFFSET 0x70
#define IVT_TIMER3_ADDR_OFFSET 0x74
#define IVT_INTC0_ADDR_OFFSET 0x78
#define IVT_INTC1_ADDR_OFFSET 0x7C

#define IVTn_REG_ADDR(n) REG_ADDR(IVTn_BASE_ADDR(n), 0)
#define IVTn_REG(n) REG32(IVTn_REG_ADDR(n))
#define IVT_REG_ADDR(offset) REG_ADDR(IVT_BASE_ADDR, offset)
#define IVT_REG(offset) REG32(IVT_REG_ADDR(offset))

#define IVTn_HANDLER_ADDR(n) IVTn_REG(n)

#define IVT_CPUS_ADDR IVT_REG(IVT_CPUS_ADDR_OFFSET)
#define IVT_CPUT_ADDR IVT_REG(IVT_CPUT_ADDR_OFFSET)
#define IVT_CPUR_ADDR IVT_REG(IVT_CPUR_ADDR_OFFSET)
#define IVT_SWUC_ADDR IVT_REG(IVT_SWUC_ADDR_OFFSET)
#define IVT_LPC_ESPI_RST_ADDR IVT_REG(IVT_LPC_ESPI_RST_ADDR_OFFSET)
#define IVT_PWRSW_ADDR IVT_REG(IVT_PWRSW_ADDR_OFFSET)
#define IVT_PS2_0_ADDR IVT_REG(IVT_PS2_0_ADDR_OFFSET)
#define IVT_KBS_SDV_ADDR IVT_REG(IVT_KBS_SDV_ADDR_OFFSET)
#define IVT_KBS_PRESS_ADDR IVT_REG(IVT_KBS_PRESS_ADDR_OFFSET)
#define IVT_TACH0_ADDR IVT_REG(IVT_TACH0_ADDR_OFFSET)
#define IVT_TACH1_ADDR IVT_REG(IVT_TACH1_ADDR_OFFSET)
#define IVT_TACH2_ADDR IVT_REG(IVT_TACH2_ADDR_OFFSET)
#define IVT_TACH3_ADDR IVT_REG(IVT_TACH3_ADDR_OFFSET)
#define IVT_KBC_IBF_ADDR IVT_REG(IVT_KBC_IBF_ADDR_OFFSET)
#define IVT_KBC_OBE_ADDR IVT_REG(IVT_KBC_OBE_ADDR_OFFSET)
#define IVT_PMC1_IBF_ADDR IVT_REG(IVT_PMC1_IBF_ADDR_OFFSET)
#define IVT_PMC1_OBE_ADDR IVT_REG(IVT_PMC1_OBE_ADDR_OFFSET)
#define IVT_WU42_ADDR IVT_REG(IVT_WU42_ADDR_OFFSET)
#define IVT_RTC_ADDR IVT_REG(IVT_RTC_ADDR_OFFSET)
#define IVT_WDT_ADDR IVT_REG(IVT_WDT_ADDR_OFFSET)
#define IVT_ADC_ADDR IVT_REG(IVT_ADC_ADDR_OFFSET)
#define IVT_UART0_ADDR IVT_REG(IVT_UART0_ADDR_OFFSET)
#define IVT_UARTA_ADDR IVT_REG(IVT_UARTA_ADDR_OFFSET)
#define IVT_UARTB_ADDR IVT_REG(IVT_UARTB_ADDR_OFFSET)
#define IVT_SM_EC_ADDR IVT_REG(IVT_SM_EC_ADDR_OFFSET)
#define IVT_SM_HOST_ADDR IVT_REG(IVT_SM_HOST_ADDR_OFFSET)
#define IVT_TIMER0_ADDR IVT_REG(IVT_TIMER0_ADDR_OFFSET)
#define IVT_TIMER1_ADDR IVT_REG(IVT_TIMER1_ADDR_OFFSET)
#define IVT_TIMER2_ADDR IVT_REG(IVT_TIMER2_ADDR_OFFSET)
#define IVT_TIMER3_ADDR IVT_REG(IVT_TIMER3_ADDR_OFFSET)
#define IVT_INTC0_ADDR IVT_REG(IVT_INTC0_ADDR_OFFSET)
#define IVT_INTC1_ADDR IVT_REG(IVT_INTC1_ADDR_OFFSET)

#define TRAP_JMP_INST REG32(TRAP_JMP_INST_BASE_ADDR)

#endif
/*********************************** DMA Register Set**********************************/
#ifndef DMA_BASE_ADDR_DEFINE
#define DMA_BASE_ADDR_DEFINE

#define DMA_BASE_ADDR 0x30C00UL

#define DMA_REG_SIZE DEC32

#define DMA_SAR0_OFFSET 0x0
#define DMA_DAR0_OFFSET 0x8
#define DMA_CTL0_low_OFFSET 0x18
#define DMA_CTL0_high_OFFSET 0x1C
#define DMA_CFG0_low_OFFSET 0x40
#define DMA_CFG0_high_OFFSET 0x44
#define DMA_DmaCfgReg_OFFSET 0x398
#define DMA_ChEnReg_OFFSET 0x3a0

#define DMA_REG_ADDR(offset) REG_ADDR(DMA_BASE_ADDR, offset)
#define DMA_REG(offset) REG32(DMA_REG_ADDR(offset)) 

#define DMA_SAR0 DMA_REG(DMA_SAR0_OFFSET)
#define DMA_DAR0 DMA_REG(DMA_DAR0_OFFSET)
#define DMA_CTL0_L DMA_REG(DMA_CTL0_low_OFFSET)
#define DMA_CTL0_H DMA_REG(DMA_CTL0_high_OFFSET)
#define DMA_CFG0_L DMA_REG(DMA_CFG0_low_OFFSET)
#define DMA_CFG0_H DMA_REG(DMA_CFG0_high_OFFSET)
#define DMA_DmaCfgReg DMA_REG(DMA_DmaCfgReg_OFFSET)
#define DMA_ChEnReg DMA_REG(DMA_ChEnReg_OFFSET)
#endif
/*********************************** SRAM(4K SHARE RAM) **********************************/
#ifndef SRAM_BASE_ADDR_DEFINE
#define SRAM_BASE_ADDR_DEFINE

#define SRAM_BASE_ADDR 0x31000UL

#define SHARE_RAM_ADDR(offset) REG_ADDR(SRAM_BASE_ADDR,((offset)&0xFFF))

#define SHARE_RAM32(offset) REG32(SHARE_RAM_ADDR((offset)&(~0b11)))
#define SHARE_RAM16(offset) REG16(SHARE_RAM_ADDR((offset)&(~0b1)))
#define SHARE_RAM8(offset) REG8(SHARE_RAM_ADDR((offset)))
#endif
/***********************************MAILBOX  Register Set**********************************/
#ifndef MAILBOX_BASE_ADDR_DEFINE
#define MAILBOX_BASE_ADDR_DEFINE

#define MAILBOX_BASE_ADDR 0x32000UL

#define MAILBOX_REG_SIZE DEC32

#define MAILBOX_REG_ADDR(offset) REG_ADDR(MAILBOX_BASE_ADDR, offset)
#define MAILBOX_REG(offset) REG32(MAILBOX_REG_ADDR(offset))

#define MAILBOX_E2CINFO0_OFFSET 0x00
#define MAILBOX_E2CINFO1_OFFSET 0x04
#define MAILBOX_E2CINFO2_OFFSET 0x08
#define MAILBOX_E2CINFO3_OFFSET 0x0C
#define MAILBOX_E2CINFO4_OFFSET 0x10
#define MAILBOX_E2CINFO5_OFFSET 0x14
#define MAILBOX_E2CINFO6_OFFSET 0x18
#define MAILBOX_E2CINFO7_OFFSET 0x1C
#define MAILBOX_C2EINFO0_OFFSET 0x20
#define MAILBOX_C2EINFO1_OFFSET 0x24
#define MAILBOX_C2EINFO2_OFFSET 0x28
#define MAILBOX_C2EINFO3_OFFSET 0x2C
#define MAILBOX_C2EINFO4_OFFSET 0x30
#define MAILBOX_C2EINFO5_OFFSET 0x34
#define MAILBOX_C2EINFO6_OFFSET 0x38
#define MAILBOX_C2EINFO7_OFFSET 0x3C
#define MAILBOX_E2CINT_OFFSET 0x40
#define MAILBOX_E2CINTEN_OFFSET 0x44
#define MAILBOX_C2EINT_OFFSET 0x48
#define MAILBOX_C2EINTEN_OFFSET 0x4C

#define MAILBOX_E2CINFO0 MAILBOX_REG(MAILBOX_E2CINFO0_OFFSET)
#define MAILBOX_E2CINFO1 MAILBOX_REG(MAILBOX_E2CINFO1_OFFSET)
#define MAILBOX_E2CINFO2 MAILBOX_REG(MAILBOX_E2CINFO2_OFFSET)
#define MAILBOX_E2CINFO3 MAILBOX_REG(MAILBOX_E2CINFO3_OFFSET)
#define MAILBOX_E2CINFO4 MAILBOX_REG(MAILBOX_E2CINFO4_OFFSET)
#define MAILBOX_E2CINFO5 MAILBOX_REG(MAILBOX_E2CINFO5_OFFSET)
#define MAILBOX_E2CINFO6 MAILBOX_REG(MAILBOX_E2CINFO6_OFFSET)
#define MAILBOX_E2CINFO7 MAILBOX_REG(MAILBOX_E2CINFO7_OFFSET)
#define MAILBOX_C2EINFO0 MAILBOX_REG(MAILBOX_C2EINFO0_OFFSET)
#define MAILBOX_C2EINFO1 MAILBOX_REG(MAILBOX_C2EINFO1_OFFSET)
#define MAILBOX_C2EINFO2 MAILBOX_REG(MAILBOX_C2EINFO2_OFFSET)
#define MAILBOX_C2EINFO3 MAILBOX_REG(MAILBOX_C2EINFO3_OFFSET)
#define MAILBOX_C2EINFO4 MAILBOX_REG(MAILBOX_C2EINFO4_OFFSET)
#define MAILBOX_C2EINFO5 MAILBOX_REG(MAILBOX_C2EINFO5_OFFSET)
#define MAILBOX_C2EINFO6 MAILBOX_REG(MAILBOX_C2EINFO6_OFFSET)
#define MAILBOX_C2EINFO7 MAILBOX_REG(MAILBOX_C2EINFO7_OFFSET)
#define MAILBOX_E2CINT MAILBOX_REG(MAILBOX_E2CINT_OFFSET)
#define MAILBOX_E2CINTEN MAILBOX_REG(MAILBOX_E2CINTEN_OFFSET)
#define MAILBOX_C2EINT MAILBOX_REG(MAILBOX_C2EINT_OFFSET)
#define MAILBOX_C2EINTEN MAILBOX_REG(MAILBOX_C2EINTEN_OFFSET)
#endif
/***********************************ESPI  Register Set**********************************/
#ifndef ESPI_BASE_ADDR_DEFINE
#define ESPI_BASE_ADDR_DEFINE

#define eSPI_SLAVE_BASE_ADDR 0x33000UL

#define ESPI_DEVID0_OFFSET 0x00
#define ESPI_DEVID1_OFFSET 0x01
#define ESPI_DEVID2_OFFSET 0x02
#define ESPI_DEVID3_OFFSET 0x03
#define ESPI_GCC0_OFFSET 0x04
#define ESPI_GCC1_OFFSET 0x05
#define ESPI_GCC2_OFFSET 0x06
#define ESPI_GCC3_OFFSET 0x07
#define ESPI_CH0_GCC0_OFFSET 0x08
#define ESPI_CH0_GCC1_OFFSET 0x09
#define ESPI_CH0_GCC2_OFFSET 0x0A
#define ESPI_CH0_GCC3_OFFSET 0x0B
#define ESPI_CH1_GCC0_OFFSET 0x0C
#define ESPI_CH1_GCC1_OFFSET 0x0D
#define ESPI_CH1_GCC2_OFFSET 0x0E
#define ESPI_CH1_GCC3_OFFSET 0x0F
#define ESPI_CH2_GCC0_OFFSET 0x10
#define ESPI_CH2_GCC1_OFFSET 0x11
#define ESPI_CH2_GCC2_OFFSET 0x12
#define ESPI_CH2_GCC3_OFFSET 0x13
#define ESPI_CH3_GCC0_OFFSET 0x14
#define ESPI_CH3_GCC1_OFFSET 0x15
#define ESPI_CH3_GCC2_OFFSET 0x16
#define ESPI_CH3_GCC3_OFFSET 0x17
#define ESPI_CH3_GCCE0_OFFSET 0x18
#define ESPI_CH3_GCCE1_OFFSET 0x19
#define ESPI_CH3_GCCE2_OFFSET 0x1A
#define ESPI_CH3_GCCE3_OFFSET 0x1B

#define ESPI_CHANNEL_READY_OFFSET 0x20
#define ESPI_ACK_TONU_OFFSET 0x21
#define ESPI_SLAVE_CTRL_OFFSET 0x22

#define ESPI_CTRL0_OFFSET 0x90
#define ESPI_CTRL1_OFFSET 0x91
#define ESPI_CTRL2_OFFSET 0x92
#define ESPI_CTRL3_OFFSET 0x93
#define ESPI_CTRL4_OFFSET 0x94
#define ESPI_CTRL5_OFFSET 0x95
#define ESPI_CTRL6_OFFSET 0x96
#define ESPI_CTRL7_OFFSET 0x97
#define ESPI_CTRL8_OFFSET 0x98
#define ESPI_CTRL9_OFFSET 0x99

#define ESPI_GCTRL0_OFFSET 0xA0
#define ESPI_GCTRL1_OFFSET 0xA1
#define ESPI_GCTRL2_OFFSET 0xA2
#define ESPI_GCTRL3_OFFSET 0xA3

#define ESPI_UCTRL0_OFFSET 0xB0
#define ESPI_UCTRL1_OFFSET 0xB1
#define ESPI_UCTRL2_OFFSET 0xB2
#define ESPI_UCTRL3_OFFSET 0xB3
#define ESPI_UCTRL4_OFFSET 0xB4
#define ESPI_UCTRL5_OFFSET 0xB5
#define ESPI_UCTRL6_OFFSET 0xB6
#define ESPI_UCTRL7_OFFSET 0xB7
#define ESPI_UCTRL8_OFFSET 0xB8

#define ESPI_OCTRL0_OFFSET 0xC0
#define ESPI_OCTRL1_OFFSET 0xC1
#define ESPI_OCTRL2_OFFSET 0xC2
#define ESPI_OCTRL3_OFFSET 0xC3
#define ESPI_OCTRL4_OFFSET 0xC4
#define ESPI_OCTRL5_OFFSET 0xC5
#define ESPI_OCTRL6_OFFSET 0xC6
#define ESPI_OCTRL7_OFFSET 0xC7

#define ESPI_SAFSC0_OFFSET 0xD0
#define ESPI_SAFSC1_OFFSET 0xD1
#define ESPI_SAFSC2_OFFSET 0xD2
#define ESPI_SAFSC3_OFFSET 0xD3
#define ESPI_SAFSC4_OFFSET 0xD4
#define ESPI_SAFSC5_OFFSET 0xD5
#define ESPI_SAFSC6_OFFSET 0xD6
#define ESPI_SAFSC7_OFFSET 0xD7

#define eSPI_SLAVE_REG_ADDR(offset) REG_ADDR(eSPI_SLAVE_BASE_ADDR, offset)
#define eSPI_SLAVE_REG(offset) REG8(eSPI_SLAVE_REG_ADDR(offset))

/* Device Identification 00h-03h */
#define ESPI_DEVID0 eSPI_SLAVE_REG(ESPI_DEVID0_OFFSET)
#define ESPI_DEVID1 eSPI_SLAVE_REG(ESPI_DEVID1_OFFSET)
#define ESPI_DEVID2 eSPI_SLAVE_REG(ESPI_DEVID2_OFFSET)
#define ESPI_DEVID3 eSPI_SLAVE_REG(ESPI_DEVID3_OFFSET)
/* General Capabilities and Configurations     04h-07h */
#define ESPI_GCC0 eSPI_SLAVE_REG(ESPI_GCC0_OFFSET)
#define ESPI_GCC1 eSPI_SLAVE_REG(ESPI_GCC1_OFFSET)
#define ESPI_GCC2 eSPI_SLAVE_REG(ESPI_GCC2_OFFSET)
#define ESPI_GCC3 eSPI_SLAVE_REG(ESPI_GCC3_OFFSET)
/* Channel 0 Capabilities and Configurations   08h-0Bh */
#define ESPI_CH0_GCC0 eSPI_SLAVE_REG(ESPI_CH0_GCC0_OFFSET)
#define ESPI_CH0_GCC1 eSPI_SLAVE_REG(ESPI_CH0_GCC1_OFFSET)
#define ESPI_CH0_GCC2 eSPI_SLAVE_REG(ESPI_CH0_GCC2_OFFSET)
#define ESPI_CH0_GCC3 eSPI_SLAVE_REG(ESPI_CH0_GCC3_OFFSET)
/* Channel 1 Capabilities and Configurations   0Ch-0Fh */
#define ESPI_CH1_GCC0 eSPI_SLAVE_REG(ESPI_CH1_GCC0_OFFSET)
#define ESPI_CH1_GCC1 eSPI_SLAVE_REG(ESPI_CH1_GCC1_OFFSET)
#define ESPI_CH1_GCC2 eSPI_SLAVE_REG(ESPI_CH1_GCC2_OFFSET)
#define ESPI_CH1_GCC3 eSPI_SLAVE_REG(ESPI_CH1_GCC3_OFFSET)
/* Channel 2 Capabilities and Configurations   10h-13h */
#define ESPI_CH2_GCC0 eSPI_SLAVE_REG(ESPI_CH2_GCC0_OFFSET)
#define ESPI_CH2_GCC1 eSPI_SLAVE_REG(ESPI_CH2_GCC1_OFFSET)
#define ESPI_CH2_GCC2 eSPI_SLAVE_REG(ESPI_CH2_GCC2_OFFSET)
#define ESPI_CH2_GCC3 eSPI_SLAVE_REG(ESPI_CH2_GCC3_OFFSET)
/* Channel 3 Capabilities and Configurations 1 14h-17h */
#define ESPI_CH3_GCC0 eSPI_SLAVE_REG(ESPI_CH3_GCC0_OFFSET)
#define ESPI_CH3_GCC1 eSPI_SLAVE_REG(ESPI_CH3_GCC1_OFFSET)
#define ESPI_CH3_GCC2 eSPI_SLAVE_REG(ESPI_CH3_GCC2_OFFSET)
#define ESPI_CH3_GCC3 eSPI_SLAVE_REG(ESPI_CH3_GCC3_OFFSET)
/* Channel 3 Capabilities and Configurations 2 18h-1Bh */
#define ESPI_CH3_GCCE0 eSPI_SLAVE_REG(ESPI_CH3_GCCE0_OFFSET)
#define ESPI_CH3_GCCE1 eSPI_SLAVE_REG(ESPI_CH3_GCCE1_OFFSET)
#define ESPI_CH3_GCCE2 eSPI_SLAVE_REG(ESPI_CH3_GCCE2_OFFSET)
#define ESPI_CH3_GCCE3 eSPI_SLAVE_REG(ESPI_CH3_GCCE3_OFFSET)
/* eSPI Special Control 20h-21h */
#define ESPI_CHANNEL_READY eSPI_SLAVE_REG(ESPI_CHANNEL_READY_OFFSET)
#define ESPI_ACK_TONU eSPI_SLAVE_REG(ESPI_ACK_TONU_OFFSET)
#define ESPI_SLAVE_CTRL eSPI_SLAVE_REG(ESPI_SLAVE_CTRL_OFFSET)
/* eSPI PC Control 90h-99h */
#define ESPI_CTRL0 eSPI_SLAVE_REG(ESPI_CTRL0_OFFSET)
#define ESPI_CTRL1 eSPI_SLAVE_REG(ESPI_CTRL1_OFFSET)
#define ESPI_CTRL2 eSPI_SLAVE_REG(ESPI_CTRL2_OFFSET)
#define ESPI_CTRL3 eSPI_SLAVE_REG(ESPI_CTRL3_OFFSET)
#define ESPI_CTRL4 eSPI_SLAVE_REG(ESPI_CTRL4_OFFSET)
#define ESPI_CTRL5 eSPI_SLAVE_REG(ESPI_CTRL5_OFFSET)
#define ESPI_CTRL6 eSPI_SLAVE_REG(ESPI_CTRL6_OFFSET)
#define ESPI_CTRL7 eSPI_SLAVE_REG(ESPI_CTRL7_OFFSET)
#define ESPI_CTRL8 eSPI_SLAVE_REG(ESPI_CTRL8_OFFSET)
#define ESPI_CTRL9 eSPI_SLAVE_REG(ESPI_CTRL9_OFFSET)
/* eSPI General Control A0h-A3h */
#define ESPI_GCTRL0 eSPI_SLAVE_REG(ESPI_GCTRL0_OFFSET)
#define ESPI_GCTRL1 eSPI_SLAVE_REG(ESPI_GCTRL1_OFFSET)
#define ESPI_GCTRL2 eSPI_SLAVE_REG(ESPI_GCTRL2_OFFSET)
#define ESPI_GCTRL3 eSPI_SLAVE_REG(ESPI_GCTRL3_OFFSET)
/* eSPI Upstream Control B0h-B8h */
#define ESPI_UCTRL0 eSPI_SLAVE_REG(ESPI_UCTRL0_OFFSET)
#define ESPI_UCTRL1 eSPI_SLAVE_REG(ESPI_UCTRL1_OFFSET)
#define ESPI_UCTRL2 eSPI_SLAVE_REG(ESPI_UCTRL2_OFFSET)
#define ESPI_UCTRL3 eSPI_SLAVE_REG(ESPI_UCTRL3_OFFSET)
#define ESPI_UCTRL4 eSPI_SLAVE_REG(ESPI_UCTRL4_OFFSET)
#define ESPI_UCTRL5 eSPI_SLAVE_REG(ESPI_UCTRL5_OFFSET)
#define ESPI_UCTRL6 eSPI_SLAVE_REG(ESPI_UCTRL6_OFFSET)
#define ESPI_UCTRL7 eSPI_SLAVE_REG(ESPI_UCTRL7_OFFSET)
#define ESPI_UCTRL8 eSPI_SLAVE_REG(ESPI_UCTRL8_OFFSET)
/* eSPI OOB Control C0h-C7h */
#define ESPI_OCTRL0 eSPI_SLAVE_REG(ESPI_OCTRL0_OFFSET)
#define ESPI_OCTRL1 eSPI_SLAVE_REG(ESPI_OCTRL1_OFFSET)
#define ESPI_OCTRL2 eSPI_SLAVE_REG(ESPI_OCTRL2_OFFSET)
#define ESPI_OCTRL3 eSPI_SLAVE_REG(ESPI_OCTRL3_OFFSET)
#define ESPI_OCTRL4 eSPI_SLAVE_REG(ESPI_OCTRL4_OFFSET)
#define ESPI_OCTRL5 eSPI_SLAVE_REG(ESPI_OCTRL5_OFFSET)
#define ESPI_OCTRL6 eSPI_SLAVE_REG(ESPI_OCTRL6_OFFSET)
#define ESPI_OCTRL7 eSPI_SLAVE_REG(ESPI_OCTRL7_OFFSET)
/* eSPI SAFS Control D0h-D7h */
#define ESPI_SAFSC0 eSPI_SLAVE_REG(ESPI_SAFSC0_OFFSET)
#define ESPI_SAFSC1 eSPI_SLAVE_REG(ESPI_SAFSC1_OFFSET)
#define ESPI_SAFSC2 eSPI_SLAVE_REG(ESPI_SAFSC2_OFFSET)
#define ESPI_SAFSC3 eSPI_SLAVE_REG(ESPI_SAFSC3_OFFSET)
#define ESPI_SAFSC4 eSPI_SLAVE_REG(ESPI_SAFSC4_OFFSET)
#define ESPI_SAFSC5 eSPI_SLAVE_REG(ESPI_SAFSC5_OFFSET)
#define ESPI_SAFSC6 eSPI_SLAVE_REG(ESPI_SAFSC6_OFFSET)
#define ESPI_SAFSC7 eSPI_SLAVE_REG(ESPI_SAFSC7_OFFSET)

/**************eSPI VW***************/
#define eSPI_VW_BASE_ADDR 0x33100UL

#define ESPI_VWIDX0_OFFSET 0x00
#define ESPI_VWIDX2_OFFSET 0x02
#define ESPI_VWIDX3_OFFSET 0x03
#define ESPI_VWIDX4_OFFSET 0x04
#define ESPI_VWIDX5_OFFSET 0x05
#define ESPI_VWIDX6_OFFSET 0x06
#define ESPI_VWIDX7_OFFSET 0x07
#define ESPI_VWISTA0_OFFSET 0x08
#define ESPI_VWISTA1_OFFSET 0x09
#define ESPI_VWISTA2_OFFSET 0x0A
#define ESPI_VWUPDATEMODE_OFFSET 0x0B

#define ESPI_VWIDX40_OFFSET 0x40
#define ESPI_VWIDX41_OFFSET 0x41
#define ESPI_VWIDX42_OFFSET 0x42
#define ESPI_VWIDX43_OFFSET 0x43
#define ESPI_VWIDX44_OFFSET 0x44
#define ESPI_VWIDX45_OFFSET 0x45
#define ESPI_VWIDX46_OFFSET 0x46
#define ESPI_VWIDX47_OFFSET 0x47

#define ESPI_VWCTRL0_OFFSET 0x90
#define ESPI_VWCTRL1_OFFSET 0x91
#define ESPI_VWCTRL2_OFFSET 0x92
#define ESPI_VWCTRL3_OFFSET 0x93

#define ESPI_VWCTRL5_OFFSET 0x95
#define ESPI_VWCTRL6_OFFSET 0x96
#define ESPI_VWCTRL7_OFFSET 0x97

#define ESPI_32A6_OFFSET 0xA6

#define eSPI_VW_REG_ADDR(offset) REG_ADDR(eSPI_VW_BASE_ADDR, offset)
#define eSPI_VW_REG(offset) REG8(eSPI_VW_REG_ADDR(offset))

/* eSPI VW Index0 00h */
#define ESPI_VWIDX0 eSPI_VW_REG(ESPI_VWIDX0_OFFSET)
/* eSPI VW Index2-7 02h-07h */
#define ESPI_VWIDX2 eSPI_VW_REG(ESPI_VWIDX2_OFFSET)
#define ESPI_VWIDX3 eSPI_VW_REG(ESPI_VWIDX3_OFFSET)
#define ESPI_VWIDX4 eSPI_VW_REG(ESPI_VWIDX4_OFFSET)
#define ESPI_VWIDX5 eSPI_VW_REG(ESPI_VWIDX5_OFFSET)
#define ESPI_VWIDX6 eSPI_VW_REG(ESPI_VWIDX6_OFFSET)
#define ESPI_VWIDX7 eSPI_VW_REG(ESPI_VWIDX7_OFFSET)
#define ESPI_VWISTA0 eSPI_VW_REG(ESPI_VWISTA0_OFFSET)
#define ESPI_VWISTA1 eSPI_VW_REG(ESPI_VWISTA1_OFFSET)
#define ESPI_VWISTA2 eSPI_VW_REG(ESPI_VWISTA2_OFFSET)
#define ESPI_VWUPDATEMODE eSPI_VW_REG(ESPI_VWUPDATEMODE_OFFSET)

/* eSPI VW Index40-47 40h-47h */
#define ESPI_VWIDX40 eSPI_VW_REG(ESPI_VWIDX40_OFFSET)
#define ESPI_VWIDX41 eSPI_VW_REG(ESPI_VWIDX41_OFFSET)
#define ESPI_VWIDX42 eSPI_VW_REG(ESPI_VWIDX42_OFFSET)
#define ESPI_VWIDX43 eSPI_VW_REG(ESPI_VWIDX43_OFFSET)
#define ESPI_VWIDX44 eSPI_VW_REG(ESPI_VWIDX44_OFFSET)
#define ESPI_VWIDX45 eSPI_VW_REG(ESPI_VWIDX45_OFFSET)
#define ESPI_VWIDX46 eSPI_VW_REG(ESPI_VWIDX46_OFFSET)
#define ESPI_VWIDX47 eSPI_VW_REG(ESPI_VWIDX47_OFFSET)
/* eSPI VW Control0-3 90h-93h */
#define ESPI_VWCTRL0 eSPI_VW_REG(ESPI_VWCTRL0_OFFSET)
#define ESPI_VWCTRL1 eSPI_VW_REG(ESPI_VWCTRL1_OFFSET)
#define ESPI_VWCTRL2 eSPI_VW_REG(ESPI_VWCTRL2_OFFSET)
#define ESPI_VWCTRL3 eSPI_VW_REG(ESPI_VWCTRL3_OFFSET)
/* eSPI VW Control5-7 95h-97h */
#define ESPI_VWCTRL5 eSPI_VW_REG(ESPI_VWCTRL5_OFFSET)
#define ESPI_VWCTRL6 eSPI_VW_REG(ESPI_VWCTRL6_OFFSET)
#define ESPI_VWCTRL7 eSPI_VW_REG(ESPI_VWCTRL7_OFFSET)
/* eSPI VW A6h */
#define ESPI_32A6 eSPI_VW_REG(ESPI_32A6_OFFSET)

/************eSPI QUEUE0*************/
#define eSPI_QUEUE0_BASE_ADDR 0x33200UL

#define ESPI_PUT_PC_DATA_OFFSET 0x00
#define ESPI_PUT_OOB_DATA_OFFSET 0x80

#define eSPI_QUEUE0_REG_ADDR(offset) REG_ADDR(eSPI_QUEUE0_BASE_ADDR, offset)
#define eSPI_QUEUE0_REG(offset) REG8(eSPI_QUEUE0_REG_ADDR(offset))

/* PUT_PC Data Byte 0-63 (PUTPCDB0-63) */
#define ESPI_PUT_PC_DATA (VDWORDP)(eSPI_QUEUE0_BASE_ADDR + ESPI_PUT_PC_DATA_OFFSET)

/* PUT_OOB Data Byte 0-79 (PUTOOBDB0-79) */
#define ESPI_PUT_OOB_DATA (VDWORDP)(eSPI_QUEUE0_BASE_ADDR + ESPI_PUT_OOB_DATA_OFFSET)

/************eSPI QUEUE1*************/
#define eSPI_QUEUE1_BASE_ADDR 0x33300UL

#define ESPI_UPSTREAM_DATA_OFFSET 0x00
#define ESPI_PUTFLASHNPDB_OFFSET 0x80

#define eSPI_QUEUE1_REG_ADDR(offset) REG_ADDR(eSPI_QUEUE1_BASE_ADDR, offset)
#define eSPI_QUEUE1_REG(offset) REG8(eSPI_QUEUE1_REG_ADDR(offset))

/* Upstream Data Byte 0-79 (UDB0-79) 3400h-344Fh */
#define ESPI_UPSTREAM_DATA (VDWORDP)(eSPI_QUEUE1_BASE_ADDR + ESPI_UPSTREAM_DATA_OFFSET) // 80 bytes ESPI_UPSTREAM_DATA buffer

/* PUT_FLASH_NP Data Byte 0-63 (ESPI_PUTFLASHNPDB0-63) Address Offset: 80h-BFh */
#define ESPI_PUTFLASHNPDB (VDWORDP)(eSPI_QUEUE1_BASE_ADDR + ESPI_PUTFLASHNPDB_OFFSET)

#endif
/***********************************I3C Master Register Set**********************************/
#ifndef I3C_BASE_ADDR_DEFINE
#define I3C_BASE_ADDR_DEFINE

#define I3C_MASTER0_BASE_ADDR 0x38000UL
#define I3C_MASTER1_BASE_ADDR 0x38400UL

#define I3C_MASTER0_REG_ADDR(offset) REG_ADDR(I3C_MASTER0_BASE_ADDR, offset)
#define I3C_MASTER1_REG_ADDR(offset) REG_ADDR(I3C_MASTER1_BASE_ADDR, offset)

#define I3C_MASTER0_REG(offset) REG32(I3C_MASTER0_REG_ADDR(offset))
#define I3C_MASTER1_REG(offset) REG32(I3C_MASTER1_REG_ADDR(offset))

#define DEVICE_CTRL_OFFSET 0x00
#define DEVICE_ADDR_OFFSET 0x04
#define HW_CAPABILITY_OFFSET 0x08
#define COMMAND_QUEUE_PORT_OFFSET 0x0C
#define RESPONSE_QUEUE_PORT_OFFSET 0x10
#define TX_DATA_PORT_OFFSET 0x14
#define RX_DATA_PORT_OFFSET 0x14
#define IBI_QUEUE_DATA_OFFSET 0x18
#define IBI_QUEUE_STATUS_OFFSET 0x18
#define QUEUE_THLD_CTRL_OFFSET 0x1C
#define DATA_BUFFER_THLD_CTRL_OFFSET 0x20
#define IBI_QUEUE_CTRL_OFFSET 0x24
#define IBI_SIR_REQ_REJECT_OFFSET 0x30
#define RESET_CTRL_OFFSET 0x34
#define SLV_EVENT_STATUS_OFFSET 0x38
#define INTR_STATUS_OFFSET 0x3C
#define INTR_STATUS_EN_OFFSET 0x40
#define INTR_SIGNAL_EN_OFFSET 0x44
#define INTR_FORCE_OFFSET 0x48
#define QUEUE_STATUS_LEVEL_OFFSET 0x4C
#define DATA_BUFFER_STATUS_LEVEL_OFFSET 0x50
#define PRESENT_STATE_OFFSET 0x54
#define DEVICE_ADDR_TABLE_POINTER_OFFSET 0x5C
#define DEV_CHAR_TABLE_POINTER_OFFSET 0x60
#define VENDOR_SPECIFIC_REG_POINTER_OFFSET 0x6C
#define SCL_I3C_OD_TIMING_OFFSET 0xB4
#define SCL_I3C_PP_TIMING_OFFSET 0xB8
#define SCL_I2C_FM_TIMING_OFFSET 0xBC
#define SCL_I2C_FMP_TIMING_OFFSET 0xC0
#define SCL_EXT_LCNT_TIMING_OFFSET 0xC8
#define SCL_EXT_TERMN_LCNT_TIMING_OFFSET 0xCC
#define SDA_HOLD_SWITCH_DLY_TIMING_OFFSET 0xD0
#define BUS_FREE_AVAIL_TIMING_OFFSET 0xD4
#define BUS_IDLE_TIMING_OFFSET 0xD8
#define SCL_LOW_MST_EXT_TIMEOUT_OFFSET 0xDC
#define QUEUE_SIZE_CAPABILITY_OFFSET 0xE8
#define DEV_CHAR_TABLE1_LOC1_OFFSET 0x200
#define DEV_CHAR_TABLE1_LOC2_OFFSET 0x204
#define DEV_CHAR_TABLE1_LOC3_OFFSET 0x208
#define DEV_CHAR_TABLE1_LOC4_OFFSET 0x20C
#define DEV_ADDR_TABLE1_LOC1_OFFSET 0x220

#define MASTER0_DEVICE_CTRL I3C_MASTER0_REG(DEVICE_CTRL_OFFSET)
#define MASTER0_DEVICE_ADDR I3C_MASTER0_REG(DEVICE_ADDR_OFFSET)
#define MASTER0_HW_CAPABILITY I3C_MASTER0_REG(HW_CAPABILITY_OFFSET)
#define MASTER0_COMMAND_QUEUE_PORT I3C_MASTER0_REG(COMMAND_QUEUE_PORT_OFFSET)
#define MASTER0_RESPONSE_QUEUE_PORT I3C_MASTER0_REG(RESPONSE_QUEUE_PORT_OFFSET)
#define MASTER0_TX_DATA_PORT I3C_MASTER0_REG(TX_DATA_PORT_OFFSET)
#define MASTER0_RX_DATA_PORT I3C_MASTER0_REG(RX_DATA_PORT_OFFSET)
#define MASTER0_IBI_QUEUE_DATA I3C_MASTER0_REG(IBI_QUEUE_DATA_OFFSET)
#define MASTER0_IBI_QUEUE_STATUS I3C_MASTER0_REG(IBI_QUEUE_STATUS_OFFSET)
#define MASTER0_QUEUE_THLD_CTRL I3C_MASTER0_REG(QUEUE_THLD_CTRL_OFFSET)
#define MASTER0_DATA_BUFFER_THLD_CTRL I3C_MASTER0_REG(DATA_BUFFER_THLD_CTRL_OFFSET)
#define MASTER0_IBI_QUEUE_CTRL I3C_MASTER0_REG(IBI_QUEUE_CTRL_OFFSET)
#define MASTER0_IBI_SIR_REQ_REJECT I3C_MASTER0_REG(IBI_SIR_REQ_REJECT_OFFSET)
#define MASTER0_RESET_CTRL I3C_MASTER0_REG(RESET_CTRL_OFFSET)
#define MASTER0_SLV_EVENT_STATUS I3C_MASTER0_REG(SLV_EVENT_STATUS_OFFSET)
#define MASTER0_INTR_STATUS I3C_MASTER0_REG(INTR_STATUS_OFFSET)
#define MASTER0_INTR_STATUS_EN I3C_MASTER0_REG(INTR_STATUS_EN_OFFSET)
#define MASTER0_INTR_SIGNAL_EN I3C_MASTER0_REG(INTR_SIGNAL_EN_OFFSET)
#define MASTER0_INTR_FORCE I3C_MASTER0_REG(INTR_FORCE_OFFSET)
#define MASTER0_QUEUE_STATUS_LEVEL I3C_MASTER0_REG(QUEUE_STATUS_LEVEL_OFFSET)
#define MASTER0_DATA_BUFFER_STATUS_LEVEL I3C_MASTER0_REG(DATA_BUFFER_STATUS_LEVEL_OFFSET)
#define MASTER0_PRESENT_STATE I3C_MASTER0_REG(PRESENT_STATE_OFFSET)
#define MASTER0_DEVICE_ADDR_TABLE_POINTER I3C_MASTER0_REG(DEVICE_ADDR_TABLE_POINTER_OFFSET)
#define MASTER0_DEV_CHAR_TABLE_POINTER I3C_MASTER0_REG(DEV_CHAR_TABLE_POINTER_OFFSET)
#define MASTER0_VENDOR_SPECIFIC_REG_POINTER I3C_MASTER0_REG(VENDOR_SPECIFIC_REG_POINTER_OFFSET)
#define MASTER0_SCL_I3C_OD_TIMING I3C_MASTER0_REG(SCL_I3C_OD_TIMING_OFFSET)
#define MASTER0_SCL_I3C_PP_TIMING I3C_MASTER0_REG(SCL_I3C_PP_TIMING_OFFSET)
#define MASTER0_SCL_I2C_FM_TIMING I3C_MASTER0_REG(SCL_I2C_FM_TIMING_OFFSET)
#define MASTER0_SCL_I2C_FMP_TIMING I3C_MASTER0_REG(SCL_I2C_FMP_TIMING_OFFSET)
#define MASTER0_SCL_EXT_LCNT_TIMING I3C_MASTER0_REG(SCL_EXT_LCNT_TIMING_OFFSET)
#define MASTER0_SCL_EXT_TERMN_LCNT_TIMING I3C_MASTER0_REG(SCL_EXT_TERMN_LCNT_TIMING_OFFSET)
#define MASTER0_SDA_HOLD_SWITCH_DLY_TIMING I3C_MASTER0_REG(SDA_HOLD_SWITCH_DLY_TIMING_OFFSET)
#define MASTER0_BUS_FREE_AVAIL_TIMING I3C_MASTER0_REG(BUS_FREE_AVAIL_TIMING_OFFSET)
#define MASTER0_BUS_IDLE_TIMING I3C_MASTER0_REG(BUS_IDLE_TIMING_OFFSET)
#define MASTER0_SCL_LOW_MST_EXT_TIMEOUT I3C_MASTER0_REG(SCL_LOW_MST_EXT_TIMEOUT_OFFSET)
#define MASTER0_QUEUE_SIZE_CAPABILITY I3C_MASTER0_REG(QUEUE_SIZE_CAPABILITY_OFFSET)
#define MASTER0_DEV_CHAR_TABLE1_LOC1 I3C_MASTER0_REG(DEV_CHAR_TABLE1_LOC1_OFFSET)
#define MASTER0_DEV_CHAR_TABLE1_LOC2 I3C_MASTER0_REG(DEV_CHAR_TABLE1_LOC2_OFFSET)
#define MASTER0_DEV_CHAR_TABLE1_LOC3 I3C_MASTER0_REG(DEV_CHAR_TABLE1_LOC3_OFFSET)
#define MASTER0_DEV_CHAR_TABLE1_LOC4 I3C_MASTER0_REG(DEV_CHAR_TABLE1_LOC4_OFFSET)
#define MASTER0_DEV_ADDR_TABLE_LOC1 I3C_MASTER0_REG(DEV_ADDR_TABLE1_LOC1_OFFSET)

#define MASTER1_DEVICE_CTRL I3C_MASTER1_REG(DEVICE_CTRL_OFFSET)
#define MASTER1_DEVICE_ADDR I3C_MASTER1_REG(DEVICE_ADDR_OFFSET)
#define MASTER1_HW_CAPABILITY I3C_MASTER1_REG(HW_CAPABILITY_OFFSET)
#define MASTER1_COMMAND_QUEUE_PORT I3C_MASTER1_REG(COMMAND_QUEUE_PORT_OFFSET)
#define MASTER1_RESPONSE_QUEUE_PORT I3C_MASTER1_REG(RESPONSE_QUEUE_PORT_OFFSET)
#define MASTER1_TX_DATA_PORT I3C_MASTER1_REG(TX_DATA_PORT_OFFSET)
#define MASTER1_RX_DATA_PORT I3C_MASTER1_REG(RX_DATA_PORT_OFFSET)
#define MASTER1_IBI_QUEUE_DATA I3C_MASTER1_REG(IBI_QUEUE_DATA_OFFSET)
#define MASTER1_IBI_QUEUE_STATUS I3C_MASTER1_REG(IBI_QUEUE_STATUS_OFFSET)
#define MASTER1_QUEUE_THLD_CTRL I3C_MASTER1_REG(QUEUE_THLD_CTRL_OFFSET)
#define MASTER1_DATA_BUFFER_THLD_CTRL I3C_MASTER1_REG(DATA_BUFFER_THLD_CTRL_OFFSET)
#define MASTER1_IBI_QUEUE_CTRL I3C_MASTER1_REG(IBI_QUEUE_CTRL_OFFSET)
#define MASTER1_IBI_SIR_REQ_REJECT I3C_MASTER1_REG(IBI_SIR_REQ_REJECT_OFFSET)
#define MASTER1_RESET_CTRL I3C_MASTER1_REG(RESET_CTRL_OFFSET)
#define MASTER1_SLV_EVENT_STATUS I3C_MASTER1_REG(SLV_EVENT_STATUS_OFFSET)
#define MASTER1_INTR_STATUS I3C_MASTER1_REG(INTR_STATUS_OFFSET)
#define MASTER1_INTR_STATUS_EN I3C_MASTER1_REG(INTR_STATUS_EN_OFFSET)
#define MASTER1_INTR_SIGNAL_EN I3C_MASTER1_REG(INTR_SIGNAL_EN_OFFSET)
#define MASTER1_INTR_FORCE I3C_MASTER1_REG(INTR_FORCE_OFFSET)
#define MASTER1_QUEUE_STATUS_LEVEL I3C_MASTER1_REG(QUEUE_STATUS_LEVEL_OFFSET)
#define MASTER1_DATA_BUFFER_STATUS_LEVEL I3C_MASTER1_REG(DATA_BUFFER_STATUS_LEVEL_OFFSET)
#define MASTER1_PRESENT_STATE I3C_MASTER1_REG(PRESENT_STATE_OFFSET)
#define MASTER1_DEVICE_ADDR_TABLE_POINTER I3C_MASTER1_REG(DEVICE_ADDR_TABLE_POINTER_OFFSET)
#define MASTER1_DEV_CHAR_TABLE_POINTER I3C_MASTER1_REG(DEV_CHAR_TABLE_POINTER_OFFSET)
#define MASTER1_VENDOR_SPECIFIC_REG_POINTER I3C_MASTER1_REG(VENDOR_SPECIFIC_REG_POINTER_OFFSET)
#define MASTER1_SCL_I3C_OD_TIMING I3C_MASTER1_REG(SCL_I3C_OD_TIMING_OFFSET)
#define MASTER1_SCL_I3C_PP_TIMING I3C_MASTER1_REG(SCL_I3C_PP_TIMING_OFFSET)
#define MASTER1_SCL_I2C_FM_TIMING I3C_MASTER1_REG(SCL_I2C_FM_TIMING_OFFSET)
#define MASTER1_SCL_I2C_FMP_TIMING I3C_MASTER1_REG(SCL_I2C_FMP_TIMING_OFFSET)
#define MASTER1_SCL_EXT_LCNT_TIMING I3C_MASTER1_REG(SCL_EXT_LCNT_TIMING_OFFSET)
#define MASTER1_SCL_EXT_TERMN_LCNT_TIMING I3C_MASTER1_REG(SCL_EXT_TERMN_LCNT_TIMING_OFFSET)
#define MASTER1_SDA_HOLD_SWITCH_DLY_TIMING I3C_MASTER1_REG(SDA_HOLD_SWITCH_DLY_TIMING_OFFSET)
#define MASTER1_BUS_FREE_AVAIL_TIMING I3C_MASTER1_REG(BUS_FREE_AVAIL_TIMING_OFFSET)
#define MASTER1_BUS_IDLE_TIMING I3C_MASTER1_REG(BUS_IDLE_TIMING_OFFSET)
#define MASTER1_SCL_LOW_MST_EXT_TIMEOUT I3C_MASTER1_REG(SCL_LOW_MST_EXT_TIMEOUT_OFFSET)
#define MASTER1_QUEUE_SIZE_CAPABILITY I3C_MASTER1_REG(QUEUE_SIZE_CAPABILITY_OFFSET)
#define MASTER1_DEV_CHAR_TABLE1_LOC1 I3C_MASTER1_REG(DEV_CHAR_TABLE1_LOC1_OFFSET)
#define MASTER1_DEV_CHAR_TABLE1_LOC2 I3C_MASTER1_REG(DEV_CHAR_TABLE1_LOC2_OFFSET)
#define MASTER1_DEV_CHAR_TABLE1_LOC3 I3C_MASTER1_REG(DEV_CHAR_TABLE1_LOC3_OFFSET)
#define MASTER1_DEV_CHAR_TABLE1_LOC4 I3C_MASTER1_REG(DEV_CHAR_TABLE1_LOC4_OFFSET)
#define MASTER1_DEV_ADDR_TABLE_LOC1 I3C_MASTER1_REG(DEV_ADDR_TABLE1_LOC1_OFFSET)
/***********************************I3C Slave Register Set**********************************/
#define I3C_SLAVE0_BASE_ADDR 0x38800UL
#define I3C_SLAVE1_BASE_ADDR 0x38A00UL

#define I3C_SLAVE0_REG_ADDR(offset) REG_ADDR(I3C_SLAVE0_BASE_ADDR, offset)
#define I3C_SLAVE1_REG_ADDR(offset) REG_ADDR(I3C_SLAVE1_BASE_ADDR, offset)
#define I3C_SLAVE0_REG(offset) REG32(I3C_SLAVE0_REG_ADDR(offset))
#define I3C_SLAVE1_REG(offset) REG32(I3C_SLAVE1_REG_ADDR(offset))

#define REG_SIZE DEC32

#define RESERVED_OFFSET 0x000
#define CONFIG_OFFSET 0x004
#define STATUS_OFFSET 0x008
#define CTRL_OFFSET 0x00C
#define INTSET_OFFSET 0x010
#define INTCLR_OFFSET 0x014
#define INTMASKED_OFFSET 0x018
#define ERRWARN_OFFSET 0x01C
#define DMACTRL_OFFSET 0x020
#define DATACTRL_OFFSET 0x02C
#define WDATAB_OFFSET 0x030
#define WDATABE_OFFSET 0x034
#define WDATAH_OFFSET 0x038
#define WDATAHE_OFFSET 0x03C
#define RDATAB_OFFSET 0x040
#define RDATAH_OFFSET 0x048
#define WIBIDATA_OFFSET 0x050
#define WDATAB1_OFFSET 0x054
#define CAPABILITIES2_OFFSET 0x05C
#define CAPABILITIES_OFFSET 0x060
#define DYNADDR_OFFSET 0x064
#define MAXLIMITS_OFFSET 0x068
#define IDPARTNO_OFFSET 0x06C
#define IDEXT_OFFSET  0x070
#define VENDORID_OFFSET  0x074
#define TCCLOCK_OFFSET  0x078
#define MSGMAPADDR_OFFSET  0x07C
#define RSTACTTIME_OFFSET  0x100
#define VGPIO_OFFSET  0x104
#define HDRCMD_OFFSET  0x108
#define CCCMASK_OFFSET  0x10C
#define ERRWARNMSK_OFFSET  0x110
#define MAPCTRL0_OFFSET  0x11C
#define MAPCTRL1_OFFSET  0x120
#define MAPCTRL2_OFFSET  0x124
#define MAPCTRL3_OFFSET  0x128
#define MAPCTRL4_OFFSET  0x12C
#define MAPCTRL5_OFFSET  0x130
#define MAPCTRL6_OFFSET  0x134
#define MAPCTRL7_OFFSET  0x138
#define MAPCTRL8_OFFSET  0x13C
#define ID_OFFSET  0xFFC

#define SLAVE0_RESERVED I3C_SLAVE0_REG(RESERVED_OFFSET)
#define SLAVE0_CONFIG I3C_SLAVE0_REG(CONFIG_OFFSET)
#define SLAVE0_STATUS I3C_SLAVE0_REG(STATUS_OFFSET)
#define SLAVE0_CTRL I3C_SLAVE0_REG(CTRL_OFFSET)
#define SLAVE0_INTSET I3C_SLAVE0_REG(INTSET_OFFSET)
#define SLAVE0_INTCLR I3C_SLAVE0_REG(INTCLR_OFFSET)
#define SLAVE0_INTMASKED I3C_SLAVE0_REG(INTMASKED_OFFSET)
#define SLAVE0_ERRWARN I3C_SLAVE0_REG(ERRWARN_OFFSET)
#define SLAVE0_DMACTRL I3C_SLAVE0_REG(DMACTRL_OFFSET)
#define SLAVE0_DATACTRL I3C_SLAVE0_REG(DATACTRL_OFFSET)
#define SLAVE0_WDATAB I3C_SLAVE0_REG(WDATAB_OFFSET)
#define SLAVE0_WDATABE I3C_SLAVE0_REG(WDATABE_OFFSET)
#define SLAVE0_WDATAH I3C_SLAVE0_REG(WDATAH_OFFSET)
#define SLAVE0_WDATAHE I3C_SLAVE0_REG(WDATAHE_OFFSET)
#define SLAVE0_RDATAB I3C_SLAVE0_REG(RDATAB_OFFSET)
#define SLAVE0_RDATAH I3C_SLAVE0_REG(RDATAH_OFFSET)
#define SLAVE0_WIBIDATA I3C_SLAVE0_REG(WIBIDATA_OFFSET)
#define SLAVE0_WDATAB1 I3C_SLAVE0_REG(WDATAB1_OFFSET)
#define SLAVE0_CAPABILITIES2 I3C_SLAVE0_REG(CAPABILITIES2_OFFSET)
#define SLAVE0_CAPABILITIES I3C_SLAVE0_REG(CAPABILITIES_OFFSET)
#define SLAVE0_DYNADDR I3C_SLAVE0_REG(DYNADDR_OFFSET)
#define SLAVE0_MAXLIMITS I3C_SLAVE0_REG(MAXLIMITS_OFFSET)
#define SLAVE0_IDPARTNO I3C_SLAVE0_REG(IDPARTNO_OFFSET)
#define SLAVE0_IDEXT I3C_SLAVE0_REG(IDEXT_OFFSET)
#define SLAVE0_VENDORID I3C_SLAVE0_REG(VENDORID_OFFSET)
#define SLAVE0_TCCLOCK I3C_SLAVE0_REG(TCCLOCK_OFFSET)
#define SLAVE0_MSGMAPADDR I3C_SLAVE0_REG(MSGMAPADDR_OFFSET)
#define SLAVE0_RSTACTTIME I3C_SLAVE0_REG(RSTACTTIME_OFFSET)
#define SLAVE0_VGPIO I3C_SLAVE0_REG(VGPIO_OFFSET)
#define SLAVE0_HDRCMD I3C_SLAVE0_REG(HDRCMD_OFFSET)
#define SLAVE0_CCCMASK I3C_SLAVE0_REG(CCCMASK_OFFSET)
#define SLAVE0_ERRWARNMSK I3C_SLAVE0_REG(ERRWARNMSK_OFFSET)
#define SLAVE0_MAPCTRL0 I3C_SLAVE0_REG(MAPCTRL0_OFFSET)
#define SLAVE0_MAPCTRL1 I3C_SLAVE0_REG(MAPCTRL1_OFFSET)
#define SLAVE0_MAPCTRL2 I3C_SLAVE0_REG(MAPCTRL2_OFFSET)
#define SLAVE0_MAPCTRL3 I3C_SLAVE0_REG(MAPCTRL3_OFFSET)
#define SLAVE0_MAPCTRL4 I3C_SLAVE0_REG(MAPCTRL4_OFFSET)
#define SLAVE0_MAPCTRL5 I3C_SLAVE0_REG(MAPCTRL5_OFFSET)
#define SLAVE0_MAPCTRL6 I3C_SLAVE0_REG(MAPCTRL6_OFFSET)
#define SLAVE0_MAPCTRL7 I3C_SLAVE0_REG(MAPCTRL7_OFFSET)
#define SLAVE0_MAPCTRL8 I3C_SLAVE0_REG(MAPCTRL8_OFFSET)
#define SLAVE0_ID I3C_SLAVE0_REG(ID_OFFSET)

#define SLAVE1_RESERVED I3C_SLAVE1_REG(RESERVED_OFFSET)
#define SLAVE1_CONFIG I3C_SLAVE1_REG(CONFIG_OFFSET)
#define SLAVE1_STATUS I3C_SLAVE1_REG(STATUS_OFFSET)
#define SLAVE1_CTRL I3C_SLAVE1_REG(CTRL_OFFSET)
#define SLAVE1_INTSET I3C_SLAVE1_REG(INTSET_OFFSET)
#define SLAVE1_INTCLR I3C_SLAVE1_REG(INTCLR_OFFSET)
#define SLAVE1_INTMASKED I3C_SLAVE1_REG(INTMASKED_OFFSET)
#define SLAVE1_ERRWARN I3C_SLAVE1_REG(ERRWARN_OFFSET)
#define SLAVE1_DMACTRL I3C_SLAVE1_REG(DMACTRL_OFFSET)
#define SLAVE1_DATACTRL I3C_SLAVE1_REG(DATACTRL_OFFSET)
#define SLAVE1_WDATAB I3C_SLAVE1_REG(WDATAB_OFFSET)
#define SLAVE1_WDATABE I3C_SLAVE1_REG(WDATABE_OFFSET)
#define SLAVE1_WDATAH I3C_SLAVE1_REG(WDATAH_OFFSET)
#define SLAVE1_WDATAHE I3C_SLAVE1_REG(WDATAHE_OFFSET)
#define SLAVE1_RDATAB I3C_SLAVE1_REG(RDATAB_OFFSET)
#define SLAVE1_RDATAH I3C_SLAVE1_REG(RDATAH_OFFSET)
#define SLAVE1_WIBIDATA I3C_SLAVE1_REG(WIBIDATA_OFFSET)
#define SLAVE1_WDATAB1 I3C_SLAVE1_REG(WDATAB1_OFFSET)
#define SLAVE1_CAPABILITIES2 I3C_SLAVE1_REG(CAPABILITIES2_OFFSET)
#define SLAVE1_CAPABILITIES I3C_SLAVE1_REG(CAPABILITIES_OFFSET)
#define SLAVE1_DYNADDR I3C_SLAVE1_REG(DYNADDR_OFFSET)
#define SLAVE1_MAXLIMITS I3C_SLAVE1_REG(MAXLIMITS_OFFSET)
#define SLAVE1_IDPARTNO I3C_SLAVE1_REG(IDPARTNO_OFFSET)
#define SLAVE1_IDEXT I3C_SLAVE1_REG(IDEXT_OFFSET)
#define SLAVE1_VENDORID I3C_SLAVE1_REG(VENDORID_OFFSET)
#define SLAVE1_TCCLOCK I3C_SLAVE1_REG(TCCLOCK_OFFSET)
#define SLAVE1_MSGMAPADDR I3C_SLAVE1_REG(MSGMAPADDR_OFFSET)
#define SLAVE1_RSTACTTIME I3C_SLAVE1_REG(RSTACTTIME_OFFSET)
#define SLAVE1_VGPIO I3C_SLAVE1_REG(VGPIO_OFFSET)
#define SLAVE1_HDRCMD I3C_SLAVE1_REG(HDRCMD_OFFSET)
#define SLAVE1_CCCMASK I3C_SLAVE1_REG(CCCMASK_OFFSET)
#define SLAVE1_ERRWARNMSK I3C_SLAVE1_REG(ERRWARNMSK_OFFSET)
#define SLAVE1_MAPCTRL0 I3C_SLAVE1_REG(MAPCTRL0_OFFSET)
#define SLAVE1_MAPCTRL1 I3C_SLAVE1_REG(MAPCTRL1_OFFSET)
#define SLAVE1_MAPCTRL2 I3C_SLAVE1_REG(MAPCTRL2_OFFSET)
#define SLAVE1_MAPCTRL3 I3C_SLAVE1_REG(MAPCTRL3_OFFSET)
#define SLAVE1_MAPCTRL4 I3C_SLAVE1_REG(MAPCTRL4_OFFSET)
#define SLAVE1_MAPCTRL5 I3C_SLAVE1_REG(MAPCTRL5_OFFSET)
#define SLAVE1_MAPCTRL6 I3C_SLAVE1_REG(MAPCTRL6_OFFSET)
#define SLAVE1_MAPCTRL7 I3C_SLAVE1_REG(MAPCTRL7_OFFSET)
#define SLAVE1_MAPCTRL8 I3C_SLAVE1_REG(MAPCTRL8_OFFSET)
#define SLAVE1_ID I3C_SLAVE1_REG(ID_OFFSET)
#endif
/***********************************Flash Cache **********************************/
#ifndef FLASH_CACHE_BASE_ADDR_DEFINE
#define FLASH_CACHE_BASE_ADDR_DEFINE

#define FLASH_CACHE_BASE_ADDR 0x80000UL

#define FLASH_MAP_CACHE_ADDR(flash_addr) REG_ADDR(FLASH_CACHE_BASE_ADDR,(flash_addr))

#define FLASH_MAP_CACHE32(flash_addr) REG32(FLASH_MAP_CACHE_ADDR((flash_addr)&(~0b11)))
#define FLASH_MAP_CACHE16(flash_addr) REG16(FLASH_MAP_CACHE_ADDR((flash_addr)&(~0b1)))//((FLASH_MAP_CACHE32(flash_addr))>>(((flash_addr)&0b10)<<3))//REG16(FLASH_MAP_CACHE_ADDR((flash_addr)&(~0b1)))
#define FLASH_MAP_CACHE8(flash_addr) REG8(FLASH_MAP_CACHE_ADDR((flash_addr)))//((FLASH_MAP_CACHE16(flash_addr))>>(((flash_addr)&0b1)<<3))//REG8(FLASH_MAP_CACHE_ADDR((flash_addr)))
#endif
#endif
