

================================================================
== Synthesis Summary Report of 'runLayer'
================================================================
+ General Information: 
    * Date:           Thu Mar  3 10:55:23 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        Neuron_1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+--------+---------+-----------+-----------+-----+
    |                Modules                | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |        |         |           |           |     |
    |                & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +---------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+--------+---------+-----------+-----------+-----+
    |+ runLayer                             |     -|  0.87|        -|          -|         -|        -|      -|        no|  4 (1%)|  1 (~0%)|  746 (~0%)|   965 (1%)|    -|
    | + runLayer_Pipeline_1                 |     -|  3.17|      130|  1.300e+03|         -|      130|      -|        no|       -|        -|   19 (~0%)|   64 (~0%)|    -|
    |  o Loop 1                             |     -|  8.75|      128|  1.280e+03|         2|        1|    128|       yes|       -|        -|          -|          -|    -|
    | o VITIS_LOOP_25_1                     |     -|  8.75|        -|          -|         -|        -|      -|        no|       -|        -|          -|          -|    -|
    |  + runLayer_Pipeline_2                |     -|  0.87|        -|          -|         -|        -|      -|        no|       -|        -|  149 (~0%)|  152 (~0%)|    -|
    |   o Loop 1                            |     -|  8.75|        -|          -|         2|        1|      -|       yes|       -|        -|          -|          -|    -|
    |  + runLayer_Pipeline_VITIS_LOOP_29_2  |     -|  4.45|    65540|  6.554e+05|         -|    65540|      -|        no|       -|  1 (~0%)|  106 (~0%)|  124 (~0%)|    -|
    |   o VITIS_LOOP_29_2                   |     -|  8.75|    65538|  6.554e+05|         5|        1|  65535|       yes|       -|        -|          -|          -|    -|
    +---------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 11            | 256    | 0        | BRAM=2            |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| Interface     | Register       | Offset | Width | Access | Description                      | Bit Fields                                               |
+---------------+----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| s_axi_control | CTRL           | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_control | GIER           | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                 |
| s_axi_control | IP_IER         | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_control | IP_ISR         | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
| s_axi_control | numOfInNeurons | 0x20   | 32    | W      | Data signal of numOfInNeurons    |                                                          |
+---------------+----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+----------------+
| Argument       | Direction | Datatype       |
+----------------+-----------+----------------+
| input          | in        | short*         |
| output         | inout     | short*         |
| weights        | in        | short*         |
| bias           | in        | short*         |
| numOfInNeurons | in        | unsigned short |
+----------------+-----------+----------------+

* SW-to-HW Mapping
+----------------+---------------+-----------+------------------------------------------+
| Argument       | HW Interface  | HW Type   | HW Info                                  |
+----------------+---------------+-----------+------------------------------------------+
| input          | s_axi_control | interface |                                          |
| output         | s_axi_control | interface |                                          |
| weights        | s_axi_control | memory    | name=weights offset=1024 range=1024      |
| bias           | s_axi_control | memory    | name=bias offset=24 range=8              |
| numOfInNeurons | s_axi_control | register  | name=numOfInNeurons offset=0x20 range=32 |
+----------------+---------------+-----------+------------------------------------------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                 | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+--------------------------------------+-----+--------+--------------+-----+--------+---------+
| + runLayer                           | 1   |        |              |     |        |         |
|   add_ln25_fu_175_p2                 | -   |        | add_ln25     | add | fabric | 0       |
|   mul_2ns_9s_9_1_1_U14               | -   |        | mul_ln27     | mul | auto   | 0       |
|   add_ln33_fu_203_p2                 | -   |        | add_ln33     | add | fabric | 0       |
|  + runLayer_Pipeline_1               | 0   |        |              |     |        |         |
|    empty_17_fu_85_p2                 | -   |        | empty_17     | add | fabric | 0       |
|  + runLayer_Pipeline_2               | 0   |        |              |     |        |         |
|    arrayidx_sum_fu_101_p2            | -   |        | arrayidx_sum | add | fabric | 0       |
|    empty_15_fu_111_p2                | -   |        | empty_15     | add | fabric | 0       |
|  + runLayer_Pipeline_VITIS_LOOP_29_2 | 1   |        |              |     |        |         |
|    inNeurons_2_fu_132_p2             | -   |        | inNeurons_2  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U7 | 1   |        | mul_ln31     | mul | dsp    | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U7 | 1   |        | add_ln31     | add | dsp    | 3       |
+--------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------+------+------+--------+-------------+---------+------+---------+
| Name            | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+-----------------+------+------+--------+-------------+---------+------+---------+
| + runLayer      | 4    | 0    |        |             |         |      |         |
|   tmp_weights_U | 1    | -    |        | tmp_weights | ram_1p  | auto | 1       |
|   tmp_bias_U    | 1    | -    |        | tmp_bias    | ram_1p  | auto | 1       |
+-----------------+------+------+--------+-------------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------+----------------------------------------------------------+
| Type      | Options                            | Location                                                 |
+-----------+------------------------------------+----------------------------------------------------------+
| interface | mode=s_axilite port=input          | Neuron_1/neural_layer.cpp:9 in runlayer, input           |
| interface | mode=s_axilite port=weights        | Neuron_1/neural_layer.cpp:10 in runlayer, weights        |
| interface | mode=s_axilite port=bias           | Neuron_1/neural_layer.cpp:11 in runlayer, bias           |
| interface | mode=s_axilite port=output         | Neuron_1/neural_layer.cpp:12 in runlayer, output         |
| interface | mode=s_axilite port=numOfInNeurons | Neuron_1/neural_layer.cpp:13 in runlayer, numOfInNeurons |
| interface | mode=s_axilite port=return         | Neuron_1/neural_layer.cpp:14 in runlayer, return         |
+-----------+------------------------------------+----------------------------------------------------------+


