****************************************
Report : timing
        -path_type full_clock_expanded
        -delay_type max
        -max_paths 10000
        -slack_lesser_than 0.0000
        -report_by design
        -input_pins
        -nets
        -transition_time
        -capacitance
        -crosstalk_delta
        -derate
Design : fifo1_sram
Version: P-2019.03-SP1-VAL
Date   : Thu Jun  4 13:09:44 2020
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: wdata_in[1] (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[1] (in)                                                    11.5971      1.0000              5.7313      6.0836 f
  wdata_in[1] (net)                                 1     82.9873
  ZBUF_inst_2095/A (DELLN1X2_LVT)                                     11.5981      1.0000    0.0000    0.1002      6.1838 f
  ZBUF_inst_2095/Y (DELLN1X2_LVT)                                      0.0425      1.0000              2.1811      8.3649 f
  ZBUF_88 (net)                                     1      3.7404
  ZBUF_inst_2118/A (NBUFFX32_LVT)                                      0.0425      1.0000    --        0.0000      8.3650 f
  ZBUF_inst_2118/Y (NBUFFX32_LVT)                                      0.0493      1.0000              0.0815      8.4464 f
  ZBUF_90 (net)                                     1     36.5397
  wdata_reg_1_/D (SDFFARX1_HVT)                                        0.0537      1.0000    0.0048    0.0189      8.4654 f
  data arrival time                                                                                                8.4654

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_1_/CLK (SDFFARX1_HVT)                                      0.2842      1.0000   -0.0148    0.1631      3.1631 r

  clock reconvergence pessimism                                                                        0.0000      3.1631
  clock uncertainty                                                                                   -0.0600      3.1031
  library setup time                                                               1.0000             -0.3345      2.7686
  data required time                                                                                               2.7686
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7686
  data arrival time                                                                                               -8.4654
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -5.6968



  Startpoint: wdata_in[0] (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[0] (in)                                                    10.3044      1.0000              5.0990      5.4513 f
  wdata_in[0] (net)                                 1     73.8040
  ropt_mt_inst_2122/A (DELLN1X2_LVT)                                  10.3047      1.0000    0.0046    0.0855      5.5368 f
  ropt_mt_inst_2122/Y (DELLN1X2_LVT)                                   0.0708      1.0000              1.9957      7.5325 f
  ropt_net_29 (net)                                 1     10.8816
  SGI5_516/A (INVX16_LVT)                                              0.0708      1.0000    --        0.0002      7.5327 f
  SGI5_516/Y (INVX16_LVT)                                              0.0583      1.0000              0.0503      7.5830 r
  ZINV_186 (net)                                    1     36.8719
  ZINV_inst_471/A (INVX16_LVT)                                         0.0618      1.0000    0.0077    0.0200      7.6029 r
  ZINV_inst_471/Y (INVX16_LVT)                                         0.0334      1.0000              0.0170      7.6199 f
  ZINV_185 (net)                                    1     12.4572
  wdata_reg_0_/D (SDFFARX1_HVT)                                        0.0336      1.0000    0.0017    0.0029      7.6228 f
  data arrival time                                                                                                7.6228

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_0_/CLK (SDFFARX1_HVT)                                      0.2833      1.0000   -0.0147    0.1624      3.1624 r

  clock reconvergence pessimism                                                                        0.0000      3.1624
  clock uncertainty                                                                                   -0.0600      3.1024
  library setup time                                                               1.0000             -0.3255      2.7769
  data required time                                                                                               2.7769
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7769
  data arrival time                                                                                               -7.6228
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.8459



  Startpoint: wdata_in[4] (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[4] (in)                                                    10.1062      1.0000              4.9971      5.3493 f
  wdata_in[4] (net)                                 1     72.3438
  ropt_mt_inst_2123/A (DELLN1X2_LVT)                                  10.1073      1.0000    0.0000    0.0796      5.4289 f
  ropt_mt_inst_2123/Y (DELLN1X2_LVT)                                   0.0707      1.0000              1.9638      7.3928 f
  ropt_net_30 (net)                                 1     10.8814
  SGI5_2107/A (INVX16_LVT)                                             0.0707      1.0000    --        0.0002      7.3929 f
  SGI5_2107/Y (INVX16_LVT)                                             0.0476      1.0000              0.0490      7.4419 r
  ZINV_188 (net)                                    1     29.7872
  ZINV_inst_474/A (INVX32_LVT)                                         0.0476      1.0000    --        0.0047      7.4466 r
  ZINV_inst_474/Y (INVX32_LVT)                                         0.0389      1.0000              0.0188      7.4654 f
  ZINV_187 (net)                                    1     43.3417
  wdata_reg_4_/D (SDFFARX1_HVT)                                        0.0498      1.0000    0.0010    0.0204      7.4858 f
  data arrival time                                                                                                7.4858

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_4_/CLK (SDFFARX1_HVT)                                      0.2842      1.0000   -0.0148    0.1631      3.1631 r

  clock reconvergence pessimism                                                                        0.0000      3.1631
  clock uncertainty                                                                                   -0.0600      3.1031
  library setup time                                                               1.0000             -0.3327      2.7704
  data required time                                                                                               2.7704
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7704
  data arrival time                                                                                               -7.4858
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.7154



  Startpoint: wdata_in[2] (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[2] (in)                                                     9.9191      1.0000              4.9097      5.2620 f
  wdata_in[2] (net)                                 1     71.0618
  ropt_mt_inst_2127/A (DELLN1X2_LVT)                                   9.9196      1.0000    0.0087    0.0854      5.3474 f
  ropt_mt_inst_2127/Y (DELLN1X2_LVT)                                   0.0391      1.0000              1.9047      7.2521 f
  ropt_net_34 (net)                                 1      2.4028
  ZBUF_inst_523/A (NBUFFX16_LVT)                                       0.0391      1.0000    0.0000    0.0000      7.2521 f
  ZBUF_inst_523/Y (NBUFFX16_LVT)                                       0.0564      1.0000              0.0858      7.3379 f
  ZBUF_224 (net)                                    1     38.5149
  wdata_reg_2_/D (SDFFARX1_HVT)                                        0.0603      1.0000    0.0155    0.0299      7.3678 f
  data arrival time                                                                                                7.3678

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_2_/CLK (SDFFARX1_HVT)                                      0.2845      1.0000   -0.0148    0.1631      3.1631 r

  clock reconvergence pessimism                                                                        0.0000      3.1631
  clock uncertainty                                                                                   -0.0600      3.1031
  library setup time                                                               1.0000             -0.3375      2.7656
  data required time                                                                                               2.7656
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7656
  data arrival time                                                                                               -7.3678
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.6023



  Startpoint: wdata_in[15] (input port clocked by wclk2x)
  Endpoint: wdata_reg_15_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[15] (in)                                                    9.6983      1.0000              4.8029      5.1551 f
  wdata_in[15] (net)                                1     69.4965
  ropt_mt_inst_2128/A (DELLN1X2_LVT)                                   9.6989      1.0000    0.0067    0.0777      5.2328 f
  ropt_mt_inst_2128/Y (DELLN1X2_LVT)                                   0.0397      1.0000              1.8702      7.1030 f
  ropt_net_35 (net)                                 1      2.6672
  ZBUF_inst_511/A (NBUFFX16_LVT)                                       0.0397      1.0000    0.0000    0.0000      7.1030 f
  ZBUF_inst_511/Y (NBUFFX16_LVT)                                       0.0391      1.0000              0.0754      7.1784 f
  ZBUF_216 (net)                                    1     15.5140
  wdata_reg_15_/D (SDFFARX1_HVT)                                       0.0393      1.0000    0.0000    0.0032      7.1816 f
  data arrival time                                                                                                7.1816

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_15_/CLK (SDFFARX1_HVT)                                     0.2838      1.0000   -0.0146    0.1637      3.1637 r

  clock reconvergence pessimism                                                                        0.0000      3.1637
  clock uncertainty                                                                                   -0.0600      3.1037
  library setup time                                                               1.0000             -0.3279      2.7758
  data required time                                                                                               2.7758
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7758
  data arrival time                                                                                               -7.1816
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.4058



  Startpoint: wdata_in[3] (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[3] (in)                                                     9.5074      1.0000              4.7022      5.0545 f
  wdata_in[3] (net)                                 1     68.0652
  ZBUF_inst_515/A (DELLN1X2_LVT)                                       9.5086      1.0000    0.0000    0.0770      5.1315 f
  ZBUF_inst_515/Y (DELLN1X2_LVT)                                       0.0413      1.0000              1.8425      6.9740 f
  ZBUF_220 (net)                                    1      3.3963
  ropt_d_inst_2150/A (NBUFFX32_LVT)                                    0.0413      1.0000    --        0.0000      6.9740 f
  ropt_d_inst_2150/Y (NBUFFX32_LVT)                                    0.0492      1.0000              0.0815      7.0555 f
  ropt_net_49 (net)                                 1     37.9697
  wdata_reg_3_/D (SDFFARX1_HVT)                                        0.0538      1.0000    0.0089    0.0228      7.0783 f
  data arrival time                                                                                                7.0783

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_3_/CLK (SDFFARX1_HVT)                                      0.2833      1.0000   -0.0147    0.1624      3.1624 r

  clock reconvergence pessimism                                                                        0.0000      3.1624
  clock uncertainty                                                                                   -0.0600      3.1024
  library setup time                                                               1.0000             -0.3350      2.7674
  data required time                                                                                               2.7674
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7674
  data arrival time                                                                                               -7.0783
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.3109



  Startpoint: wdata_in[5] (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[5] (in)                                                     9.2769      1.0000              4.5899      4.9422 f
  wdata_in[5] (net)                                 1     66.4329
  HFSBUF_109_11/A (DELLN1X2_LVT)                                       9.2751      1.0000    0.0036    0.0733      5.0155 f
  HFSBUF_109_11/Y (DELLN1X2_LVT)                                       0.0413      1.0000              1.8048      6.8203 f
  HFSNET_11 (net)                                   1      3.3944
  ZBUF_inst_504/A (NBUFFX32_LVT)                                       0.0413      1.0000    --        0.0000      6.8203 f
  ZBUF_inst_504/Y (NBUFFX32_LVT)                                       0.0490      1.0000              0.0811      6.9014 f
  ZBUF_209 (net)                                    1     36.8705
  wdata_reg_5_/D (SDFFARX1_HVT)                                        0.0527      1.0000    0.0045    0.0173      6.9188 f
  data arrival time                                                                                                6.9188

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_5_/CLK (SDFFARX1_HVT)                                      0.2845      1.0000   -0.0148    0.1631      3.1631 r

  clock reconvergence pessimism                                                                        0.0000      3.1631
  clock uncertainty                                                                                   -0.0600      3.1031
  library setup time                                                               1.0000             -0.3339      2.7692
  data required time                                                                                               2.7692
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7692
  data arrival time                                                                                               -6.9188
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.1496



  Startpoint: wdata_in[14] (input port clocked by wclk2x)
  Endpoint: wdata_reg_14_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[14] (in)                                                    9.2170      1.0000              4.5609      4.9131 f
  wdata_in[14] (net)                                1     66.0085
  ropt_mt_inst_2131/A (DELLN1X2_LVT)                                   9.2171      1.0000    0.0000    0.0708      4.9840 f
  ropt_mt_inst_2131/Y (DELLN1X2_LVT)                                   0.0398      1.0000              1.7930      6.7769 f
  ropt_net_36 (net)                                 1      2.7964
  ZBUF_inst_510/A (NBUFFX16_LVT)                                       0.0398      1.0000    0.0000    0.0000      6.7770 f
  ZBUF_inst_510/Y (NBUFFX16_LVT)                                       0.0406      1.0000              0.0768      6.8538 f
  ZBUF_215 (net)                                    1     17.6958
  wdata_reg_14_/D (SDFFARX1_HVT)                                       0.0410      1.0000    0.0000    0.0039      6.8577 f
  data arrival time                                                                                                6.8577

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_14_/CLK (SDFFARX1_HVT)                                     0.2838      1.0000   -0.0146    0.1637      3.1637 r

  clock reconvergence pessimism                                                                        0.0000      3.1637
  clock uncertainty                                                                                   -0.0600      3.1037
  library setup time                                                               1.0000             -0.3287      2.7750
  data required time                                                                                               2.7750
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7750
  data arrival time                                                                                               -6.8577
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -4.0827



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rempty_reg (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  rptr_empty/rempty_reg/SETB (SDFFASX1_LVT)                            0.0451      1.0000    0.0000    0.0019      6.6333 r
  data arrival time                                                                                                6.6333

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rempty_reg/CLK (SDFFASX1_LVT)                             0.0819      1.0000    0.0000    0.0116      3.1607 r

  clock reconvergence pessimism                                                                        0.0000      3.1607
  clock uncertainty                                                                                   -0.0600      3.1007
  library setup time                                                               1.0000              0.0641      3.1648
  data required time                                                                                               3.1648
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.1648
  data arrival time                                                                                               -6.6333
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.4685



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_8_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq2_wptr_reg_8_/SETB (DFFASX1_RVT)                          0.0546      1.0000    0.0000    0.0068      6.6419 r
  data arrival time                                                                                                6.6419

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  sync_w2r/rq2_wptr_reg_8_/CLK (DFFASX1_RVT)                           0.0753      1.0000   -0.0020    0.0068      3.1653 r

  clock reconvergence pessimism                                                                        0.0000      3.1653
  clock uncertainty                                                                                   -0.0600      3.1053
  library setup time                                                               1.0000              0.0788      3.1841
  data required time                                                                                               3.1841
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.1841
  data arrival time                                                                                               -6.6419
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.4578



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_8_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rbin_reg_8_/SETB (SDFFASX1_HVT)                           0.0547      1.0000    0.0010    0.0086      6.6437 r
  data arrival time                                                                                                6.6437

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  rptr_empty/rbin_reg_8_/CLK (SDFFASX1_HVT)                            0.0751      1.0000   -0.0019    0.0056      3.1642 r

  clock reconvergence pessimism                                                                        0.0000      3.1642
  clock uncertainty                                                                                   -0.0600      3.1042
  library setup time                                                               1.0000              0.0992      3.2034
  data required time                                                                                               3.2033
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2033
  data arrival time                                                                                               -6.6437
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.4403



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_5_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rbin_reg_5_/SETB (SDFFASX1_HVT)                           0.0546      1.0000    0.0000    0.0036      6.6387 r
  data arrival time                                                                                                6.6387

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rbin_reg_5_/CLK (SDFFASX1_HVT)                            0.0818      1.0000    0.0000    0.0119      3.1609 r

  clock reconvergence pessimism                                                                        0.0000      3.1609
  clock uncertainty                                                                                   -0.0600      3.1009
  library setup time                                                               1.0000              0.1037      3.2046
  data required time                                                                                               3.2046
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2046
  data arrival time                                                                                               -6.6387
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.4341



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_3_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  rptr_empty/rbin_reg_3_/SETB (SDFFASX1_HVT)                           0.0453      1.0000    0.0000    0.0011      6.6326 r
  data arrival time                                                                                                6.6326

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rbin_reg_3_/CLK (SDFFASX1_HVT)                            0.0818      1.0000    0.0000    0.0109      3.1600 r

  clock reconvergence pessimism                                                                        0.0000      3.1600
  clock uncertainty                                                                                   -0.0600      3.1000
  library setup time                                                               1.0000              0.1060      3.2059
  data required time                                                                                               3.2059
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2059
  data arrival time                                                                                               -6.6326
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.4266



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_4_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  rptr_empty/rbin_reg_4_/SETB (SDFFASX1_HVT)                           0.0451      1.0000    0.0000    0.0019      6.6333 r
  data arrival time                                                                                                6.6333

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rbin_reg_4_/CLK (SDFFASX1_HVT)                            0.0819      1.0000    0.0000    0.0116      3.1607 r

  clock reconvergence pessimism                                                                        0.0000      3.1607
  clock uncertainty                                                                                   -0.0600      3.1007
  library setup time                                                               1.0000              0.1061      3.2068
  data required time                                                                                               3.2067
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2067
  data arrival time                                                                                               -6.6333
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.4265



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_2_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  rptr_empty/rbin_reg_2_/SETB (SDFFASX1_HVT)                           0.0452      1.0000    0.0000    0.0016      6.6330 r
  data arrival time                                                                                                6.6330

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rbin_reg_2_/CLK (SDFFASX1_HVT)                            0.0819      1.0000    0.0000    0.0114      3.1605 r

  clock reconvergence pessimism                                                                        0.0000      3.1605
  clock uncertainty                                                                                   -0.0600      3.1005
  library setup time                                                               1.0000              0.1061      3.2065
  data required time                                                                                               3.2065
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2065
  data arrival time                                                                                               -6.6330
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.4264



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_9_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rbin_reg_9_/SETB (SDFFASX2_HVT)                           0.0549      1.0000    0.0010    0.0086      6.6437 r
  data arrival time                                                                                                6.6437

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  rptr_empty/rbin_reg_9_/CLK (SDFFASX2_HVT)                            0.0751      1.0000   -0.0019    0.0056      3.1642 r

  clock reconvergence pessimism                                                                        0.0000      3.1642
  clock uncertainty                                                                                   -0.0600      3.1042
  library setup time                                                               1.0000              0.1237      3.2278
  data required time                                                                                               3.2278
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2278
  data arrival time                                                                                               -6.6437
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.4158



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_7_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq2_wptr_reg_7_/SETB (DFFASX2_HVT)                          0.0545      1.0000    0.0000    0.0050      6.6401 r
  data arrival time                                                                                                6.6401

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  sync_w2r/rq2_wptr_reg_7_/CLK (DFFASX2_HVT)                           0.0753      1.0000   -0.0020    0.0068      3.1653 r

  clock reconvergence pessimism                                                                        0.0000      3.1653
  clock uncertainty                                                                                   -0.0600      3.1053
  library setup time                                                               1.0000              0.1272      3.2325
  data required time                                                                                               3.2325
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.2325
  data arrival time                                                                                               -6.6401
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.4076



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_9_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq2_wptr_reg_9_/RSTB (DFFARX1_RVT)                          0.0548      1.0000    0.0010    0.0079      6.6430 r
  data arrival time                                                                                                6.6430

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  sync_w2r/rq2_wptr_reg_9_/CLK (DFFARX1_RVT)                           0.0753      1.0000   -0.0019    0.0064      3.1650 r

  clock reconvergence pessimism                                                                        0.0000      3.1650
  clock uncertainty                                                                                   -0.0600      3.1050
  library setup time                                                               1.0000              0.2227      3.3277
  data required time                                                                                               3.3277
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.3277
  data arrival time                                                                                               -6.6430
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.3153



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_11_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq2_wptr_reg_11_/RSTB (DFFARX1_RVT)                         0.0545      1.0000    0.0000    0.0066      6.6417 r
  data arrival time                                                                                                6.6417

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  sync_w2r/rq2_wptr_reg_11_/CLK (DFFARX1_RVT)                          0.0753      1.0000   -0.0020    0.0068      3.1653 r

  clock reconvergence pessimism                                                                        0.0000      3.1653
  clock uncertainty                                                                                   -0.0600      3.1053
  library setup time                                                               1.0000              0.2227      3.3280
  data required time                                                                                               3.3280
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.3280
  data arrival time                                                                                               -6.6417
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.3137



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_10_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq2_wptr_reg_10_/RSTB (DFFARX1_RVT)                         0.0547      1.0000    0.0000    0.0063      6.6414 r
  data arrival time                                                                                                6.6414

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  sync_w2r/rq2_wptr_reg_10_/CLK (DFFARX1_RVT)                          0.0751      1.0000   -0.0019    0.0065      3.1651 r

  clock reconvergence pessimism                                                                        0.0000      3.1651
  clock uncertainty                                                                                   -0.0600      3.1051
  library setup time                                                               1.0000              0.2226      3.3278
  data required time                                                                                               3.3277
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.3277
  data arrival time                                                                                               -6.6414
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.3136



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_12_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq2_wptr_reg_12_/RSTB (DFFARX1_RVT)                         0.0543      1.0000    0.0000    0.0041      6.6392 r
  data arrival time                                                                                                6.6392

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq2_wptr_reg_12_/CLK (DFFARX1_RVT)                          0.0818      1.0000    0.0000    0.0119      3.1609 r

  clock reconvergence pessimism                                                                        0.0000      3.1609
  clock uncertainty                                                                                   -0.0600      3.1009
  library setup time                                                               1.0000              0.2257      3.3266
  data required time                                                                                               3.3266
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.3266
  data arrival time                                                                                               -6.6392
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.3126



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_3_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  sync_w2r/rq2_wptr_reg_3_/RSTB (DFFARX1_RVT)                          0.0453      1.0000    0.0000    0.0021      6.6335 r
  data arrival time                                                                                                6.6335

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq2_wptr_reg_3_/CLK (DFFARX1_RVT)                           0.0818      1.0000    0.0000    0.0092      3.1583 r

  clock reconvergence pessimism                                                                        0.0000      3.1583
  clock uncertainty                                                                                   -0.0600      3.0983
  library setup time                                                               1.0000              0.2245      3.3227
  data required time                                                                                               3.3227
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.3227
  data arrival time                                                                                               -6.6335
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.3108



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_2_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  sync_w2r/rq2_wptr_reg_2_/RSTB (DFFARX1_RVT)                          0.0449      1.0000    0.0000    0.0017      6.6331 r
  data arrival time                                                                                                6.6331

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq2_wptr_reg_2_/CLK (DFFARX1_RVT)                           0.0819      1.0000    0.0000    0.0105      3.1596 r

  clock reconvergence pessimism                                                                        0.0000      3.1596
  clock uncertainty                                                                                   -0.0600      3.0996
  library setup time                                                               1.0000              0.2245      3.3241
  data required time                                                                                               3.3241
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.3241
  data arrival time                                                                                               -6.6331
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.3091



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_1_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  sync_w2r/rq2_wptr_reg_1_/RSTB (DFFARX1_RVT)                          0.0451      1.0000    0.0000    0.0014      6.6328 r
  data arrival time                                                                                                6.6328

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq2_wptr_reg_1_/CLK (DFFARX1_RVT)                           0.0815      1.0000    0.0000    0.0109      3.1600 r

  clock reconvergence pessimism                                                                        0.0000      3.1600
  clock uncertainty                                                                                   -0.0600      3.1000
  library setup time                                                               1.0000              0.2243      3.3243
  data required time                                                                                               3.3242
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.3242
  data arrival time                                                                                               -6.6328
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.3086



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_4_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  sync_w2r/rq2_wptr_reg_4_/RSTB (DFFARX1_RVT)                          0.0450      1.0000    0.0000    0.0014      6.6328 r
  data arrival time                                                                                                6.6328

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq2_wptr_reg_4_/CLK (DFFARX1_RVT)                           0.0816      1.0000    0.0000    0.0111      3.1602 r

  clock reconvergence pessimism                                                                        0.0000      3.1602
  clock uncertainty                                                                                   -0.0600      3.1002
  library setup time                                                               1.0000              0.2243      3.3246
  data required time                                                                                               3.3245
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.3245
  data arrival time                                                                                               -6.6328
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.3083



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_0_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  sync_w2r/rq2_wptr_reg_0_/RSTB (DFFARX1_RVT)                          0.0451      1.0000    0.0000    0.0019      6.6333 r
  data arrival time                                                                                                6.6333

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq2_wptr_reg_0_/CLK (DFFARX1_RVT)                           0.0819      1.0000    0.0000    0.0116      3.1607 r

  clock reconvergence pessimism                                                                        0.0000      3.1607
  clock uncertainty                                                                                   -0.0600      3.1007
  library setup time                                                               1.0000              0.2245      3.3252
  data required time                                                                                               3.3252
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.3252
  data arrival time                                                                                               -6.6333
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.3081



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_10_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rbin_reg_10_/RSTB (SDFFARX1_HVT)                          0.0548      1.0000    0.0010    0.0087      6.6438 r
  data arrival time                                                                                                6.6438

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  rptr_empty/rbin_reg_10_/CLK (SDFFARX1_HVT)                           0.0751      1.0000   -0.0019    0.0056      3.1642 r

  clock reconvergence pessimism                                                                        0.0000      3.1642
  clock uncertainty                                                                                   -0.0600      3.1042
  library setup time                                                               1.0000              0.3250      3.4292
  data required time                                                                                               3.4292
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4292
  data arrival time                                                                                               -6.6438
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2147



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_11_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rbin_reg_11_/RSTB (SDFFARX1_HVT)                          0.0548      1.0000    0.0010    0.0087      6.6438 r
  data arrival time                                                                                                6.6438

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  rptr_empty/rbin_reg_11_/CLK (SDFFARX1_HVT)                           0.0751      1.0000   -0.0019    0.0056      3.1642 r

  clock reconvergence pessimism                                                                        0.0000      3.1642
  clock uncertainty                                                                                   -0.0600      3.1042
  library setup time                                                               1.0000              0.3250      3.4292
  data required time                                                                                               3.4292
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4292
  data arrival time                                                                                               -6.6438
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2146



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_7_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rbin_reg_7_/RSTB (SDFFARX1_HVT)                           0.0546      1.0000    0.0010    0.0084      6.6435 r
  data arrival time                                                                                                6.6435

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_HVT)                            0.0748      1.0000   -0.0019    0.0056      3.1642 r

  clock reconvergence pessimism                                                                        0.0000      3.1642
  clock uncertainty                                                                                   -0.0600      3.1042
  library setup time                                                               1.0000              0.3248      3.4290
  data required time                                                                                               3.4290
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4290
  data arrival time                                                                                               -6.6435
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2146



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_12_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rbin_reg_12_/RSTB (SDFFARX1_HVT)                          0.0548      1.0000    0.0010    0.0086      6.6437 r
  data arrival time                                                                                                6.6437

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  rptr_empty/rbin_reg_12_/CLK (SDFFARX1_HVT)                           0.0751      1.0000   -0.0019    0.0056      3.1642 r

  clock reconvergence pessimism                                                                        0.0000      3.1642
  clock uncertainty                                                                                   -0.0600      3.1042
  library setup time                                                               1.0000              0.3250      3.4292
  data required time                                                                                               3.4292
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4292
  data arrival time                                                                                               -6.6437
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2145



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_8_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rptr_reg_8_/RSTB (SDFFARX1_HVT)                           0.0546      1.0000    0.0010    0.0084      6.6435 r
  data arrival time                                                                                                6.6435

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_HVT)                            0.0749      1.0000   -0.0019    0.0056      3.1642 r

  clock reconvergence pessimism                                                                        0.0000      3.1642
  clock uncertainty                                                                                   -0.0600      3.1042
  library setup time                                                               1.0000              0.3249      3.4290
  data required time                                                                                               3.4290
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4290
  data arrival time                                                                                               -6.6435
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2145



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_10_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rptr_reg_10_/RSTB (SDFFARX1_HVT)                          0.0547      1.0000    0.0010    0.0082      6.6434 r
  data arrival time                                                                                                6.6434

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  rptr_empty/rptr_reg_10_/CLK (SDFFARX1_HVT)                           0.0750      1.0000   -0.0019    0.0058      3.1644 r

  clock reconvergence pessimism                                                                        0.0000      3.1644
  clock uncertainty                                                                                   -0.0600      3.1044
  library setup time                                                               1.0000              0.3249      3.4293
  data required time                                                                                               3.4293
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4293
  data arrival time                                                                                               -6.6434
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2140



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_11_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rptr_reg_11_/RSTB (SDFFARX1_HVT)                          0.0547      1.0000    0.0010    0.0082      6.6433 r
  data arrival time                                                                                                6.6433

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  rptr_empty/rptr_reg_11_/CLK (SDFFARX1_HVT)                           0.0749      1.0000   -0.0019    0.0062      3.1648 r

  clock reconvergence pessimism                                                                        0.0000      3.1648
  clock uncertainty                                                                                   -0.0600      3.1048
  library setup time                                                               1.0000              0.3249      3.4297
  data required time                                                                                               3.4297
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4297
  data arrival time                                                                                               -6.6433
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2136



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_9_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rptr_reg_9_/RSTB (SDFFARX1_HVT)                           0.0548      1.0000    0.0010    0.0080      6.6431 r
  data arrival time                                                                                                6.6431

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_HVT)                            0.0749      1.0000   -0.0019    0.0062      3.1648 r

  clock reconvergence pessimism                                                                        0.0000      3.1648
  clock uncertainty                                                                                   -0.0600      3.1048
  library setup time                                                               1.0000              0.3249      3.4297
  data required time                                                                                               3.4297
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4297
  data arrival time                                                                                               -6.6431
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2134



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_8_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq1_wptr_reg_8_/RSTB (SDFFARX1_HVT)                         0.0548      1.0000    0.0000    0.0064      6.6416 r
  data arrival time                                                                                                6.6416

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  sync_w2r/rq1_wptr_reg_8_/CLK (SDFFARX1_HVT)                          0.0751      1.0000   -0.0019    0.0065      3.1651 r

  clock reconvergence pessimism                                                                        0.0000      3.1651
  clock uncertainty                                                                                   -0.0600      3.1051
  library setup time                                                               1.0000              0.3251      3.4302
  data required time                                                                                               3.4302
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4302
  data arrival time                                                                                               -6.6416
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2114



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_9_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq1_wptr_reg_9_/RSTB (SDFFARX1_HVT)                         0.0545      1.0000    0.0000    0.0066      6.6417 r
  data arrival time                                                                                                6.6417

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  sync_w2r/rq1_wptr_reg_9_/CLK (SDFFARX1_HVT)                          0.0753      1.0000   -0.0020    0.0068      3.1653 r

  clock reconvergence pessimism                                                                        0.0000      3.1653
  clock uncertainty                                                                                   -0.0600      3.1053
  library setup time                                                               1.0000              0.3251      3.4304
  data required time                                                                                               3.4304
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4304
  data arrival time                                                                                               -6.6417
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2113



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_11_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq1_wptr_reg_11_/RSTB (SDFFARX1_HVT)                        0.0547      1.0000    0.0000    0.0061      6.6412 r
  data arrival time                                                                                                6.6412

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  sync_w2r/rq1_wptr_reg_11_/CLK (SDFFARX1_HVT)                         0.0751      1.0000   -0.0019    0.0065      3.1651 r

  clock reconvergence pessimism                                                                        0.0000      3.1651
  clock uncertainty                                                                                   -0.0600      3.1051
  library setup time                                                               1.0000              0.3250      3.4302
  data required time                                                                                               3.4302
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4302
  data arrival time                                                                                               -6.6412
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2111



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_10_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq1_wptr_reg_10_/RSTB (SDFFARX1_HVT)                        0.0547      1.0000    0.0000    0.0060      6.6411 r
  data arrival time                                                                                                6.6411

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  sync_w2r/rq1_wptr_reg_10_/CLK (SDFFARX1_HVT)                         0.0751      1.0000   -0.0019    0.0065      3.1651 r

  clock reconvergence pessimism                                                                        0.0000      3.1651
  clock uncertainty                                                                                   -0.0600      3.1051
  library setup time                                                               1.0000              0.3250      3.4302
  data required time                                                                                               3.4302
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4302
  data arrival time                                                                                               -6.6411
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2109



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_7_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rptr_reg_7_/RSTB (SDFFARX1_HVT)                           0.0547      1.0000    0.0000    0.0056      6.6407 r
  data arrival time                                                                                                6.6407

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_HVT)                            0.0753      1.0000   -0.0020    0.0068      3.1653 r

  clock reconvergence pessimism                                                                        0.0000      3.1653
  clock uncertainty                                                                                   -0.0600      3.1053
  library setup time                                                               1.0000              0.3251      3.4304
  data required time                                                                                               3.4304
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4304
  data arrival time                                                                                               -6.6407
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2103



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_6_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rbin_reg_6_/RSTB (SDFFARX1_HVT)                           0.0545      1.0000    0.0000    0.0055      6.6406 r
  data arrival time                                                                                                6.6406

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_HVT)                            0.0753      1.0000   -0.0020    0.0068      3.1653 r

  clock reconvergence pessimism                                                                        0.0000      3.1653
  clock uncertainty                                                                                   -0.0600      3.1053
  library setup time                                                               1.0000              0.3251      3.4304
  data required time                                                                                               3.4304
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4304
  data arrival time                                                                                               -6.6406
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2102



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_12_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq1_wptr_reg_12_/RSTB (SDFFARX1_HVT)                        0.0545      1.0000    0.0000    0.0046      6.6397 r
  data arrival time                                                                                                6.6397

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  sync_w2r/rq1_wptr_reg_12_/CLK (SDFFARX1_HVT)                         0.0753      1.0000   -0.0020    0.0068      3.1653 r

  clock reconvergence pessimism                                                                        0.0000      3.1653
  clock uncertainty                                                                                   -0.0600      3.1053
  library setup time                                                               1.0000              0.3251      3.4304
  data required time                                                                                               3.4304
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4304
  data arrival time                                                                                               -6.6397
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2093



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_7_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq1_wptr_reg_7_/RSTB (SDFFARX1_HVT)                         0.0546      1.0000    0.0000    0.0046      6.6397 r
  data arrival time                                                                                                6.6397

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8491410/A (INVX16_LVT)                                       0.0712      1.0000    0.0000    0.0139      3.0899 f
  cts_inv_8491410/Y (INVX16_LVT)                                       0.0734      1.0000              0.0687      3.1586 r
  ctsbuf_net_210 (net)                             29     71.9904
  sync_w2r/rq1_wptr_reg_7_/CLK (SDFFARX1_HVT)                          0.0753      1.0000   -0.0020    0.0068      3.1653 r

  clock reconvergence pessimism                                                                        0.0000      3.1653
  clock uncertainty                                                                                   -0.0600      3.1053
  library setup time                                                               1.0000              0.3251      3.4304
  data required time                                                                                               3.4304
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4304
  data arrival time                                                                                               -6.6397
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2093



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_6_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rptr_reg_6_/RSTB (SDFFARX1_HVT)                           0.0546      1.0000    0.0000    0.0043      6.6394 r
  data arrival time                                                                                                6.6394

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_HVT)                            0.0818      1.0000    0.0000    0.0119      3.1609 r

  clock reconvergence pessimism                                                                        0.0000      3.1609
  clock uncertainty                                                                                   -0.0600      3.1009
  library setup time                                                               1.0000              0.3293      3.4303
  data required time                                                                                               3.4303
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4303
  data arrival time                                                                                               -6.6394
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2091



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_2_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  sync_w2r/rq1_wptr_reg_2_/RSTB (SDFFARX1_HVT)                         0.0453      1.0000    0.0000    0.0021      6.6335 r
  data arrival time                                                                                                6.6335

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq1_wptr_reg_2_/CLK (SDFFARX1_HVT)                          0.0815      1.0000    0.0000    0.0087      3.1578 r

  clock reconvergence pessimism                                                                        0.0000      3.1578
  clock uncertainty                                                                                   -0.0600      3.0978
  library setup time                                                               1.0000              0.3268      3.4246
  data required time                                                                                               3.4245
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4245
  data arrival time                                                                                               -6.6335
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2090



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_3_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  sync_w2r/rq1_wptr_reg_3_/RSTB (SDFFARX1_HVT)                         0.0453      1.0000    0.0000    0.0021      6.6335 r
  data arrival time                                                                                                6.6335

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq1_wptr_reg_3_/CLK (SDFFARX1_HVT)                          0.0818      1.0000    0.0000    0.0088      3.1579 r

  clock reconvergence pessimism                                                                        0.0000      3.1579
  clock uncertainty                                                                                   -0.0600      3.0979
  library setup time                                                               1.0000              0.3270      3.4249
  data required time                                                                                               3.4249
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4249
  data arrival time                                                                                               -6.6335
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2087



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_6_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq1_wptr_reg_6_/RSTB (SDFFARX1_HVT)                         0.0545      1.0000    0.0000    0.0038      6.6389 r
  data arrival time                                                                                                6.6389

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq1_wptr_reg_6_/CLK (SDFFARX1_HVT)                          0.0818      1.0000    0.0000    0.0119      3.1609 r

  clock reconvergence pessimism                                                                        0.0000      3.1609
  clock uncertainty                                                                                   -0.0600      3.1009
  library setup time                                                               1.0000              0.3294      3.4303
  data required time                                                                                               3.4303
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4303
  data arrival time                                                                                               -6.6389
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2086



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_5_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  rptr_empty/rptr_reg_5_/RSTB (SDFFARX1_HVT)                           0.0542      1.0000    0.0000    0.0033      6.6384 r
  data arrival time                                                                                                6.6384

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_HVT)                            0.0819      1.0000    0.0000    0.0119      3.1609 r

  clock reconvergence pessimism                                                                        0.0000      3.1609
  clock uncertainty                                                                                   -0.0600      3.1009
  library setup time                                                               1.0000              0.3293      3.4302
  data required time                                                                                               3.4302
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4302
  data arrival time                                                                                               -6.6384
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2082



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_1_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  sync_w2r/rq1_wptr_reg_1_/RSTB (SDFFARX1_HVT)                         0.0452      1.0000    0.0000    0.0020      6.6334 r
  data arrival time                                                                                                6.6334

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq1_wptr_reg_1_/CLK (SDFFARX1_HVT)                          0.0815      1.0000    0.0000    0.0094      3.1585 r

  clock reconvergence pessimism                                                                        0.0000      3.1585
  clock uncertainty                                                                                   -0.0600      3.0985
  library setup time                                                               1.0000              0.3268      3.4253
  data required time                                                                                               3.4253
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4253
  data arrival time                                                                                               -6.6334
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2081



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_0_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  rptr_empty/rbin_reg_0_/RSTB (SDFFARX1_HVT)                           0.0450      1.0000    0.0000    0.0019      6.6333 r
  data arrival time                                                                                                6.6333

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_HVT)                            0.0817      1.0000    0.0000    0.0098      3.1589 r

  clock reconvergence pessimism                                                                        0.0000      3.1589
  clock uncertainty                                                                                   -0.0600      3.0989
  library setup time                                                               1.0000              0.3268      3.4257
  data required time                                                                                               3.4257
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4257
  data arrival time                                                                                               -6.6333
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2076



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_4_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  sync_w2r/rq1_wptr_reg_4_/RSTB (SDFFARX1_HVT)                         0.0450      1.0000    0.0000    0.0019      6.6333 r
  data arrival time                                                                                                6.6333

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq1_wptr_reg_4_/CLK (SDFFARX1_HVT)                          0.0817      1.0000    0.0000    0.0099      3.1590 r

  clock reconvergence pessimism                                                                        0.0000      3.1590
  clock uncertainty                                                                                   -0.0600      3.0990
  library setup time                                                               1.0000              0.3268      3.4258
  data required time                                                                                               3.4258
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4258
  data arrival time                                                                                               -6.6333
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2074



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_1_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  rptr_empty/rptr_reg_1_/RSTB (SDFFARX1_HVT)                           0.0450      1.0000    0.0000    0.0020      6.6334 r
  data arrival time                                                                                                6.6334

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_HVT)                            0.0820      1.0000    0.0000    0.0102      3.1592 r

  clock reconvergence pessimism                                                                        0.0000      3.1592
  clock uncertainty                                                                                   -0.0600      3.0992
  library setup time                                                               1.0000              0.3270      3.4262
  data required time                                                                                               3.4262
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4262
  data arrival time                                                                                               -6.6334
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2072



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_2_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  rptr_empty/rptr_reg_2_/RSTB (SDFFARX1_HVT)                           0.0452      1.0000    0.0000    0.0016      6.6331 r
  data arrival time                                                                                                6.6331

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_HVT)                            0.0819      1.0000    0.0000    0.0107      3.1597 r

  clock reconvergence pessimism                                                                        0.0000      3.1597
  clock uncertainty                                                                                   -0.0600      3.0997
  library setup time                                                               1.0000              0.3270      3.4267
  data required time                                                                                               3.4267
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4267
  data arrival time                                                                                               -6.6331
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2063



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_0_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  rptr_empty/rptr_reg_0_/RSTB (SDFFARX1_HVT)                           0.0452      1.0000    0.0000    0.0016      6.6330 r
  data arrival time                                                                                                6.6330

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_HVT)                            0.0816      1.0000    0.0000    0.0113      3.1603 r

  clock reconvergence pessimism                                                                        0.0000      3.1603
  clock uncertainty                                                                                   -0.0600      3.1003
  library setup time                                                               1.0000              0.3268      3.4271
  data required time                                                                                               3.4271
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4271
  data arrival time                                                                                               -6.6330
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2059



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_1_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  rptr_empty/rbin_reg_1_/RSTB (SDFFARX1_HVT)                           0.0450      1.0000    0.0000    0.0014      6.6328 r
  data arrival time                                                                                                6.6328

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_HVT)                            0.0816      1.0000    0.0000    0.0111      3.1602 r

  clock reconvergence pessimism                                                                        0.0000      3.1602
  clock uncertainty                                                                                   -0.0600      3.1002
  library setup time                                                               1.0000              0.3268      3.4270
  data required time                                                                                               3.4270
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4270
  data arrival time                                                                                               -6.6328
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2058



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_5_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  sync_w2r/rq1_wptr_reg_5_/RSTB (SDFFARX1_HVT)                         0.0449      1.0000    0.0000    0.0017      6.6331 r
  data arrival time                                                                                                6.6331

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq1_wptr_reg_5_/CLK (SDFFARX1_HVT)                          0.0821      1.0000    0.0000    0.0114      3.1605 r

  clock reconvergence pessimism                                                                        0.0000      3.1605
  clock uncertainty                                                                                   -0.0600      3.1005
  library setup time                                                               1.0000              0.3270      3.4275
  data required time                                                                                               3.4275
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4275
  data arrival time                                                                                               -6.6331
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2056



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_4_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  rptr_empty/rptr_reg_4_/RSTB (SDFFARX1_HVT)                           0.0451      1.0000    0.0000    0.0019      6.6333 r
  data arrival time                                                                                                6.6333

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_HVT)                            0.0819      1.0000    0.0000    0.0116      3.1607 r

  clock reconvergence pessimism                                                                        0.0000      3.1607
  clock uncertainty                                                                                   -0.0600      3.1007
  library setup time                                                               1.0000              0.3270      3.4277
  data required time                                                                                               3.4277
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4277
  data arrival time                                                                                               -6.6333
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2056



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_0_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  sync_w2r/rq1_wptr_reg_0_/RSTB (SDFFARX1_HVT)                         0.0451      1.0000    0.0000    0.0019      6.6333 r
  data arrival time                                                                                                6.6333

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq1_wptr_reg_0_/CLK (SDFFARX1_HVT)                          0.0819      1.0000    0.0000    0.0116      3.1607 r

  clock reconvergence pessimism                                                                        0.0000      3.1607
  clock uncertainty                                                                                   -0.0600      3.1007
  library setup time                                                               1.0000              0.3270      3.4277
  data required time                                                                                               3.4277
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4277
  data arrival time                                                                                               -6.6333
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2056



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_3_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_124_95/A (NBUFFX32_LVT)                                       0.0568      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_124_95/Y (NBUFFX32_LVT)                                       0.0450      1.0000              0.0851      6.6314 r
  HFSNET_106 (net)                                 22     33.5757
  rptr_empty/rptr_reg_3_/RSTB (SDFFARX1_HVT)                           0.0449      1.0000    0.0000    0.0017      6.6331 r
  data arrival time                                                                                                6.6331

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_HVT)                            0.0819      1.0000    0.0000    0.0116      3.1607 r

  clock reconvergence pessimism                                                                        0.0000      3.1607
  clock uncertainty                                                                                   -0.0600      3.1007
  library setup time                                                               1.0000              0.3269      3.4276
  data required time                                                                                               3.4276
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.4276
  data arrival time                                                                                               -6.6331
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -3.2055



  Startpoint: wdata_in[12] (input port clocked by wclk2x)
  Endpoint: wdata_reg_12_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[12] (in)                                                    7.4114      1.0000              3.6735      4.0258 f
  wdata_in[12] (net)                                1     53.1410
  HFSBUF_27_3/A (DELLN1X2_LVT)                                         7.4100      1.0000    0.0000    0.0463      4.0721 f
  HFSBUF_27_3/Y (DELLN1X2_LVT)                                         0.0384      1.0000              1.5000      5.5721 f
  HFSNET_3 (net)                                    1      2.4589
  ZBUF_inst_507/A (NBUFFX16_LVT)                                       0.0384      1.0000    --        0.0000      5.5721 f
  ZBUF_inst_507/Y (NBUFFX16_LVT)                                       0.0404      1.0000              0.0760      5.6480 f
  ZBUF_212 (net)                                    1     17.3145
  wdata_reg_12_/D (SDFFARX1_HVT)                                       0.0407      1.0000    0.0000    0.0038      5.6518 f
  data arrival time                                                                                                5.6518

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_12_/CLK (SDFFARX1_HVT)                                     0.2838      1.0000   -0.0146    0.1637      3.1637 r

  clock reconvergence pessimism                                                                        0.0000      3.1637
  clock uncertainty                                                                                   -0.0600      3.1037
  library setup time                                                               1.0000             -0.3286      2.7751
  data required time                                                                                               2.7751
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7751
  data arrival time                                                                                               -5.6518
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.8767



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_6_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq2_wptr_reg_6_/RSTB (DFFARX1_HVT)                          0.0545      1.0000    0.0000    0.0041      6.6392 r
  data arrival time                                                                                                6.6392

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq2_wptr_reg_6_/CLK (DFFARX1_HVT)                           0.0818      1.0000    0.0000    0.0119      3.1609 r

  clock reconvergence pessimism                                                                        0.0000      3.1609
  clock uncertainty                                                                                   -0.0600      3.1009
  library setup time                                                               1.0000              0.7929      3.8939
  data required time                                                                                               3.8938
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.8938
  data arrival time                                                                                               -6.6392
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.7454



  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_5_ (recovery check against rising-edge clock clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  rrst_n (in)                                                         11.7388      1.0000              5.7998      6.1223 r
  rrst_n (net)                                      1     83.9920
  ropt_mt_inst_2120/A (DELLN3X2_LVT)                                  11.7386      1.0000    0.9517    1.0551      7.1774 r
  ropt_mt_inst_2120/Y (DELLN3X2_LVT)                                   0.0451      1.0000             -0.7278      6.4495 r
  ropt_net_27 (net)                                 1      3.7650
  ZBUF_inst_328/A (NBUFFX32_LVT)                                       0.0451      1.0000    --        0.0000      6.4496 r
  ZBUF_inst_328/Y (NBUFFX32_LVT)                                       0.0524      1.0000              0.0805      6.5301 r
  ZBUF_56 (net)                                     2     39.4858
  HFSBUF_342_96/A (NBUFFX32_LVT)                                       0.0569      1.0000    0.0021    0.0163      6.5463 r
  HFSBUF_342_96/Y (NBUFFX32_LVT)                                       0.0534      1.0000              0.0888      6.6351 r
  HFSNET_107 (net)                                 30     48.1979
  sync_w2r/rq2_wptr_reg_5_/RSTB (DFFARX1_HVT)                          0.0541      1.0000    0.0000    0.0028      6.6379 r
  data arrival time                                                                                                6.6379

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  sync_w2r/rq2_wptr_reg_5_/CLK (DFFARX1_HVT)                           0.0819      1.0000    0.0000    0.0116      3.1607 r

  clock reconvergence pessimism                                                                        0.0000      3.1607
  clock uncertainty                                                                                   -0.0600      3.1007
  library setup time                                                               1.0000              0.7929      3.8936
  data required time                                                                                               3.8936
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.8936
  data arrival time                                                                                               -6.6379
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.7443



  Startpoint: wdata_in[13] (input port clocked by wclk2x)
  Endpoint: wdata_reg_13_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[13] (in)                                                    6.9484      1.0000              3.4466      3.7988 f
  wdata_in[13] (net)                                1     49.8511
  ropt_mt_inst_2132/A (DELLN1X2_LVT)                                   6.9488      1.0000    0.0000    0.0418      3.8406 f
  ropt_mt_inst_2132/Y (DELLN1X2_LVT)                                   0.0393      1.0000              1.4272      5.2678 f
  ropt_net_37 (net)                                 1      2.8583
  ZBUF_inst_508/A (NBUFFX16_LVT)                                       0.0393      1.0000    --        0.0001      5.2678 f
  ZBUF_inst_508/Y (NBUFFX16_LVT)                                       0.0387      1.0000              0.0748      5.3426 f
  ZBUF_213 (net)                                    1     14.8392
  wdata_reg_13_/D (SDFFARX1_HVT)                                       0.0389      1.0000    0.0000    0.0031      5.3457 f
  data arrival time                                                                                                5.3457

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_13_/CLK (SDFFARX1_HVT)                                     0.2838      1.0000   -0.0146    0.1637      3.1637 r

  clock reconvergence pessimism                                                                        0.0000      3.1637
  clock uncertainty                                                                                   -0.0600      3.1037
  library setup time                                                               1.0000             -0.3277      2.7760
  data required time                                                                                               2.7760
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7760
  data arrival time                                                                                               -5.3457
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.5697



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_4_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0117      5.8805 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0632      1.0000              0.0939      5.9744 r
  HFSNET_146 (net)                                 32     72.6082
  wdata_reg_4_/RSTB (SDFFARX1_HVT)                                     0.0661      1.0000    0.0000    0.0112      5.9856 r
  data arrival time                                                                                                5.9856

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_4_/CLK (SDFFARX1_HVT)                                      0.2842      1.0000   -0.0148    0.1631      3.1631 r

  clock reconvergence pessimism                                                                        0.0000      3.1631
  clock uncertainty                                                                                   -0.0600      3.1031
  library setup time                                                               1.0000              0.4591      3.5622
  data required time                                                                                               3.5622
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5622
  data arrival time                                                                                               -5.9856
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4234



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_5_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0117      5.8805 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0632      1.0000              0.0939      5.9744 r
  HFSNET_146 (net)                                 32     72.6082
  wdata_reg_5_/RSTB (SDFFARX1_HVT)                                     0.0658      1.0000    0.0000    0.0084      5.9827 r
  data arrival time                                                                                                5.9827

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_5_/CLK (SDFFARX1_HVT)                                      0.2845      1.0000   -0.0148    0.1631      3.1631 r

  clock reconvergence pessimism                                                                        0.0000      3.1631
  clock uncertainty                                                                                   -0.0600      3.1031
  library setup time                                                               1.0000              0.4591      3.5622
  data required time                                                                                               3.5622
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5622
  data arrival time                                                                                               -5.9827
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4205



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_6_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0117      5.8805 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0632      1.0000              0.0939      5.9744 r
  HFSNET_146 (net)                                 32     72.6082
  wdata_reg_6_/RSTB (SDFFARX1_HVT)                                     0.0658      1.0000    0.0000    0.0084      5.9827 r
  data arrival time                                                                                                5.9827

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_6_/CLK (SDFFARX1_HVT)                                      0.2845      1.0000   -0.0148    0.1631      3.1631 r

  clock reconvergence pessimism                                                                        0.0000      3.1631
  clock uncertainty                                                                                   -0.0600      3.1031
  library setup time                                                               1.0000              0.4591      3.5622
  data required time                                                                                               3.5622
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5622
  data arrival time                                                                                               -5.9827
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4205



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_8_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0117      5.8805 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0632      1.0000              0.0939      5.9744 r
  HFSNET_146 (net)                                 32     72.6082
  wdata_reg_8_/RSTB (SDFFARX1_HVT)                                     0.0658      1.0000    0.0000    0.0084      5.9827 r
  data arrival time                                                                                                5.9827

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_8_/CLK (SDFFARX1_HVT)                                      0.2845      1.0000   -0.0148    0.1631      3.1631 r

  clock reconvergence pessimism                                                                        0.0000      3.1631
  clock uncertainty                                                                                   -0.0600      3.1031
  library setup time                                                               1.0000              0.4591      3.5622
  data required time                                                                                               3.5622
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5622
  data arrival time                                                                                               -5.9827
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4205



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_1_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0117      5.8805 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0632      1.0000              0.0939      5.9744 r
  HFSNET_146 (net)                                 32     72.6082
  wdata_reg_1_/RSTB (SDFFARX1_HVT)                                     0.0660      1.0000    0.0000    0.0082      5.9825 r
  data arrival time                                                                                                5.9825

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_1_/CLK (SDFFARX1_HVT)                                      0.2842      1.0000   -0.0148    0.1631      3.1631 r

  clock reconvergence pessimism                                                                        0.0000      3.1631
  clock uncertainty                                                                                   -0.0600      3.1031
  library setup time                                                               1.0000              0.4590      3.5621
  data required time                                                                                               3.5621
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5621
  data arrival time                                                                                               -5.9825
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4205



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_0_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0118      5.8806 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0657      1.0000              0.0900      5.9706 r
  HFSNET_145 (net)                                 36     68.0700
  wdata_reg_0_/RSTB (SDFFARX1_HVT)                                     0.0728      1.0000    0.0000    0.0121      5.9827 r
  data arrival time                                                                                                5.9827

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_0_/CLK (SDFFARX1_HVT)                                      0.2833      1.0000   -0.0147    0.1624      3.1624 r

  clock reconvergence pessimism                                                                        0.0000      3.1624
  clock uncertainty                                                                                   -0.0600      3.1024
  library setup time                                                               1.0000              0.4601      3.5625
  data required time                                                                                               3.5625
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5625
  data arrival time                                                                                               -5.9827
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4203



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_3_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0118      5.8806 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0657      1.0000              0.0900      5.9706 r
  HFSNET_145 (net)                                 36     68.0700
  wdata_reg_3_/RSTB (SDFFARX1_HVT)                                     0.0725      1.0000    0.0000    0.0117      5.9823 r
  data arrival time                                                                                                5.9823

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_3_/CLK (SDFFARX1_HVT)                                      0.2833      1.0000   -0.0147    0.1624      3.1624 r

  clock reconvergence pessimism                                                                        0.0000      3.1624
  clock uncertainty                                                                                   -0.0600      3.1024
  library setup time                                                               1.0000              0.4600      3.5624
  data required time                                                                                               3.5624
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5624
  data arrival time                                                                                               -5.9823
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4199



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_7_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0118      5.8806 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0657      1.0000              0.0900      5.9706 r
  HFSNET_145 (net)                                 36     68.0700
  wdata_reg_7_/RSTB (SDFFARX1_HVT)                                     0.0731      1.0000    0.0000    0.0133      5.9839 r
  data arrival time                                                                                                5.9839

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_7_/CLK (SDFFARX1_HVT)                                      0.2845      1.0000   -0.0148    0.1631      3.1631 r

  clock reconvergence pessimism                                                                        0.0000      3.1631
  clock uncertainty                                                                                   -0.0600      3.1031
  library setup time                                                               1.0000              0.4609      3.5640
  data required time                                                                                               3.5640
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5640
  data arrival time                                                                                               -5.9839
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4199



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_2_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_499_136/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0118      5.8806 r
  HFSBUF_499_136/Y (NBUFFX32_LVT)                                      0.0657      1.0000              0.0900      5.9706 r
  HFSNET_145 (net)                                 36     68.0700
  wdata_reg_2_/RSTB (SDFFARX1_HVT)                                     0.0731      1.0000    0.0000    0.0130      5.9836 r
  data arrival time                                                                                                5.9836

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_2_/CLK (SDFFARX1_HVT)                                      0.2845      1.0000   -0.0148    0.1631      3.1631 r

  clock reconvergence pessimism                                                                        0.0000      3.1631
  clock uncertainty                                                                                   -0.0600      3.1031
  library setup time                                                               1.0000              0.4609      3.5640
  data required time                                                                                               3.5640
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5640
  data arrival time                                                                                               -5.9836
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4196



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_15_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0117      5.8805 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0632      1.0000              0.0939      5.9744 r
  HFSNET_146 (net)                                 32     72.6082
  wdata_reg_15_/RSTB (SDFFARX1_HVT)                                    0.0635      1.0000    0.0000    0.0041      5.9785 r
  data arrival time                                                                                                5.9785

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_15_/CLK (SDFFARX1_HVT)                                     0.2838      1.0000   -0.0146    0.1637      3.1637 r

  clock reconvergence pessimism                                                                        0.0000      3.1637
  clock uncertainty                                                                                   -0.0600      3.1037
  library setup time                                                               1.0000              0.4582      3.5620
  data required time                                                                                               3.5620
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5620
  data arrival time                                                                                               -5.9785
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4165



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_10_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0117      5.8805 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0632      1.0000              0.0939      5.9744 r
  HFSNET_146 (net)                                 32     72.6082
  wdata_reg_10_/RSTB (SDFFARX1_HVT)                                    0.0635      1.0000    0.0000    0.0040      5.9784 r
  data arrival time                                                                                                5.9784

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_10_/CLK (SDFFARX1_HVT)                                     0.2838      1.0000   -0.0146    0.1637      3.1637 r

  clock reconvergence pessimism                                                                        0.0000      3.1637
  clock uncertainty                                                                                   -0.0600      3.1037
  library setup time                                                               1.0000              0.4582      3.5620
  data required time                                                                                               3.5620
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5620
  data arrival time                                                                                               -5.9784
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4164



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_13_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0117      5.8805 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0632      1.0000              0.0939      5.9744 r
  HFSNET_146 (net)                                 32     72.6082
  wdata_reg_13_/RSTB (SDFFARX1_HVT)                                    0.0635      1.0000    0.0000    0.0040      5.9784 r
  data arrival time                                                                                                5.9784

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_13_/CLK (SDFFARX1_HVT)                                     0.2838      1.0000   -0.0146    0.1637      3.1637 r

  clock reconvergence pessimism                                                                        0.0000      3.1637
  clock uncertainty                                                                                   -0.0600      3.1037
  library setup time                                                               1.0000              0.4582      3.5620
  data required time                                                                                               3.5620
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5620
  data arrival time                                                                                               -5.9784
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4164



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_12_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0117      5.8805 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0632      1.0000              0.0939      5.9744 r
  HFSNET_146 (net)                                 32     72.6082
  wdata_reg_12_/RSTB (SDFFARX1_HVT)                                    0.0636      1.0000    0.0000    0.0039      5.9783 r
  data arrival time                                                                                                5.9783

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_12_/CLK (SDFFARX1_HVT)                                     0.2838      1.0000   -0.0146    0.1637      3.1637 r

  clock reconvergence pessimism                                                                        0.0000      3.1637
  clock uncertainty                                                                                   -0.0600      3.1037
  library setup time                                                               1.0000              0.4582      3.5620
  data required time                                                                                               3.5620
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5620
  data arrival time                                                                                               -5.9783
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4163



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_14_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0117      5.8805 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0632      1.0000              0.0939      5.9744 r
  HFSNET_146 (net)                                 32     72.6082
  wdata_reg_14_/RSTB (SDFFARX1_HVT)                                    0.0635      1.0000    0.0000    0.0039      5.9783 r
  data arrival time                                                                                                5.9783

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_14_/CLK (SDFFARX1_HVT)                                     0.2838      1.0000   -0.0146    0.1637      3.1637 r

  clock reconvergence pessimism                                                                        0.0000      3.1637
  clock uncertainty                                                                                   -0.0600      3.1037
  library setup time                                                               1.0000              0.4582      3.5620
  data required time                                                                                               3.5620
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5620
  data arrival time                                                                                               -5.9783
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4163



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_9_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0117      5.8805 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0632      1.0000              0.0939      5.9744 r
  HFSNET_146 (net)                                 32     72.6082
  wdata_reg_9_/RSTB (SDFFARX1_HVT)                                     0.0636      1.0000    0.0000    0.0039      5.9783 r
  data arrival time                                                                                                5.9783

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_9_/CLK (SDFFARX1_HVT)                                      0.2838      1.0000   -0.0146    0.1637      3.1637 r

  clock reconvergence pessimism                                                                        0.0000      3.1637
  clock uncertainty                                                                                   -0.0600      3.1037
  library setup time                                                               1.0000              0.4583      3.5620
  data required time                                                                                               3.5620
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5620
  data arrival time                                                                                               -5.9783
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4163



  Startpoint: wrst_n (input port clocked by wclk)
  Endpoint: wdata_reg_11_ (recovery check against rising-edge clock clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                                               0.0000      0.0000
  clock network delay (ideal)                                                                          0.2225      0.2225
  input external delay                                                                                 0.1000      0.3225

  wrst_n (in)                                                         10.4434      1.0000              5.1611      5.4835 r
  wrst_n (net)                                      1     74.7267
  ropt_mt_inst_2121/A (DELLN1X2_LVT)                                  10.4435      1.0000    0.0000    0.0866      5.5702 r
  ropt_mt_inst_2121/Y (DELLN1X2_LVT)                                   0.0438      1.0000              0.2204      5.7906 r
  ropt_net_28 (net)                                 1      3.4798
  ZBUF_inst_262/A (NBUFFX32_LVT)                                       0.0438      1.0000    --        0.0000      5.7906 r
  ZBUF_inst_262/Y (NBUFFX32_LVT)                                       0.0496      1.0000              0.0781      5.8687 r
  ZBUF_6 (net)                                      2     33.1047
  HFSBUF_207_137/A (NBUFFX32_LVT)                                      0.0532      1.0000    0.0000    0.0117      5.8805 r
  HFSBUF_207_137/Y (NBUFFX32_LVT)                                      0.0632      1.0000              0.0939      5.9744 r
  HFSNET_146 (net)                                 32     72.6082
  wdata_reg_11_/RSTB (SDFFARX1_HVT)                                    0.0636      1.0000    0.0000    0.0039      5.9783 r
  data arrival time                                                                                                5.9783

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_11_/CLK (SDFFARX1_HVT)                                     0.2838      1.0000   -0.0146    0.1637      3.1637 r

  clock reconvergence pessimism                                                                        0.0000      3.1637
  clock uncertainty                                                                                   -0.0600      3.1037
  library setup time                                                               1.0000              0.4583      3.5620
  data required time                                                                                               3.5620
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               3.5620
  data arrival time                                                                                               -5.9783
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.4163



  Startpoint: wdata_in[6] (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[6] (in)                                                     6.5775      1.0000              3.2638      3.6160 f
  wdata_in[6] (net)                                 1     47.1954
  ZBUF_inst_336/A (NBUFFX2_LVT)                                        6.5783      1.0000    0.0000    0.0368      3.6528 f
  ZBUF_inst_336/Y (NBUFFX2_LVT)                                        0.8158      1.0000              1.0605      4.7133 f
  ZBUF_63 (net)                                     1      1.6029
  HFSBUF_79_10/A (NBUFFX8_LVT)                                         0.8158      1.0000    --        0.0000      4.7133 f
  HFSBUF_79_10/Y (NBUFFX8_LVT)                                         0.1490      1.0000              0.2539      4.9672 f
  HFSNET_10 (net)                                   1     10.7740
  ZINV_inst_478/A (INVX16_LVT)                                         0.1490      1.0000    --        0.0001      4.9673 f
  ZINV_inst_478/Y (INVX16_LVT)                                         0.0779      1.0000              0.0606      5.0279 r
  ZINV_190 (net)                                    1     21.0480
  ZINV_inst_477/A (INVX16_LVT)                                         0.0783      1.0000    --        0.0044      5.0323 r
  ZINV_inst_477/Y (INVX16_LVT)                                         0.0496      1.0000              0.0252      5.0576 f
  ZINV_189 (net)                                    1     25.9573
  wdata_reg_6_/D (SDFFARX1_HVT)                                        0.0504      1.0000    0.0000    0.0064      5.0639 f
  data arrival time                                                                                                5.0639

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_6_/CLK (SDFFARX1_HVT)                                      0.2845      1.0000   -0.0148    0.1631      3.1631 r

  clock reconvergence pessimism                                                                        0.0000      3.1631
  clock uncertainty                                                                                   -0.0600      3.1031
  library setup time                                                               1.0000             -0.3329      2.7702
  data required time                                                                                               2.7702
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7702
  data arrival time                                                                                               -5.0639
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.2937



  Startpoint: wdata_in[11] (input port clocked by wclk2x)
  Endpoint: wdata_reg_11_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[11] (in)                                                    6.1697      1.0000              3.0628      3.4151 f
  wdata_in[11] (net)                                1     44.2843
  ropt_mt_inst_2133/A (DELLN1X2_LVT)                                   6.1697      1.0000    0.0000    0.0319      3.4470 f
  ropt_mt_inst_2133/Y (DELLN1X2_LVT)                                   0.0378      1.0000              1.2995      4.7465 f
  ropt_net_38 (net)                                 1      2.3828
  ZBUF_inst_518/A (NBUFFX16_LVT)                                       0.0378      1.0000    0.0000    0.0000      4.7465 f
  ZBUF_inst_518/Y (NBUFFX16_LVT)                                       0.0405      1.0000              0.0756      4.8222 f
  ZBUF_222 (net)                                    1     17.5648
  wdata_reg_11_/D (SDFFARX1_HVT)                                       0.0408      1.0000    0.0000    0.0041      4.8262 f
  data arrival time                                                                                                4.8262

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_11_/CLK (SDFFARX1_HVT)                                     0.2838      1.0000   -0.0146    0.1637      3.1637 r

  clock reconvergence pessimism                                                                        0.0000      3.1637
  clock uncertainty                                                                                   -0.0600      3.1037
  library setup time                                                               1.0000             -0.3286      2.7751
  data required time                                                                                               2.7751
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7751
  data arrival time                                                                                               -4.8262
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -2.0512



  Startpoint: wdata_in[7] (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[7] (in)                                                     5.7867      1.0000              2.8742      3.2264 f
  wdata_in[7] (net)                                 1     41.5475
  ZBUF_inst_526/A (DELLN1X2_LVT)                                       5.7869      1.0000    0.0000    0.0280      3.2545 f
  ZBUF_inst_526/Y (DELLN1X2_LVT)                                       0.0385      1.0000              1.2390      4.4935 f
  ZBUF_225 (net)                                    1      2.6878
  ZBUF_inst_561/A (NBUFFX16_LVT)                                       0.0385      1.0000    0.0000    0.0000      4.4935 f
  ZBUF_inst_561/Y (NBUFFX16_LVT)                                       0.0524      1.0000              0.0830      4.5766 f
  ZBUF_236 (net)                                    1     32.7074
  wdata_reg_7_/D (SDFFARX1_HVT)                                        0.0548      1.0000    0.0087    0.0198      4.5964 f
  data arrival time                                                                                                4.5964

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_7_/CLK (SDFFARX1_HVT)                                      0.2845      1.0000   -0.0148    0.1631      3.1631 r

  clock reconvergence pessimism                                                                        0.0000      3.1631
  clock uncertainty                                                                                   -0.0600      3.1031
  library setup time                                                               1.0000             -0.3349      2.7682
  data required time                                                                                               2.7681
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7681
  data arrival time                                                                                               -4.5964
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.8282



  Startpoint: wdata_in[8] (input port clocked by wclk2x)
  Endpoint: wdata_reg_8_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[8] (in)                                                     5.4609      1.0000              2.7109      3.0632 f
  wdata_in[8] (net)                                 1     39.1999
  ropt_mt_inst_2135/A (DELLN1X2_LVT)                                   5.4609      1.0000    --        0.0278      3.0910 f
  ropt_mt_inst_2135/Y (DELLN1X2_LVT)                                   0.0369      1.0000              1.1843      4.2752 f
  ropt_net_39 (net)                                 1      2.1695
  ZBUF_inst_513/A (NBUFFX16_LVT)                                       0.0369      1.0000    --        0.0000      4.2753 f
  ZBUF_inst_513/Y (NBUFFX16_LVT)                                       0.0401      1.0000              0.0753      4.3505 f
  ZBUF_218 (net)                                    1     17.4252
  wdata_reg_8_/D (SDFFARX1_HVT)                                        0.0405      1.0000    0.0050    0.0082      4.3587 f
  data arrival time                                                                                                4.3587

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_8_/CLK (SDFFARX1_HVT)                                      0.2845      1.0000   -0.0148    0.1631      3.1631 r

  clock reconvergence pessimism                                                                        0.0000      3.1631
  clock uncertainty                                                                                   -0.0600      3.1031
  library setup time                                                               1.0000             -0.3282      2.7749
  data required time                                                                                               2.7749
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7749
  data arrival time                                                                                               -4.3587
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.5838



  Startpoint: wdata_in[9] (input port clocked by wclk2x)
  Endpoint: wdata_reg_9_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[9] (in)                                                     5.1389      1.0000              2.5538      2.9060 f
  wdata_in[9] (net)                                 1     36.9176
  ropt_mt_inst_2140/A (DELLN1X2_LVT)                                   5.1394      1.0000    --        0.0237      2.9297 f
  ropt_mt_inst_2140/Y (DELLN1X2_LVT)                                   0.0784      1.0000              1.1675      4.0972 f
  ropt_net_44 (net)                                 1     12.9201
  wdata_reg_9_/D (SDFFARX1_HVT)                                        0.0784      1.0000    0.0103    0.0118      4.1090 f
  data arrival time                                                                                                4.1090

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_9_/CLK (SDFFARX1_HVT)                                      0.2838      1.0000   -0.0146    0.1637      3.1637 r

  clock reconvergence pessimism                                                                        0.0000      3.1637
  clock uncertainty                                                                                   -0.0600      3.1037
  library setup time                                                               1.0000             -0.3454      2.7584
  data required time                                                                                               2.7584
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7584
  data arrival time                                                                                               -4.1090
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.3507



  Startpoint: wdata_in[10] (input port clocked by wclk2x)
  Endpoint: wdata_reg_10_ (rising edge-triggered flip-flop clocked by wclk2x)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: INPUTS
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                                             0.0000      0.0000
  clock network delay (ideal)                                                                          0.2523      0.2523
  input external delay                                                                                 0.1000      0.3523

  wdata_in[10] (in)                                                    4.6053      1.0000              2.2909      2.6432 f
  wdata_in[10] (net)                                1     33.0996
  ropt_mt_inst_2136/A (DELLN1X2_LVT)                                   4.6059      1.0000    --        0.0174      2.6605 f
  ropt_mt_inst_2136/Y (DELLN1X2_LVT)                                   0.0401      1.0000              1.0511      3.7116 f
  ropt_net_40 (net)                                 1      3.3298
  ZBUF_inst_512/A (NBUFFX16_LVT)                                       0.0401      1.0000    0.0000    0.0001      3.7117 f
  ZBUF_inst_512/Y (NBUFFX16_LVT)                                       0.0398      1.0000              0.0764      3.7881 f
  ZBUF_217 (net)                                    1     16.5711
  wdata_reg_10_/D (SDFFARX1_HVT)                                       0.0401      1.0000    0.0000    0.0034      3.7915 f
  data arrival time                                                                                                3.7915

  clock wclk2x (rise edge)                                                                             3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  wclk2x (in)                                                          0.0000      1.0000              0.0000      3.0000 r
  wclk2x (net)                                     16    135.2706
  wdata_reg_10_/CLK (SDFFARX1_HVT)                                     0.2838      1.0000   -0.0146    0.1637      3.1637 r

  clock reconvergence pessimism                                                                        0.0000      3.1637
  clock uncertainty                                                                                   -0.0600      3.1037
  library setup time                                                               1.0000             -0.3283      2.7755
  data required time                                                                                               2.7754
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.7754
  data arrival time                                                                                               -3.7915
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -1.0161



  Startpoint: sync_w2r/rq2_wptr_reg_5_ (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg (rising edge-triggered flip-flop clocked by rclk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: rclk
  Path Type: max

  Point                                          Fanout     Cap        Trans      Derate    Delta       Incr        Path  
  --------------------------------------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                                               0.0000      0.0000
  source latency                                                                                       0.0000      0.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      0.0000 r
  rclk (net)                                        1     72.3567
  cts_inv_8541415/A (INVX32_LVT)                                       0.0902      1.0000    0.0000    0.0546      0.0546 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0692      1.0000              0.0332      0.0878 f
  ctsbuf_net_412 (net)                              3     94.1644
  cts_inv_8501411/A (INVX32_RVT)                                       0.0696      1.0000    0.0000    0.0012      0.0890 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0853      1.0000              0.0792      0.1681 r
  ctsbuf_net_311 (net)                             39    124.8578
  sync_w2r/rq2_wptr_reg_5_/CLK (DFFARX1_HVT)                           0.0875      1.0000    0.0000    0.0131      0.1813 r

  sync_w2r/rq2_wptr_reg_5_/CLK (DFFARX1_HVT)                           0.0875      1.0000              0.0000      0.1813 r
  sync_w2r/rq2_wptr_reg_5_/Q (DFFARX1_HVT)                             0.3322      1.0000              2.1900      2.3713 f
  sync_w2r/rq2_wptr[5] (net)                        1      0.7985
  rptr_empty/ropt_d_inst_2149/A (NBUFFX2_LVT)                          0.3322      1.0000    0.0269    0.0269      2.3982 f
  rptr_empty/ropt_d_inst_2149/Y (NBUFFX2_LVT)                          0.0746      1.0000              0.1387      2.5369 f
  rptr_empty/ropt_net_48 (net)                      1      1.6599
  rptr_empty/U38/A2 (XNOR2X2_LVT)                                      0.0746      1.0000    0.0000    0.0000      2.5369 f
  rptr_empty/U38/Y (XNOR2X2_LVT)                                       0.0488      1.0000              0.1284      2.6652 r
  rptr_empty/n7 (net)                               1      0.9756
  rptr_empty/U64/A4 (NAND4X0_LVT)                                      0.0488      1.0000    0.0021    0.0021      2.6674 r
  rptr_empty/U64/Y (NAND4X0_LVT)                                       0.1253      1.0000              0.0879      2.7552 f
  rptr_empty/n6 (net)                               1      1.8159
  rptr_empty/U60/A2 (NOR4X1_LVT)                                       0.1253      1.0000    0.0069    0.0070      2.7622 f
  rptr_empty/U60/Y (NOR4X1_LVT)                                        0.0675      1.0000              0.2153      2.9775 r
  rptr_empty/rempty_val (net)                       1      4.2690
  rptr_empty/rempty_reg/D (SDFFASX1_LVT)                               0.0675      1.0000    0.0319    0.0321      3.0096 r
  data arrival time                                                                                                3.0096

  clock rclk (rise edge)                                                                               3.0000      3.0000
  source latency                                                                                       0.0000      3.0000
  rclk (in)                                                            0.0000      1.0000              0.0000      3.0000 r
  rclk (net)                                        1     65.4973
  cts_inv_8541415/A (INVX32_LVT)                                       0.0766      1.0000   -0.0000    0.0472      3.0472 r
  cts_inv_8541415/Y (INVX32_LVT)                                       0.0591      1.0000              0.0288      3.0760 f
  ctsbuf_net_412 (net)                              3     76.4530
  cts_inv_8501411/A (INVX32_RVT)                                       0.0594      1.0000    0.0000    0.0008      3.0768 f
  cts_inv_8501411/Y (INVX32_RVT)                                       0.0801      1.0000              0.0723      3.1491 r
  ctsbuf_net_311 (net)                             39    119.8460
  rptr_empty/rempty_reg/CLK (SDFFASX1_LVT)                             0.0819      1.0000    0.0000    0.0116      3.1607 r

  clock reconvergence pessimism                                                                        0.0190      3.1797
  clock uncertainty                                                                                   -0.0600      3.1197
  library setup time                                                               1.0000             -0.1672      2.9525
  data required time                                                                                               2.9525
  --------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                               2.9525
  data arrival time                                                                                               -3.0096
  --------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                -0.0571


1
