INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/project_1/project_1.srcs/sources_1/new/counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/project_1/project_1.srcs/sim_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
