// Seed: 2104754676
module module_0;
  logic [7:0] id_1;
  wire id_2;
  id_3 :
  assert property (@(posedge id_1) id_1[-1] << id_3)
  else $unsigned(18);
  ;
  assign module_2.id_7 = 0;
  always @(id_1 !=? 1'b0) begin : LABEL_0
    deassign id_1;
  end
endmodule
module module_1 (
    input  tri  id_0,
    input  tri  id_1,
    output tri0 id_2
);
  parameter id_4 = 1;
  assign id_2 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri   id_0,
    output tri   id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  tri   id_5,
    input  tri   id_6,
    input  wire  id_7,
    output tri1  id_8,
    input  tri   id_9
);
  assign id_8 = -1;
  module_0 modCall_1 ();
endmodule
